<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US4603320 - Connector interface - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Connector interface"><meta name="DC.contributor" content="Steven Farago" scheme="inventor"><meta name="DC.contributor" content="Anico Research, Ltd. Inc." scheme="assignee"><meta name="DC.contributor" content="Rapitech Systems Inc." scheme="assignee"><meta name="DC.date" content="1983-4-13" scheme="dateSubmitted"><meta name="DC.description" content="A connector interface for enabling communications between first and second data handling systems wherein the data in the first system is arranged in a first type of format and the data in the second system is arranged in a second type of format, includes a connector housing with first and second sets of electrical contact elements exposed at different portions of the housing. Circuitry contained entirely within the housing operates to convert data transmitted to the first set of contact elements from the first data handling system into corresponding data in the second type of format for transmission to the second data handling system through the second set of contact elements, and to convert data transmitted to the second set of contact elements from the second data handling system into corresponding data in the first format for transmission to the first data handling system. One set of electrical contact elements may, for example, be arranged to extend out from the connector housing in two parallel rows to allow the elements to be directly connected to corresponding terminals arranged in a dual in line configuration on an outside printed circuit board. The connector arrangement greatly simplifies the design and construction of data processing systems requiring specific interfaces between certain parts of the systems, such as between data terminal equipment and data communication equipment employing serial binary data interchange."><meta name="DC.date" content="1986-7-29" scheme="issued"><meta name="DC.relation" content="US:3643135" scheme="references"><meta name="DC.relation" content="US:3885167" scheme="references"><meta name="DC.relation" content="US:4027941" scheme="references"><meta name="DC.relation" content="US:4124888" scheme="references"><meta name="DC.relation" content="US:4217624" scheme="references"><meta name="DC.relation" content="US:4262981" scheme="references"><meta name="DC.relation" content="US:4295181" scheme="references"><meta name="DC.relation" content="US:4342069" scheme="references"><meta name="DC.relation" content="US:4361955" scheme="references"><meta name="DC.relation" content="US:4458967" scheme="references"><meta name="DC.relation" content="US:4487464" scheme="references"><meta name="citation_patent_number" content="US:4603320"><meta name="citation_patent_application_number" content="US:06/484,823"><link rel="canonical" href="http://www.google.com/patents/US4603320"/><meta property="og:url" content="http://www.google.com/patents/US4603320"/><meta name="title" content="Patent US4603320 - Connector interface"/><meta name="description" content="A connector interface for enabling communications between first and second data handling systems wherein the data in the first system is arranged in a first type of format and the data in the second system is arranged in a second type of format, includes a connector housing with first and second sets of electrical contact elements exposed at different portions of the housing. Circuitry contained entirely within the housing operates to convert data transmitted to the first set of contact elements from the first data handling system into corresponding data in the second type of format for transmission to the second data handling system through the second set of contact elements, and to convert data transmitted to the second set of contact elements from the second data handling system into corresponding data in the first format for transmission to the first data handling system. One set of electrical contact elements may, for example, be arranged to extend out from the connector housing in two parallel rows to allow the elements to be directly connected to corresponding terminals arranged in a dual in line configuration on an outside printed circuit board. The connector arrangement greatly simplifies the design and construction of data processing systems requiring specific interfaces between certain parts of the systems, such as between data terminal equipment and data communication equipment employing serial binary data interchange."/><meta property="og:title" content="Patent US4603320 - Connector interface"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("Yy3uU_n_Hq3JsQTC2oDYBw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("DEU"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("Yy3uU_n_Hq3JsQTC2oDYBw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("DEU"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us4603320?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US4603320"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=rkwkBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS4603320&amp;usg=AFQjCNEbFKSMpPmx601N6Us4iZS6bD_XpQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US4603320.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US4603320.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US4603320" style="display:none"><span itemprop="description">A connector interface for enabling communications between first and second data handling systems wherein the data in the first system is arranged in a first type of format and the data in the second system is arranged in a second type of format, includes a connector housing with first and second sets...</span><span itemprop="url">http://www.google.com/patents/US4603320?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US4603320 - Connector interface</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US4603320 - Connector interface" title="Patent US4603320 - Connector interface"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US4603320 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 06/484,823</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 29, 1986</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Apr 13, 1983</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 13, 1983</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">06484823, </span><span class="patent-bibdata-value">484823, </span><span class="patent-bibdata-value">US 4603320 A, </span><span class="patent-bibdata-value">US 4603320A, </span><span class="patent-bibdata-value">US-A-4603320, </span><span class="patent-bibdata-value">US4603320 A, </span><span class="patent-bibdata-value">US4603320A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Steven+Farago%22">Steven Farago</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Anico+Research,+Ltd.+Inc.%22">Anico Research, Ltd. Inc.</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Rapitech+Systems+Inc.%22">Rapitech Systems Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US4603320.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4603320.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4603320.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (11),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (88),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (14),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (14)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/4603320&usg=AFQjCNGJ9uRjraQ3zOHHovH8O1t3fS6A2w">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D4603320&usg=AFQjCNGN2O7TgiuFY1MVcrFtPeA2V7I47g">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D4603320A%26KC%3DA%26FT%3DD&usg=AFQjCNGSOkyjKTwi9QeJKpgWdPYI4VpFXA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT53155329" lang="EN" load-source="patent-office">Connector interface</invention-title></span><br><span class="patent-number">US 4603320 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA36610968" lang="EN" load-source="patent-office"> <div class="abstract">A connector interface for enabling communications between first and second data handling systems wherein the data in the first system is arranged in a first type of format and the data in the second system is arranged in a second type of format, includes a connector housing with first and second sets of electrical contact elements exposed at different portions of the housing. Circuitry contained entirely within the housing operates to convert data transmitted to the first set of contact elements from the first data handling system into corresponding data in the second type of format for transmission to the second data handling system through the second set of contact elements, and to convert data transmitted to the second set of contact elements from the second data handling system into corresponding data in the first format for transmission to the first data handling system. One set of electrical contact elements may, for example, be arranged to extend out from the connector housing in two parallel rows to allow the elements to be directly connected to corresponding terminals arranged in a dual in line configuration on an outside printed circuit board. The connector arrangement greatly simplifies the design and construction of data processing systems requiring specific interfaces between certain parts of the systems, such as between data terminal equipment and data communication equipment employing serial binary data interchange.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4603320-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4603320-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4603320-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4603320-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4603320-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4603320-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4603320-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4603320-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4603320-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4603320-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(23)</span></span></div><div class="patent-text"><div mxw-id="PCLM3966068" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>I claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. An electrical connector for implementing a direct predetermined logical interface between a first data handling system wherein data signals are arranged in a first type of format, and a second data handling system wherein data signals are arranged in a second type of format, comprising:<div class="claim-text">a connector housing including a first wall part forming a first outside connection surface and a second wall part forming a second outside connection surface;</div> <div class="claim-text">a first set of terminals arranged to extend at least partly through said first wall part from inside said connector housing in a given configuration for engaging in electrical contact with corresponding terminals of first outside connection means associated with the first data handling system, with said first set of terminals forming a single logical interface member for matingly engaging a corresponding single logical interface member formed by said corresponding terminals associated with the first data handling system;</div> <div class="claim-text">a second set of terminal arranged to extend at least partly through said second wall part from inside said connector housing in a given configuration for engaging in electrical contact with corresponding terminals of second outside connection means associated with the second data handling system, with said second set of terminals forming a single logical interface member for matingly engaging a corresponding single logical interface member formed by said corresponding terminals associated with the second data handling system; and</div> <div class="claim-text">logic interface circuit means arranged within said connector housing and coupled between said first set of terminals and said second set of terminals for converting data signals transmitted to at least some of said first set of terminals from the first data handling system in the first type of format into corresponding data signals in the second type of format and providing said corresponding data signals in the second type of format to at least some of said second set of terminals for subsequent transmission to the second data handling system, and for converting data signals transmitted to at least some of said second set of terminals from the second data handling system in the second type of format into corresponding data signals in the first type of format and providing said corresponding data signals in the first type of format to at least some of said first set of terminals for subsequent transmission to the first data handling system.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. A connector according to claim 1, wherein said logic interface circuit means comprises means for converting data signals transmitted to at least some of said first set of terminals in a serial format into corresponding data signals in a parallel format and providing the corresponding parallel data signals to at least some of said second set of terminals, and for converting data signals transmitted to at least some of said second set of terminals in a parallel format into corresponding data signals in a serial format and providing the corresponding serial data signals to at least some of said first set of terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. A connector according to claim 1, wherein said logic interface circuit means comprises means for converting the voltage level of the data signals transmitted to at least some of said first set of terminals from a first voltage level into a second voltage level and providing the corresponding data signals at the second voltage level to at least some of said second set of terminals, and for converting the voltage level of the data signals transmitted to at least some of said second set of terminals from the second voltage level into the first voltage level and providing the corresponding data signals at the first voltage level to at least some of said first set of terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. A connector according to claim 1, wherein said logic interface circuit means comprises a printed circuit substrate mounted within said connector housing.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. A connector according to claim 1, wherein said logic interface circuit means comprises an integrated circuit mounted within said connector housing.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. A connector according to claim 4, comprising an integrated circuit mounted on said printed circuit substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. A connector according to claim 1, wherein said first set of terminals comprises a number of female contact elements arranged to mate with corresponding male contact elements of the first outside connection means, said first wall part of said connector housing having a number of openings in said first connection surface within which openings said female contact elements are fixedly supported, and said second set of terminals comprises a number of male contact elements arranged to mate with corresponding female contact elements of the second outside connection means, said second wall part of said connector housing having a number of openings in said second connection surface within which openings said male contact elements are fixedly supported.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. A connector according to claim 7, wherein said first connection surface extends generally within a first plane, and said second connection surface extends generally within a second plane.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. A connector according to claim 8, wherein said second plane is perpendicular to said first plane.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. A connector according to claim 8, wherein said second plane is parallel to said first plane.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. A connector according to claim 8, wherein said male contact elements are arranged in two parallel rows for engaging corresponding openings formed in the female contact elements of the second outside connection means.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. A connector according to claim 1 wherein said connector housing has structural dimensions of a height of no more than about 0.5 inches (12.70 mm), a depth of no more than about 1.2 inches (30.48 mm), and a width of no more than about 2.0 inches (50.80 mm).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. A connector according to claim 1 wherein said connector housing comprises walls forming an enclosure member and wherein said logic interface circuit means are completely enclosed within the walls of said connector housing.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. The connector of claim 1 wherein said first set of terminals comprises a number of male contact elements adapted for direct integrated electrical mating with a printed circuit board member which handles data in said first type of format and wherein said housing is adapted to be physically supported by said printed circuit board.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The connector of claim 1 wherein said first set of terminals comprises a number of male contact pins adapted for direct integrated electrical mating with an insulated ribbon cable connector member, with said pins being adapted to pierce the insulation of said cable to electrically contact conductors of said cable whereby said electrical mating is effected said cable connector member being adapted to be electrically connected to a printed circuit board which handles data in a first format and wherein said connector comprises means to physically enclose a portion of said ribbon cable connector.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The connector of claim 13 wherein said logic interface circuit means furthr comprises a power supply, with said power supply being contained within said walls of said connector housing.</div>
    </div>
    </div> <div class="claim"> <div num="17" class="claim">
      <div class="claim-text">17. A "D-type" 25 pin RS-232-C connector having a male connection interface adapted for direct integrated electrical mating with a printed circuit board member which handles data in a parallel format, said connector further having a female connection interface for mating connection with an external male connection interface member from a device which handles data in a serial format, characterized in that means for converting data from said parallel format to said serial format and means for converting data from said serial format to said parallel format are electrically positioned between said male connection interface and said female connection interface within said connector, and wherein said connector is adapted to be physically supported by said printed circuit board.</div>
    </div>
    </div> <div class="claim"> <div num="18" class="claim">
      <div class="claim-text">18. A method of implementing a logical interface to enable communications between first and second data handling systems wherein data signals are arranged in a first type format in the first system and in a second type of format in the second system, comprising the steps of:<div class="claim-text">providing a connector housing and supporting first and second sets of electrical contact elements on the connector housing;</div> <div class="claim-text">exposing the first set of electrical contact elements on one portion of the outside surface of the connector housing and exposing the second set of electrical contact elements on another portion of the outside surface of the connector housing;</div> <div class="claim-text">arranging the first set of electrical contact elements for connection with the first data handling system outside of the connector housing and arranging the second set of electrical contact elements for connection with the second data handling system outside of the connector housing, wherein each of said first and second set of electrical contact elements comprises a single logical interface member, and wherein said interface members of said first and second set of electrical contact elements are matingly electrically connected to a corresponding single logical interface member of said first and second data handling system respectively;</div> <div class="claim-text">containing electrical circuitry substantially within the connector housing and connecting the electrical circuitry with the first and second sets of electrical contact elements by arranging conductors inside the connector housing;</div> <div class="claim-text">converting by way of the electrical circuitry data signals transmitted to at least some of the second set of electrical contact elements in the second type of format from the second data handling system into corresponding data signals in the first type of format; and</div> <div class="claim-text">providing the corresponding data signals in the first type of format from the electrical circuitry through the conductors inside the connector housing to at least some of the first set of electrical contact elements.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The method of claim 18, including arranging one of the first and second sets of electrical contact elements for connection to corresponding terminals on an outside printed circuit board associated with one of the first and the second data handling systems.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The method of claim 18, including arranging one of the first and second sets of electrical contact elements for connection to an outside cable connector associated with one of the first and the second data handling systems.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The method of claim 18, including arranging a selected one of the first and second sets of electrical contact elements in the form of insulation displacement elements, piercing an insulated cable associated with one of the data handling systems with the displacement elements and electrically contacting the displacement elements with corresponding conductors inside the cable.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. The method of claim 18, wherein one of said ccnverting steps includes converting serial data into corresponding parallel data, and the other one of said converting steps includes converting parallel data into corresponding serial data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" class="claim">
      <div class="claim-text">23. The method of claim 12, including converting by way of the electrical circuitry the voltage level of the data signals transmitted to at least some of the first set of electrical contact elements from a first voltage level into a second voltage level and providing the corresponding data signals at the second voltage level to at least some of the second set of electrical contact elements through the conductors inside the connector housing, and converting by way of the electrical circuitry the voltage level of the data signals transmitted to at least some of the second set of electrical contact elements from the second voltage level into the first voltage level and providing the corresponding data signals at the first voltage level to at least some of the first set of electrical contact elements through the conductors inside the connector housing.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES65490714" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates generally to elelctrical connectors, and particularly to a connector having internal circuitry capable of providing a specified electrical interface between various types of data handling equipment.</p>
    <p>2. Description of the Prior Art</p>
    <p>The proliferation of digital data processing equipment, first in business and now into the home, has created an ongoing demand for such equipment with ever increased capabilities but at an affordable price. The modern trend to integrate numerous discrete electrical components within single semiconductor integrated circuits or "chips", has provided for greater economies in the manufacture of digital electronic equipment. Not only is the overall physical size and weight of the equipment reduced through use of integrated circuit technology, but manufacturing costs also are alleviated in that the price of each integrated circuit used is but a fraction of the total cost represented by all the components it contains.</p>
    <p>Digital data processing systems which are in common use today include portions arranged to allow the user to communicate with the system by way of, for example, a terminal or a printer. The user "talks" or provides information to the system through the terminal, and this information is converted into digital data which the system is capable of understanding. After the data is processed by the system which may include some form of computer, a suitable response is transmitted back to the user in digital form and then properly converted into visibly recognizable words or symbols on the screen of the terminal or on a sheet generated by a printer.</p>
    <p>Accordingly, it is often necessary to provide cable interconnections between differently located units of a data processing system to allow the units to transmit and receive digital data to and from one another.</p>
    <p>Certain types of digital equipment, e.g. a terminal or a printer, transmit or receive digital data in serial bit format. That is, each character (i.e., letter or numeral) of the data is sent or received one bit at a time. It will be appreciated that in a typical system where each character occupies multiple bits, communicating the characters as serial bits between separately located pieces of equipment reduces significantly the number of separate conductors which must be provided in the connecting cables, allows for the communicating equipments to operate in time synchronism with one another with regard to the data exchanged between them, as well as for the use of parity bits and other common error detecting techniques to be applied for each data character communicated. Other kinds of equipment in data handling systems operate in a parallel bit format. For example, computers operate on data which is loaded in internal registers one full character (i.e., eight bits) at a time, and likewise provide output information a character at a time to internal output registers.</p>
    <p>In order to insure compatability between terminals, printers and other input/output data handling equipment which operate in a serial bit format, and computer mainframes and related equipment, the electronic Industries Association promulgated in 1969 a now widely accepted interface standard known as EIA RS-232-C, the provisions of which are incorporated by reference herein. The RS-232-C Standard, entitled "Interface Between Data Terminal Equipment and Data Communication Equipment Employing Serial Binary Data Interchange", ensures that serial bit format equipment produced by one manufacturer will operate properly with serial bit format equipment of another manufacturer. The RS-232-C Standard applies not only to the interchange of information data signals between data handling equipment, but also to the interchange of timing and control data signals between such equipment (Sec. 1.4 of the Standard).</p>
    <p>In order to ensure satisfactory noise immunity of the data signals to be communicated over connecting cables, the RS-232-C Standard provides that the data signals transmitted over the cables have magnitudes of at least ±6 volts (See Sec. 2.3 of the Standard). Since most data handling equipment today operate at five-volt levels, the Standard makes necessary additional power supplies for enabling a voltage level conversion of the data signals to be interchanged over the connecting cable.</p>
    <p>With regard to mechanical characteristics of the interface, the RS-232-C Standard states that the interface is "located at a pluggable connector signal interface point between the two equipments. The female connector . . . should be mounted in a fixed position near the data terminal equipment". (Sec. 3.1). FIG. 3.1 within the RS-232-C Standard assigns certain circuit functions to each of 25 connector pins associated with the pluggable connector at the signal interface point. While the Standard does not specify a particular type of multiple pin connector (See Appendix I to the Standard), the "D-type" 25 pin connector (for example, AMP type 206584-1) has essentially become an industry standard.</p>
    <p>A printed circuit board together with circuit components and software necessary to achieve an RS-232-C interface between a computer terminal on one side, and modems or serial line printers on the other side, is available from a variety of manufacturers. Such boards are mountable inside the computer, and separate cable is provided. These boards are compatible from the RS-232-C side but they differ on the computer side from computer to computer.</p>
    <p>The known RS-232-C interfaces which include a printed circuit board are arranged physically as shown in FIG. 1. The board B can be a "stand alone card" and be connected via a card cage connector (not shown) to various parallel signal bus lines associated with a microprocessor in a computer or other terminal equipment (also not shown). Alternatively, it can be a part of a more complex board. The RS-232-C Standard 25-pin connector CON may be mounted along one edge of the board B as shown, and the pins directly connected electrically to printed conductors on the board by soldering as at points S on the underside of the board B. This leaves a female connector part F fixedly mounted near the data terminal equipment as required by the Standard. The various conductors to which the pins of the connector CON are connected lead to electrical circuitry arranged over other portions of the board B, including, for example, a main logic element chip IC 1, line driver IC 3, line receiver IC 4, crystal oscillator OSC, frequency divider IC 2, and a number of discrete components C.</p>
    <p>It will be appreciated that the known RS-232-C interface board arrangements require that a certain amount of space be allocated in existing equipment for their insertion, such space often being at a premium in units intended to be portable and of small overall dimensions. As far as is known, there has been no attempt to integrate any electrical interface circuitry, including those components required to implement the RS-232-C interface as shown in FIG. 1, within the prescribed interface connector itself such as the 25-pin connector CON.</p>
    <p>A connector is known from U.S. Pat. No. 3,790,858 to Brancaleone et al within which RF filter elements are connected to a number of parallel pin-like contact elements which are supported inside and extend axially through a cylindrical shell. The filter elements are connected internally between the contact elements and a common cylindrical metal ground plate.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>A primary object of the present invention is to provide a connector which exhibits simultaneously both the electrical characteristics and the connector requirements of a specified interface between two different data handling systems or equipments.</p>
    <p>Another object of the invention is to provide a method wherein electrical circuitry for carrying out a specified function between two different data handling systems is integrated within a connector housing so as to reduce significantly spatial requirements within equipment associated with the systems.</p>
    <p>According to one aspect of the invention, a connector includes a housing having a first set and a second set of terminals extending at least partly through wall parts of the housing to engage corresponding terminals of first and second outside connection means associated with first and second data handling systems, respectively. Logic interface circuit means is arranged within the connector housing and coupled between the first and second set of terminals. The circuit means operates to convert data signals transmitted to the first set of terminals from the first data handling system in a first type of format into corresponding data signals in a second type of format, and to provide the corresponding data signals in the second type of format to the second set of terminals for transmisson to the second data handling system. The circuit means also operates to convert data signals transmitted to the second set of terminals from the second data handling system in a second type of format into corresponding data signals in a first type of format, and to provide the corresponding data signals in the first type of format to the first set of terminals for transmission to the first data handling system.</p>
    <p>According to another aspect of the invention, a method of implementing a logical interface to enable communications between a first data handling system in which data signals are arranged in a first type of format, and a second data handling system in which data signals are arranged in a second type of format, includes the steps of providing a connector housing; supporting first and second sets of electrical contact elements on the housing; containing electrical circuitry within the connector housing and connecting the circuitry with the first and the second sets of contact elements by arranging conductors inside the housing; converting by way of the electrical circuitry data signals transmitted to the first set of electrical contact elements in a first type of format from a first data handling system outside the connector housing into corresponding data signals in a second type of format and providing same to the second set of electrical contact elements through the conductors inside the connector housing; and converting by way of the electrical circuitry data signals transmitted to the second set of electrical contact elements in the second type of format from a second data handling system outside the connector housing into corresponding data signals in the first type of format and providing same to the first set of electrical contact elements through the conductors inside the connector housing.</p>
    <p>The invention will be more clearly understood upon reading the following detailed description of preferred embodiments thereof in conjunction with the accompanying drawing.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWING</heading> <p>In the drawing:</p>
    <p>FIG. 1 is a perspective view of a conventional serial interface arranged on a portion of a printed circuit board;</p>
    <p>FIG. 2 is a perspective view, with parts broken away, showing a first embodiment of a connector according to the present invention mounted on a printed circuit board;</p>
    <p>FIG. 3 is a schematic diagram representing electrical circuitry contained in the housing of the connector in FIG. 2;</p>
    <p>FIG. 4 is a perspective view of a second embodiment of a connector according to the present invention;</p>
    <p>FIG. 5 is a perspective view of a third embodiment of a connector according to the present invention;</p>
    <p>FIG. 6A is a top plan view of a printed circuit layout, and the phantom outline of the components, of the electrical circuitry seen in the schematic diagram of FIG. 3; and</p>
    <p>FIG. 6B is a bottom plan view of the printed circuit board illustrating the interconnection among the various components.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>FIG. 2 shows a first embodiment of a connector 10 according to the invention, the connector 10 being mounted on a printed circuit board 12 associated with a data handling system or equipment (not shown) in which data is interchanged in a parallel format. The connector 10 includes a connector housing 14, portions of which are omitted in FIG. 2 for the purpose of illustrating electrical circuitry 16 mounted in the interior space of the housing 14. It is preferable that walls of the housing 14 substantially enclose the interior space so as to protect the circuitry 16 contained therein.</p>
    <p>As shown in FIG. 2, the housing 14 is in the form of a generally rectangular hollow block and includes a front wall 18, a part of which projects outwardly to define first outside connection surface 20 parallel to the inside surface of wall 18. Housing 14 also includes a bottom wall 22 the outside surface of which defines a second outside connection surface 24. The outside dimensions of the housing 14, particularly those of the front wall 18 together with the first outside connection surface 20, preferably conform to those of a standard socket connector, thereby being adapted to mate with a standard plug connector or corresponding or complementary configuration. For applications in the RS-232-C interface, the housing 14 should conform to the dimensions of the known 25-pin "D type" subminiature connector mentioned earlier. Typical dimensions for the housing 14 thus may be a height H of about 0.5 inches (12.70 mm.), a depth D of about 1.2 inches (30.48 mm.) and a width W of about 2.0 inches (50.80 mm.).</p>
    <p>The electrical circuitry 16 includes, in the embodiment of FIG. 2, a carrier in the form of a single printed circuit board or substrate 26 mounted closely adjacent and parallel to the inside surface of the bottom wall 22. Various integrated circuits and discrete components are mounted on the board 26, and are electrically connected by soldering, or by other technology, to conductors on one or both sides of the board 26.</p>
    <p>The various "chips" and components shown in FIG. 2 as contained within the connector housing 14 on the board 26, and represented schematically in FIG. 3, include integrated circuits U1-U6; four tantalum chip capacitors C1-C4; a set of five chip capacitors C<sub>5</sub> -C<sub>9</sub> ; a quartz crystal Q1; a toroid core transformer TR1 having bifilar wound primary and secondary windings T1-T2 and T4-T6; and a Graetz diode bridge G1. Each of eight conductors L extends from a different one of eight connection points on the printed circuit board 26 (FIG. 2), to corresponding female electrical contact elements or terminals J2-J8 and J20 which extend partly through and are supported in openings in the wall 18. The outside ends of the female contact elements are exposed at the first outside connection surface 20 to engage corresponding pins of an outside plug connector (not shown). The numbers assigned to the female contact elements J2-J8 and J20 correspond to the pin number-circuit function assigments prescribed in the RS-232-C Standard, mentioned earlier. Further, 24 male electrical contact elements or pins P1-P24 extend in two parallel rows of 12 pins each, downwardly from connection points near the long edges of the board 26 (FIG. 2), to engage openings in printed conductors or a conventional dual in line socket on the outside printed circuit board 12, at the second outside connection surface 24.</p>
    <p>In accordance with a preferred technique of manufacture, the housing 14, except for the bottom wall 22, is molded in one piece; the elements or terminals J2-J8 and J20, as well as the conductors L, being included in the molding operation. Then, the bottom wall 22 and abutting printed circuit board 26 are snapped into position in the housing. By means of localized heating, the bottom wall is fused to the housing so that a completely unitary structure is achieved.</p>
    <p>FIG. 3 shows the interconnections between the chips and other electrical components on the printed circuit board 26 contained within the connector housing 14, together with the female and the male contact elements arranged on the first and the second outside connection surfaces 20, 24 of the connector 10, respectively. The circuitry of FIG. 3 is one example of circuitry which functions to provide the electrical characteristics of an RS-232-C interface, but it will be appreciated that different circuitry may be integrated within the connector housing 14 to carry out the same function or other commonly used interfaces including 8-bit Parallel, GPIB (general purpose interface bus-IEEE 488), and Ethernet.</p>
    <p>The integrated circuit U1 may be, for example, National Semiconductor type INS 8250A. The circuit U1 serves as a main logic element which handles all data signal interchanges between, e.g., a microprocessor (not shown) which handles data in a parallel bit format and communications equipment (not shown) which sends and receives serial bit data. Circuit U1 contains several programmable registers which determine the communications format and all the necessary information data to perform successfully a two-way data interchange between two data systems of different data formats. Specifically, before sending or receiving any data via an RS-232-C line, a controlling microprocessor (not shown) must load the internal registers with the required commands. The system software contains the following load functions which, when programmed within circuit U1, enable the latter to be used for data communications. The preprogrammed functions are:</p>
    <p>1. Baud rate and baud rate factor;</p>
    <p>2. Character length;</p>
    <p>3. Number of stop bits;</p>
    <p>4. Parity enable/disable and parity polarity;</p>
    <p>5. Modem control functions; and</p>
    <p>6. Additional operational conditions.</p>
    <p>Instructions representing the above load functions are transmitted to the circuit U1 from an outside microprocessor (not shown) over data bus lines DO-D7 corresponding to the male contact elements or pins P1-P8 on the second outside connection surface 24 of the connector housing 14 (FIG. 2). The appropriate registers within circuit U1 are selected by the address bus lines A, A1 and A2 (pins P23, P22 and P21), and a write signal (WR, pin P19) validates the register loadings.</p>
    <p>When data characters are transmitted by the outside microprocessor after the foregoing initialization procedure, the circuit U1 performs a parallel-to-serial data conversion. First, the eight-bit parallel data is placed into a transmitter register within circuit U1 which then automatically adds a start bit, followed by the data character bits themselves (least significant first) and the programmed number of stop bits for each character. Also, an even or odd parity bit is inserted prior to the stop bit(s) as defined previously by the system program. The character is then transmitted as a serial data stream on a data output line S<sub>out</sub> at terminal 11 of the circuit U1. The rate at which the data is shifted out is determined by another previously programmed register within circuit U1. The quartz crystal Q1 coupled to the circuit U1 operates together with a programmable divider within circuit U1 to generate a signal of the appropriate frequency for shifting out the data bits.</p>
    <p>The strength or voltage levels of the data bits or signals shifted out from the circuit U1, typically TTL compatible (zero to +5 volts). As mentioned earlier, the RS-232-C Standard requires a stronger signal level so that data can be transmitted over a long cable with the capacity of noise suppression. Accordingly, a line driver circuit U3, e.g., Motorola type MC 1488, is coupled to data output S<sub>out</sub> and supplementary handshake signals as RTS (Request to Send) and DTR (Data Terminal Ready) of the circuit U1. When powered by an appropriate power supply, the line driver circuit U3 converts the TTL compatible level (zero to +5 volt) of the serial output from the circuit U1, to a ±12 volt level sufficient to satisfy the RS-232-C Standard. The integral power supply is constructed of a push-pull mode switching scheme, performed by high frequency oscillator derived from U4 (e.g. 4516B RCA), 74C86 exclusive OR gates (U6 e.g. Nat. Semiconductor), high current power transistors within U5 (75951 e.g. Texas Instruments) Tr1 transformer, G1 diode bridge and C2,C3 tantalum capacitors.</p>
    <p>When a serial data bit stream is transmitted to the connector 10 from an outside data handling system, specifically to the female contact elements J3 at the first outside connection surface 20 of the housing 14, the higher voltage level of the bit streams is converted to a TTL compatible (0 to 5 volt) logic level by way of buffer-inverters within circuit U2 (e.g., Motorola type MC 1489A). Also, high level complementary signals (J5, J6 and J8 are converted down). The serial data is then shifted into a receiver register within the main logic element circuit U1 where the data is converted into a parallel format; however, the start and stop bits and the parity bit are subtracted. Thus, the data is then ready to be sent to the microprocessor or other outside parallel format data system over the data bus lines DO-D7.</p>
    <p>The circuit U1 is selected for operation by the microprocessor or other outside parallel data system connected to the pins P1-P24 of the connector 10 by way of a chip select signal (CS, pin P18). The receiver register within the circuit U1 is selected by a preset combination of the address bus lines (AO, A1, A2; pins P23, P22, P21), and the parallel data is placed on the data bus lines (DO-D7; pins P1-P8) for transmission to the outside microprocessor. A read signal (RD, pin P20) activates the data reading from the circuit U1 to the microprocessor. Likewise, status information reading procedure can be performed similarly.</p>
    <p>There are several control signals, and control and status registers in circuit U1 that determine the bidirectional serial communication procedure. All the necessary signals, including "handshaking", status and command bits, and modem control are included in communications following the preprogrammed functions from the outside microprocessor software.</p>
    <p>Those components on the board 16 (FIG. 2) which have not been discussed above in detail but appear in the circuitry of FIG. 3 will be recognized and understood by those skilled in the art. A preferred quartz crystal Q1 is Seiko type DS-MGQ, 1.8432 MHz, series resonant. The chip capacitors C1-C4 may be Arco type ACT, tantalum, and the chip capacitors C5-C9 may be Murata type GR40 Y5 V. Chip resistors R1-R3 can be panasonic type ERJ-86CSJ, or alternatively can be thick film resistors deposited on the board 16.</p>
    <p>The toroid transformer TR1 preferably is made from a Ferroxcube core type 266CT125, material 4C4. The primary winding is 2×10 turns and the secondary is 2×25 turns, both bifilar.</p>
    <p>FIG. 4 shows a second embodiment of a connector 10' according to the invention. The outside dimensions and overall appearance of the connector 10' are generally similar to those of the connector 10 of FIG. 2. Two printed circuit boards or substrates 26'A and 26'B are, however, provided in housing 14' instead of the single board 26 in FIG. 2. Board 26'A extends at the top of the housing 14' parallel to the board 26'B which extends across the bottom of housing 14'. Board 26'B carries 24 pins P1'-P24' on its bottom outside surface 24' for connection directly to an outside circuit board or into a dual-in-line socket. The board 26'A is coupled by leads L' to female contact elements J2'-J8' and J20' which engage an outside plug connector at connection surface 20' of the connector 10'.</p>
    <p>FIG. 5 shows a third embodiment of a connector 10" according to the invention. A single, flexible printed circuit board 26" is contained within the connector housing 14". Conductors at one end of the board 26" are directly to the inside of female contact elements J2"-J8" and J20" which are arranged to engage an outside plug connector at contact surface 20". Conductors at an opposite end of the flexible board 26" are connected directly to the inside ends of insulation displacement type pins P1"-P24". A cap CP is constructed and arranged to clamp a flat insulated cable (not shown) over pointed ends of pins P1"-P24" so that the pins pierce through the cable insulation to electrically contact corresponding conductors of the flat cable.</p>
    <p>It will be appreciated that the connector of the present invention provides a completely self-contained interface unit which eliminates all the inconveniences of designing and realizing a data interface such as the RS-232-C Standard. Particular components no longer need be selected to meet the requirements of the Standard, voltage level conversions are provided for, and time consuming test procedures and debugging are eliminated. The present connector thus saves engineering effort, development and production time as well as labor costs. Importantly, a considerable space savings is achieved in terminal equipment which would otherwise require means to accommodate a separate interface board.</p>
    <p>In order to enable the man skilled in the art to practice this invention in some detail, a complete printed circuit layout is shown in FIG. 6. This layout conforms with the circuitry previously illustrated in schematic form in FIG. 3. The contact areas J2-J8 and J20, which correspond with the respective female contact elements so designated, will be seen in FIG. 6A. Likewise, contact areas P1-P12 (at the near longitudinal edge) and P13-P24 (at the far edge), which correspond with the respective male contact elements bearing the same designation. Capacitors C1-C9, oscillator Q1, and transformer TR1, are seen in phantom outline while resistors R1, R2 and R3 are represented by means of hatch lines. All the other principal elements are shown by means of rectangles suitably labeled. Appropriate wire bonding from the several integrated circuits U1-U6, as well as from the Graetz bridge G1, is shown in FIG. 6A connected to the conductors 30A on the printed circuit board.</p>
    <p>It will be noted by the skilled worker that suitably correlated conductors 30B are provided on the lower surface of the printed circuit board 26 (FIG. 6B) so as to make the requisite interconnections among components. The dots 32 represent so-called "vias" between the upper and lower surfaces of board 26.</p>
    <p>It will be appreciated that, for the sake of clarity, the depiction of a printed circuit layout for a circuit board 26 to be housed in connector 10 of FIG. 2 is greatly enlarged (approximately 7 times).</p>
    <p>While specific embodiments of the invention have been shown and described in detail to illustrate the application of the inventive principles, it will be understood that the invention may be embodied otherwise without departing from such principles.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3643135">US3643135</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 1970</td><td class="patent-data-table-td patent-date-value">Feb 15, 1972</td><td class="patent-data-table-td ">Ibm</td><td class="patent-data-table-td ">Triaxially expandable circuit arrays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3885167">US3885167</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 8, 1973</td><td class="patent-data-table-td patent-date-value">May 20, 1975</td><td class="patent-data-table-td ">Bell Telephone Labor Inc</td><td class="patent-data-table-td ">Apparatus and method for connecting between series and parallel data streams</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4027941">US4027941</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 1976</td><td class="patent-data-table-td patent-date-value">Jun 7, 1977</td><td class="patent-data-table-td ">Thomas &amp; Betts Corporation</td><td class="patent-data-table-td ">Termination method and apparatus for flat flexible cable</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4124888">US4124888</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 24, 1975</td><td class="patent-data-table-td patent-date-value">Nov 7, 1978</td><td class="patent-data-table-td ">Computer Automation, Inc.</td><td class="patent-data-table-td ">Peripheral-unit controller apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4217624">US4217624</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1979</td><td class="patent-data-table-td patent-date-value">Aug 12, 1980</td><td class="patent-data-table-td ">Inteq, Inc.</td><td class="patent-data-table-td ">Communications interface adapter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4262981">US4262981</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1979</td><td class="patent-data-table-td patent-date-value">Apr 21, 1981</td><td class="patent-data-table-td ">International Telephone And Telegraph Corporation</td><td class="patent-data-table-td ">Printed circuit board connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4295181">US4295181</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 15, 1979</td><td class="patent-data-table-td patent-date-value">Oct 13, 1981</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Module for an integrated circuit system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4342069">US4342069</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 1981</td><td class="patent-data-table-td patent-date-value">Jul 27, 1982</td><td class="patent-data-table-td ">Mostek Corporation</td><td class="patent-data-table-td ">Integrated circuit package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4361955">US4361955</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 1980</td><td class="patent-data-table-td patent-date-value">Dec 7, 1982</td><td class="patent-data-table-td ">Dynatech Laboratories, Incorporated</td><td class="patent-data-table-td ">Electrical jack and method of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4458967">US4458967</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 15, 1982</td><td class="patent-data-table-td patent-date-value">Jul 10, 1984</td><td class="patent-data-table-td ">Cooper Industries, Inc.</td><td class="patent-data-table-td ">Connector for shielded flat cable</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4487464">US4487464</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 7, 1982</td><td class="patent-data-table-td patent-date-value">Dec 11, 1984</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Electrical socket connector construction</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4764939">US4764939</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 19, 1987</td><td class="patent-data-table-td patent-date-value">Aug 16, 1988</td><td class="patent-data-table-td ">Telenex Corporation</td><td class="patent-data-table-td ">Cable system for digital information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4789847">US4789847</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 1987</td><td class="patent-data-table-td patent-date-value">Dec 6, 1988</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Filter connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4857002">US4857002</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 18, 1984</td><td class="patent-data-table-td patent-date-value">Aug 15, 1989</td><td class="patent-data-table-td ">Methode Electronics, Inc.</td><td class="patent-data-table-td ">Terminator assembly for interconnecting computer devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4866602">US4866602</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 9, 1987</td><td class="patent-data-table-td patent-date-value">Sep 12, 1989</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">Power supply for a computer peripheral device which positions a cursor on a computer display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4884287">US4884287</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 1988</td><td class="patent-data-table-td patent-date-value">Nov 28, 1989</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Converter device for interconnecting systems having different communication standards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4924216">US4924216</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 1988</td><td class="patent-data-table-td patent-date-value">May 8, 1990</td><td class="patent-data-table-td ">Acemore International Ltd.</td><td class="patent-data-table-td ">Joystick controller apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4954089">US4954089</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 1989</td><td class="patent-data-table-td patent-date-value">Sep 4, 1990</td><td class="patent-data-table-td ">Methode Electronics, Inc.</td><td class="patent-data-table-td ">Terminator assembly for interconnecting computer devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4993956">US4993956</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 1989</td><td class="patent-data-table-td patent-date-value">Feb 19, 1991</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Active electrical connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5039194">US5039194</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1990</td><td class="patent-data-table-td patent-date-value">Aug 13, 1991</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Optical fiber link card</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5046955">US5046955</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1990</td><td class="patent-data-table-td patent-date-value">Sep 10, 1991</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Active connector assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5059746">US5059746</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 1, 1989</td><td class="patent-data-table-td patent-date-value">Oct 22, 1991</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Housing assembly for electronic components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5088112">US5088112</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 21, 1989</td><td class="patent-data-table-td patent-date-value">Feb 11, 1992</td><td class="patent-data-table-td ">Nokia Data Systems Oy</td><td class="patent-data-table-td ">Interface unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5118300">US5118300</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 1991</td><td class="patent-data-table-td patent-date-value">Jun 2, 1992</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Active electrical connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5157769">US5157769</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 1992</td><td class="patent-data-table-td patent-date-value">Oct 20, 1992</td><td class="patent-data-table-td ">Traveling Software, Inc.</td><td class="patent-data-table-td ">Computer data interface for handheld computer transfer to second computer including cable connector circuitry for voltage modification</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5160276">US5160276</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 9, 1991</td><td class="patent-data-table-td patent-date-value">Nov 3, 1992</td><td class="patent-data-table-td ">Group Dekko International</td><td class="patent-data-table-td ">Modular communication interconnection system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5170330">US5170330</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 25, 1991</td><td class="patent-data-table-td patent-date-value">Dec 8, 1992</td><td class="patent-data-table-td ">Robert Bosch Gmbh</td><td class="patent-data-table-td ">Circuit board structure for at least two different component types</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5408386">US5408386</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1994</td><td class="patent-data-table-td patent-date-value">Apr 18, 1995</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Socket assembly including a first circuit board located between a receptacle housing and a second circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5423004">US5423004</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 12, 1991</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">Dell Usa, L.P.</td><td class="patent-data-table-td ">Computer with electrically isolated printer port using shunt transistors controlled by a common charge-robbing node</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5457784">US5457784</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 5, 1992</td><td class="patent-data-table-td patent-date-value">Oct 10, 1995</td><td class="patent-data-table-td ">Metacomp, Inc.</td><td class="patent-data-table-td ">Interfacing system using an auto-adapting multi-ported control module between an i/o port and a plurality of peripheral adaptors via bus extending cables</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5473760">US5473760</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 1, 1993</td><td class="patent-data-table-td patent-date-value">Dec 5, 1995</td><td class="patent-data-table-td ">Mita Industrial Co., Ltd.</td><td class="patent-data-table-td ">Device and method for interface effective/ineffective state judging by varying threshold voltage to an input receiver circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5475618">US5475618</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 28, 1993</td><td class="patent-data-table-td patent-date-value">Dec 12, 1995</td><td class="patent-data-table-td ">Advanced Micro Devices</td><td class="patent-data-table-td ">Apparatus and method for monitoring and controlling an ion implant device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5504864">US5504864</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 29, 1994</td><td class="patent-data-table-td patent-date-value">Apr 2, 1996</td><td class="patent-data-table-td ">Traveling Software, Inc.</td><td class="patent-data-table-td ">Low power-consumption interface apparatus and method for transferring data between a hand-held computer and a desk top computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5539787">US5539787</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 1993</td><td class="patent-data-table-td patent-date-value">Jul 23, 1996</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Converter for connecting modem equipment of dissimilar interface protocol</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5578834">US5578834</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1994</td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td ">Tracker Technologies, Inc.</td><td class="patent-data-table-td ">Electrical/optical interface coupler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5596169">US5596169</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 12, 1995</td><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">Iomega Corporation</td><td class="patent-data-table-td ">Combined SCSI/parallel port cable</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5719933">US5719933</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 18, 1994</td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td ">Welch; Richard</td><td class="patent-data-table-td ">Wiring arrangement for a communication interconnection system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5724392">US5724392</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 26, 1995</td><td class="patent-data-table-td patent-date-value">Mar 3, 1998</td><td class="patent-data-table-td ">Siemens Business Communication Systems, Inc.</td><td class="patent-data-table-td ">Used for transmission of data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5805931">US5805931</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 9, 1996</td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access memories capable of being configured for a variety of protocols</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5832244">US5832244</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 1996</td><td class="patent-data-table-td patent-date-value">Nov 3, 1998</td><td class="patent-data-table-td ">Iomega Corporation</td><td class="patent-data-table-td ">Multiple interface input/output port for a peripheral device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5949824">US5949824</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 1996</td><td class="patent-data-table-td patent-date-value">Sep 7, 1999</td><td class="patent-data-table-td ">Hughes Electronics Corporation</td><td class="patent-data-table-td ">On a printed circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5978861">US5978861</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td ">Iomega Corporation</td><td class="patent-data-table-td ">Device and method for continuously polling for communication bus type and termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6131125">US6131125</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 14, 1997</td><td class="patent-data-table-td patent-date-value">Oct 10, 2000</td><td class="patent-data-table-td ">Kawasaki Lsi U.S.A., Inc.</td><td class="patent-data-table-td ">Plug-and-play data cable with protocol translation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6205496">US6205496</a></td><td class="patent-data-table-td patent-date-value">May 18, 1999</td><td class="patent-data-table-td patent-date-value">Mar 20, 2001</td><td class="patent-data-table-td ">Iomega Corporation</td><td class="patent-data-table-td ">Device and method for continuously polling for communication bus type termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6218969">US6218969</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 1999</td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td ">In-System Design, Inc.</td><td class="patent-data-table-td ">Universal serial bus to parallel bus signal converter and method of conversion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6256259">US6256259</a></td><td class="patent-data-table-td patent-date-value">May 12, 2000</td><td class="patent-data-table-td patent-date-value">Jul 3, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Delay-locked loop with binary-coupled capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6262921">US6262921</a></td><td class="patent-data-table-td patent-date-value">May 12, 2000</td><td class="patent-data-table-td patent-date-value">Jul 17, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Delay-locked loop with binary-coupled capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6269451">US6269451</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 1998</td><td class="patent-data-table-td patent-date-value">Jul 31, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for adjusting data timing by delaying clock signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6279090">US6279090</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 1998</td><td class="patent-data-table-td patent-date-value">Aug 21, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6327196">US6327196</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2000</td><td class="patent-data-table-td patent-date-value">Dec 4, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Synchronous memory device having an adjustable data clocking circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6338127">US6338127</a></td><td class="patent-data-table-td patent-date-value">Aug 28, 1998</td><td class="patent-data-table-td patent-date-value">Jan 8, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6340904">US6340904</a></td><td class="patent-data-table-td patent-date-value">May 24, 1999</td><td class="patent-data-table-td patent-date-value">Jan 22, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6349399">US6349399</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 1998</td><td class="patent-data-table-td patent-date-value">Feb 19, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6374360">US6374360</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 1998</td><td class="patent-data-table-td patent-date-value">Apr 16, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for bit-to-bit timing correction of a high speed memory bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6378079">US6378079</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2000</td><td class="patent-data-table-td patent-date-value">Apr 23, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Computer system having memory device with adjustable data clocking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6381283">US6381283</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 1998</td><td class="patent-data-table-td patent-date-value">Apr 30, 2002</td><td class="patent-data-table-td ">Controlnet, Inc.</td><td class="patent-data-table-td ">Integrated socket with chip carrier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6394817">US6394817</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td patent-date-value">May 28, 2002</td><td class="patent-data-table-td ">J.S.T. Mfg. Co., Ltd</td><td class="patent-data-table-td ">Card-type device connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6400641">US6400641</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 1999</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Delay-locked loop with binary-coupled capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6430696">US6430696</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 1998</td><td class="patent-data-table-td patent-date-value">Aug 6, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6447303">US6447303</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td patent-date-value">Sep 10, 2002</td><td class="patent-data-table-td ">J.S.T. Mfg. Co., Ltd.</td><td class="patent-data-table-td ">Communication module connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6477675">US6477675</a></td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td patent-date-value">Nov 5, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6483757">US6483757</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2001</td><td class="patent-data-table-td patent-date-value">Nov 19, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Delay-locked loop with binary-coupled capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6490207">US6490207</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 2001</td><td class="patent-data-table-td patent-date-value">Dec 3, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Delay-locked loop with binary-coupled capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6490224">US6490224</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2001</td><td class="patent-data-table-td patent-date-value">Dec 3, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Delay-locked loop with binary-coupled capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6499111">US6499111</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2001</td><td class="patent-data-table-td patent-date-value">Dec 24, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Apparatus for adjusting delay of a clock signal relative to a data signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6643789">US6643789</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2002</td><td class="patent-data-table-td patent-date-value">Nov 4, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Computer system having memory device with adjustable data clocking using pass gates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6647523">US6647523</a></td><td class="patent-data-table-td patent-date-value">Oct 9, 2002</td><td class="patent-data-table-td patent-date-value">Nov 11, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6662304">US6662304</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2002</td><td class="patent-data-table-td patent-date-value">Dec 9, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for bit-to-bit timing correction of a high speed memory bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6801989">US6801989</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2001</td><td class="patent-data-table-td patent-date-value">Oct 5, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6881096">US6881096</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 2002</td><td class="patent-data-table-td patent-date-value">Apr 19, 2005</td><td class="patent-data-table-td ">Lantronix, Inc.</td><td class="patent-data-table-td ">Compact serial-to-ethernet conversion port</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6899547">US6899547</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td ">Stanley M. Chang</td><td class="patent-data-table-td ">Multi-chip connector module having one or more semiconductor dice</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6912680">US6912680</a></td><td class="patent-data-table-td patent-date-value">Feb 11, 1997</td><td class="patent-data-table-td patent-date-value">Jun 28, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Memory system with dynamic timing correction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6931086">US6931086</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2002</td><td class="patent-data-table-td patent-date-value">Aug 16, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6932649">US6932649</a></td><td class="patent-data-table-td patent-date-value">Mar 19, 2004</td><td class="patent-data-table-td patent-date-value">Aug 23, 2005</td><td class="patent-data-table-td ">Tyco Electronics Corporation</td><td class="patent-data-table-td ">Active wafer for improved gigabit signal recovery, in a serial point-to-point architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6952462">US6952462</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td patent-date-value">Oct 4, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6954097">US6954097</a></td><td class="patent-data-table-td patent-date-value">Jan 9, 2001</td><td class="patent-data-table-td patent-date-value">Oct 11, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a sequence of clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6959016">US6959016</a></td><td class="patent-data-table-td patent-date-value">Aug 7, 2000</td><td class="patent-data-table-td patent-date-value">Oct 25, 2005</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for adjusting the timing of signals over fine and coarse ranges</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7016451">US7016451</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2002</td><td class="patent-data-table-td patent-date-value">Mar 21, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7052329">US7052329</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2004</td><td class="patent-data-table-td patent-date-value">May 30, 2006</td><td class="patent-data-table-td ">Hon Hai Precision Ind. Co., Ltd.</td><td class="patent-data-table-td ">Electrical connector with an internal modem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7085975">US7085975</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 2003</td><td class="patent-data-table-td patent-date-value">Aug 1, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7159092">US7159092</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2003</td><td class="patent-data-table-td patent-date-value">Jan 2, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7168027">US7168027</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2003</td><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Dynamic synchronization of data capture on an optical or other high speed communications link</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7234070">US7234070</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 2003</td><td class="patent-data-table-td patent-date-value">Jun 19, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7373575">US7373575</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 2006</td><td class="patent-data-table-td patent-date-value">May 13, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7415404">US7415404</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2005</td><td class="patent-data-table-td patent-date-value">Aug 19, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a sequence of clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7418071">US7418071</a></td><td class="patent-data-table-td patent-date-value">Aug 12, 2005</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7461286">US7461286</a></td><td class="patent-data-table-td patent-date-value">May 11, 2006</td><td class="patent-data-table-td patent-date-value">Dec 2, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7502879">US7502879</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 2005</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Vimicro Corporation</td><td class="patent-data-table-td ">Integrated circuits with interchangeable connectors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7602876">US7602876</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2008</td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7657813">US7657813</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 2008</td><td class="patent-data-table-td patent-date-value">Feb 2, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7769965">US7769965</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2007</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">Stmicroelectronics S.A.</td><td class="patent-data-table-td ">Data processing with data transfer between memories</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7889593">US7889593</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2007</td><td class="patent-data-table-td patent-date-value">Feb 15, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Method and apparatus for generating a sequence of clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7954031">US7954031</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2009</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Method and apparatus for generating expect data from a captured bit pattern, and memory device using same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8107580">US8107580</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2009</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8181092">US8181092</a></td><td class="patent-data-table-td patent-date-value">Dec 15, 2006</td><td class="patent-data-table-td patent-date-value">May 15, 2012</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Dynamic synchronization of data capture on an optical or other high speed communications link</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8433023">US8433023</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 2012</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Method and apparatus for generating a phase dependent control signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8565008">US8565008</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2011</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Method and apparatus for generating a sequence of clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE3925648A1?cl=en">DE3925648A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 1989</td><td class="patent-data-table-td patent-date-value">Feb 7, 1991</td><td class="patent-data-table-td ">Bosch Gmbh Robert</td><td class="patent-data-table-td ">Mindestens zwei verschiedene elektronische baugruppen aufweisende leiterplatte</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0579872A1?cl=en">EP0579872A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 10, 1992</td><td class="patent-data-table-td patent-date-value">Jan 26, 1994</td><td class="patent-data-table-td ">ALCATEL BELL Naamloze Vennootschap</td><td class="patent-data-table-td ">Connector device and interconnection arrangement using same</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S089000">341/89</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc439/defs439.htm&usg=AFQjCNGRUBDlIORIREC9lh3gU-e5LKYcrg#C439S065000">439/65</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S101000">341/101</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S679400">361/679.4</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S100000">341/100</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0013380000">G06F13/38</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05K0005020000">H05K5/02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0012000000">H04L12/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K5/0247">H05K5/0247</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/38">G06F13/38</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rkwkBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L12/00">H04L12/00</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F13/38</span>, <span class="nested-value">H05K5/02F</span>, <span class="nested-value">H04L12/00</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 13, 2005</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-23 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 30, 2003</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20031110</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 26, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACTICON TECHNOLOGIES LLC, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GENERAL PATENT CORPORATION INTERNATIONAL;REEL/FRAME:010848/0305</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000502</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACTICON TECHNOLOGIES LLC 128 WEST MAPLE AVENUE MON</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 26, 1998</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 28, 1996</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">GENERAL PATENT CORPORATION INTERNATIONAL DBA ACTIC</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUTTON, SAUMUEL;RAPITECH SYSTEMS, INC.;REEL/FRAME:008194/0486</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19960919</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">GENERAL PATENT CORPORATION, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:POLTORAK, ALEXANDER;POLTORAK ASSOCIATES INC.;ACTICON PARTNERS;REEL/FRAME:008194/0480</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19960926</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FARAGO, STEVEN;ANICO RESEARCH LTD.;ACTICON PARTNERS;REEL/FRAME:008194/0482</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19960910</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 11, 1994</td><td class="patent-data-table-td ">FP</td><td class="patent-data-table-td ">Expired due to failure to pay maintenance fee</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19940803</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 29, 1994</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 29, 1994</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 29, 1990</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 22, 1989</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">POLTORAK ASSOCIATES, INC., A CORP. OF NY, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:RAPITECH SYSTEMS INC.;REEL/FRAME:005077/0873</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19890327</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 12, 1987</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RAPITECH SYSTEMS INC., MONTEBELLO CORPORATE PARK,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF 1/2 OF ASSIGNORS INTEREST;ASSIGNOR:FARAGO, STEVEN;REEL/FRAME:004677/0457</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19870210</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 16, 1985</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ANICO RESEARCH, LTD, INC., 171 FOREST DRIVE, MOUNT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF 1/2 OF ASSIGNORS INTEREST;ASSIGNOR:ANICO MARKETING, INC;REEL/FRAME:004488/0543</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RAPITECH SYSTEMS INC.,565 FIFTH AVENUE, NEW YORK,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF 1/2 OF ASSIGNORS INTEREST;ASSIGNOR:ANICO MARKETING, INC.;REEL/FRAME:004488/0544</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19851212</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 28, 1983</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ANICO MARKETING, INC. 100 DIPLOMAT DRIVE, MOUNT KI</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:FARAGO, STEVEN;REEL/FRAME:004268/0087</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19830624</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ANICO MARKETING, INC.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FARAGO, STEVEN;REEL/FRAME:004268/0087</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3r79FMBLQ8dmvReWQCAuiKK-rOuw\u0026id=rkwkBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1CEEF-F_ctV9eOE0cILn68sc7hZg\u0026id=rkwkBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0QBc86P0_oUcjccXodyBg5gtbiTw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Connector_interface.pdf?id=rkwkBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3bQVU7L80e9o5YxYS-AxPKD5e5Rg"},"sample_url":"http://www.google.com/patents/reader?id=rkwkBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>