# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../Vivado/2025.1/Vivado/data/rsb/busdef" \
"../../../../d_flip_flop_sv.srcs/sources_1/new/d_flip_flop.sv" \
"../../../../d_flip_flop_sv.srcs/sim_1/new/d_flip_flop_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
