# Copyright (c) 2016 Princeton University
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#     * Redistributions of source code must retain the above copyright
#       notice, this list of conditions and the following disclaimer.
#     * Redistributions in binary form must reproduce the above copyright
#       notice, this list of conditions and the following disclaimer in the
#       documentation and/or other materials provided with the distribution.
#     * Neither the name of Princeton University nor the
#       names of its contributors may be used to endorse or promote products
#       derived from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL PRINCETON UNIVERSITY BE LIABLE FOR ANY
# DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

# Clock signals
set_property IOSTANDARD LVDS [get_ports chipset_clk_osc_p]
set_property PACKAGE_PIN AD12 [get_ports chipset_clk_osc_p]
set_property PACKAGE_PIN AD11 [get_ports chipset_clk_osc_n]
set_property IOSTANDARD LVDS [get_ports chipset_clk_osc_n]

set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets chipset/clk_mmcm/inst/clk_in1_clk_mmcm]

# Reset
set_property IOSTANDARD LVCMOS33 [get_ports sys_rst_n]
set_property PACKAGE_PIN R19 [get_ports sys_rst_n]

# False paths
set_false_path -to [get_cells -hierarchical *afifo_ui_rst_r*]
set_false_path -to [get_cells -hierarchical *ui_clk_sync_rst_r*]
set_false_path -to [get_cells -hierarchical *ui_clk_syn_rst_delayed*]
set_false_path -to [get_cells -hierarchical *init_calib_complete_f*]
set_false_path -from [get_clocks chipset_clk_clk_mmcm] -to [get_clocks net_axi_clk_clk_mmcm]
set_false_path -from [get_clocks net_axi_clk_clk_mmcm] -to [get_clocks chipset_clk_clk_mmcm]


## To use FTDI FT2232 JTAG
## Add some additional constraints for JTAG signals, set to 10MHz to be on the safe side
create_clock -period 100.000 -name tck_i -waveform {0.000 50.000} [get_ports tck_i]

set_input_delay -clock tck_i -clock_fall 5.000 [get_ports td_i]
set_input_delay -clock tck_i -clock_fall 5.000 [get_ports tms_i]
set_output_delay -clock tck_i 5.000 [get_ports td_o]
set_false_path -from [get_ports trst_ni]

# constrain clock domain crossing
set_max_delay -datapath_only -from [get_clocks -include_generated_clocks chipset_clk_clk_mmcm] -to [get_clocks tck_i] 15.000
set_max_delay -datapath_only -from [get_clocks tck_i] -to [get_clocks -include_generated_clocks chipset_clk_clk_mmcm] 15.000

set_property -dict {PACKAGE_PIN Y29 IOSTANDARD LVCMOS33} [get_ports trst_ni]
set_property -dict {PACKAGE_PIN AD27 IOSTANDARD LVCMOS33} [get_ports tck_i]
set_property -dict {PACKAGE_PIN W27 IOSTANDARD LVCMOS33} [get_ports td_i]
set_property -dict {PACKAGE_PIN W28 IOSTANDARD LVCMOS33} [get_ports td_o]
set_property -dict {PACKAGE_PIN W29 IOSTANDARD LVCMOS33} [get_ports tms_i]

#### UART
#IO_L11N_T1_SRCC_35 Sch=uart_rxd_out
set_property IOSTANDARD LVCMOS33 [get_ports uart_rx]
set_property PACKAGE_PIN Y20 [get_ports uart_rx]
set_property IOSTANDARD LVCMOS33 [get_ports uart_tx]
set_property PACKAGE_PIN Y23 [get_ports uart_tx]

# Switches
set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set_property PACKAGE_PIN P27 [get_ports {sw[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set_property PACKAGE_PIN P26 [get_ports {sw[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {sw[5]}]
set_property PACKAGE_PIN P19 [get_ports {sw[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {sw[4]}]
set_property PACKAGE_PIN N19 [get_ports {sw[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {sw[3]}]
set_property PACKAGE_PIN K19 [get_ports {sw[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {sw[2]}]
set_property PACKAGE_PIN H24 [get_ports {sw[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {sw[1]}]
set_property PACKAGE_PIN G25 [get_ports {sw[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {sw[0]}]
set_property PACKAGE_PIN G19 [get_ports {sw[0]}]

# Loopback control for UART
#set_property IOSTANDARD LVCMOS12 [get_ports uart_lb_sw]
#set_property PACKAGE_PIN G19 [get_ports uart_lb_sw]

# Soft reset
#set_property IOSTANDARD LVCMOS12 [get_ports pin_soft_rst]
#set_property PACKAGE_PIN E18 [get_ports pin_soft_rst]

# SD
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN R28 DRIVE 16 SLEW FAST} [get_ports sd_clk_out]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN R29} [get_ports sd_cmd]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN R26} [get_ports {sd_dat[0]}]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN R30} [get_ports {sd_dat[1]}]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN P29} [get_ports {sd_dat[2]}]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN T30} [get_ports {sd_dat[3]}]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN AE24} [get_ports sd_reset]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN P28} [get_ports sd_cd]


## LEDs

set_property PACKAGE_PIN T28 [get_ports {leds[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[0]}]
set_property PACKAGE_PIN V19 [get_ports {leds[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[1]}]
set_property PACKAGE_PIN U30 [get_ports {leds[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[2]}]
set_property PACKAGE_PIN U29 [get_ports {leds[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[3]}]
set_property PACKAGE_PIN V20 [get_ports {leds[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[4]}]
set_property PACKAGE_PIN V26 [get_ports {leds[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[5]}]
set_property PACKAGE_PIN W24 [get_ports {leds[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[6]}]
set_property PACKAGE_PIN W23 [get_ports {leds[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[7]}]


## OLED
set_property -dict {PACKAGE_PIN AC17 IOSTANDARD LVCMOS18} [get_ports oled_dc]
set_property -dict {PACKAGE_PIN AB17 IOSTANDARD LVCMOS18} [get_ports oled_rst_n]
set_property -dict {PACKAGE_PIN AF17 IOSTANDARD LVCMOS18} [get_ports oled_sclk]
set_property -dict {PACKAGE_PIN Y15 IOSTANDARD LVCMOS18} [get_ports oled_data]
set_property -dict {PACKAGE_PIN AB22 IOSTANDARD LVCMOS33} [get_ports oled_vbat_n]
set_property -dict {PACKAGE_PIN AG17 IOSTANDARD LVCMOS18} [get_ports oled_vdd_n]

## Buttons
set_property PACKAGE_PIN M20 [get_ports btnl]
set_property IOSTANDARD LVCMOS12 [get_ports btnl]
set_property PACKAGE_PIN C19 [get_ports btnr]
set_property IOSTANDARD LVCMOS12 [get_ports btnr]
set_property PACKAGE_PIN M19 [get_ports btnd]
set_property IOSTANDARD LVCMOS12 [get_ports btnd]
set_property PACKAGE_PIN B19 [get_ports btnu]
set_property IOSTANDARD LVCMOS12 [get_ports btnu]

## Ethernet

# NOTUSED? set_property PACKAGE_PIN AK16 [get_ports net_ip2intc_irpt]
# NOTUSED? set_property IOSTANDARD LVCMOS18 [get_ports net_ip2intc_irpt]
# NOTUSED? set_property PULLUP true [get_ports net_ip2intc_irpt]
set_property PACKAGE_PIN AF12 [get_ports net_phy_mdc]
set_property IOSTANDARD LVCMOS15 [get_ports net_phy_mdc]
set_property PACKAGE_PIN AG12 [get_ports net_phy_mdio_io]
set_property IOSTANDARD LVCMOS15 [get_ports net_phy_mdio_io]
set_property PACKAGE_PIN AH24 [get_ports net_phy_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports net_phy_rst_n]
#set_property -dict { PACKAGE_PIN AK15  IOSTANDARD LVCMOS18 } [get_ports { ETH_PMEB }]; #IO_L1N_T0_32 Sch=eth_pmeb
set_property PACKAGE_PIN AG10 [get_ports net_phy_rxc]
set_property IOSTANDARD LVCMOS15 [get_ports net_phy_rxc]
set_property PACKAGE_PIN AH11 [get_ports net_phy_rxctl]
set_property IOSTANDARD LVCMOS15 [get_ports net_phy_rxctl]
set_property PACKAGE_PIN AJ14 [get_ports {net_phy_rxd[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_rxd[0]}]
set_property PACKAGE_PIN AH14 [get_ports {net_phy_rxd[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_rxd[1]}]
set_property PACKAGE_PIN AK13 [get_ports {net_phy_rxd[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_rxd[2]}]
set_property PACKAGE_PIN AJ13 [get_ports {net_phy_rxd[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_rxd[3]}]
set_property PACKAGE_PIN AE10 [get_ports net_phy_txc]
set_property IOSTANDARD LVCMOS15 [get_ports net_phy_txc]
set_property PACKAGE_PIN AJ12 [get_ports {net_phy_txd[0]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_txd[0]}]
set_property PACKAGE_PIN AK11 [get_ports {net_phy_txd[1]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_txd[1]}]
set_property PACKAGE_PIN AJ11 [get_ports {net_phy_txd[2]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_txd[2]}]
set_property PACKAGE_PIN AK10 [get_ports {net_phy_txd[3]}]
set_property IOSTANDARD LVCMOS15 [get_ports {net_phy_txd[3]}]
set_property PACKAGE_PIN AK14 [get_ports net_phy_txctl]
set_property IOSTANDARD LVCMOS15 [get_ports net_phy_txctl]

### False paths
set_clock_groups -name sync_gr1 -logically_exclusive -group [get_clocks chipset_clk_clk_mmcm] -group [get_clocks -include_generated_clocks mc_sys_clk_clk_mmcm]


###############################################################

set_property LOC ILOGIC_X1Y119 [get_cells {chipset/chipset_impl/mc_top/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det/u_phase_detector}]
set_property PACKAGE_PIN AG2 [get_ports {ddr_dqs_p[2]}]
set_property PACKAGE_PIN AH1 [get_ports {ddr_dqs_n[2]}]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]

#############################################
# Ethernet Constraints for 100 Mb/s
#############################################

######### Input constraints
# hint from here: https://forums.xilinx.com/t5/Timing-Analysis/XDC-constraints-Source-Synchronous-ADC-DDR/td-p/292807
create_clock -period 40.000 -name net_phy_rxc_virt
# conservatively assuming +/- 2ns skew of rxd/rxctl
create_clock -period 40.000 -name net_phy_rxc -waveform {2.000 22.000} [get_ports net_phy_rxc]
set_clock_groups -asynchronous -group [get_clocks chipset_clk_clk_mmcm] -group [get_clocks net_phy_rxc]
set_input_delay -clock [get_clocks net_phy_rxc_virt] -min -add_delay 0.000 [get_ports {net_phy_rxd[*]}]
set_input_delay -clock [get_clocks net_phy_rxc_virt] -max -add_delay 4.000 [get_ports {net_phy_rxd[*]}]
set_input_delay -clock [get_clocks net_phy_rxc_virt] -clock_fall -min -add_delay 0.000 [get_ports net_phy_rxctl]
set_input_delay -clock [get_clocks net_phy_rxc_virt] -clock_fall -max -add_delay 4.000 [get_ports net_phy_rxctl]
set_input_delay -clock [get_clocks net_phy_rxc_virt] -min -add_delay 0.000 [get_ports net_phy_rxctl]
set_input_delay -clock [get_clocks net_phy_rxc_virt] -max -add_delay 4.000 [get_ports net_phy_rxctl]

########## Output Constraints
create_generated_clock -name net_phy_txc -source [get_pins chipset/net_phy_txc_oddr/C] -divide_by 1 -invert [get_ports net_phy_txc]

#############################################
# SD Card Constraints for 25MHz
#############################################
create_generated_clock -name sd_fast_clk -source [get_pins chipset/clk_mmcm/sd_sys_clk] -divide_by 2 [get_pins chipset/chipset_impl/piton_sd_top/sdc_controller/clock_divider0/fast_clk_reg/Q]
create_generated_clock -name sd_slow_clk -source [get_pins chipset/clk_mmcm/sd_sys_clk] -divide_by 200 [get_pins chipset/chipset_impl/piton_sd_top/sdc_controller/clock_divider0/slow_clk_reg/Q]
create_generated_clock -name sd_clk_out -source [get_pins chipset/sd_clk_oddr/C] -divide_by 1 -add -master_clock sd_fast_clk [get_ports sd_clk_out]
create_generated_clock -name sd_clk_out_1 -source [get_pins chipset/sd_clk_oddr/C] -divide_by 1 -add -master_clock sd_slow_clk [get_ports sd_clk_out]

# compensate for board trace uncertainty
set_clock_uncertainty 0.500 [get_clocks sd_clk_out]
set_clock_uncertainty 0.500 [get_clocks sd_clk_out_1]

#################
# FPGA out / card in
# data is aligned with clock (source synchronous)

# hold fast (spec requires minimum 2ns), note that data is launched on falling edge, so 0.0 is ok here
set_output_delay -clock [get_clocks sd_clk_out] -min -add_delay -6.000 [get_ports {sd_dat[*]}]
set_output_delay -clock [get_clocks sd_clk_out] -min -add_delay -6.000 [get_ports sd_cmd]

# setup fast (spec requires minimum 6ns)
set_output_delay -clock [get_clocks sd_clk_out] -max -add_delay 8.000 [get_ports {sd_dat[*]}]
set_output_delay -clock [get_clocks sd_clk_out] -max -add_delay 8.000 [get_ports sd_cmd]

# hold slow (spec requires minimum 5ns), note that data is launched on falling edge, so 0.0 is ok here
set_output_delay -clock [get_clocks sd_clk_out_1] -min -add_delay -8.000 [get_ports {sd_dat[*]}]
set_output_delay -clock [get_clocks sd_clk_out_1] -min -add_delay -8.000 [get_ports sd_cmd]

# setup slow (spec requires minimum 5ns)
set_output_delay -clock [get_clocks sd_clk_out_1] -max -add_delay 8.000 [get_ports {sd_dat[*]}]
set_output_delay -clock [get_clocks sd_clk_out_1] -max -add_delay 8.000 [get_ports sd_cmd]

#################
# card out / FPGA in
# data is launched on negative clock edge here

# propdelay fast
set_input_delay -clock [get_clocks sd_clk_out] -clock_fall -max -add_delay 14.000 [get_ports {sd_dat[*]}]
set_input_delay -clock [get_clocks sd_clk_out] -clock_fall -max -add_delay 14.000 [get_ports sd_cmd]

# contamination delay fast
set_input_delay -clock [get_clocks sd_clk_out] -clock_fall -min -add_delay -14.000 [get_ports {sd_dat[*]}]
set_input_delay -clock [get_clocks sd_clk_out] -clock_fall -min -add_delay -14.000 [get_ports sd_cmd]

# propdelay slow
set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -max -add_delay 14.000 [get_ports {sd_dat[*]}]
set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -max -add_delay 14.000 [get_ports sd_cmd]

# contamination  slow
set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -min -add_delay -14.000 [get_ports {sd_dat[*]}]
set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -min -add_delay -14.000 [get_ports sd_cmd]

#################
# clock groups

set_clock_groups -physically_exclusive -group [get_clocks -include_generated_clocks sd_clk_out] -group [get_clocks -include_generated_clocks sd_clk_out_1]
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks sd_fast_clk] -group [get_clocks -include_generated_clocks sd_slow_clk]
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks chipset_clk_clk_mmcm] -group [get_clocks -filter { NAME =~  "*sd*" }]





connect_debug_port u_ila_0/probe0 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[0]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[1]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[2]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[3]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[4]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[5]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[6]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[7]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[8]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[9]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[10]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[11]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[12]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[13]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[14]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[15]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[16]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[17]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[18]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[19]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[20]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[21]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[22]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[23]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[24]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[25]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[26]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[27]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[28]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[29]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[30]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[31]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[32]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[33]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[34]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[35]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[36]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[37]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[38]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[39]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[40]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[41]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[42]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[43]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[44]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[45]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[46]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[47]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[48]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[49]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[50]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[51]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[52]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[53]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[54]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[55]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[56]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[57]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[58]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[59]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[60]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[61]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[62]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2822]_198[63]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[0]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[1]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[2]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[3]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[4]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[5]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[6]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[7]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[8]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[9]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[10]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[11]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[12]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[13]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[14]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[15]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[16]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[17]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[18]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[19]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[20]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[21]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[22]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[23]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[24]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[25]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[26]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[27]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[28]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[29]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[30]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[31]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[32]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[33]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[34]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[35]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[36]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[37]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[38]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[39]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[40]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[41]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[42]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[43]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[44]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[45]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[46]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[47]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[48]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[49]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[50]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[51]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[52]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[53]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[54]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[55]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[56]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[57]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[58]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[59]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[60]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[61]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[62]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2821]_199[63]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[0]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[1]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[2]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[3]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[4]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[5]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[6]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[7]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[8]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[9]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[10]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[11]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[12]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[13]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[14]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[15]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[16]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[17]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[18]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[19]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[20]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[21]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[22]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[23]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[24]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[25]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[26]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[27]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[28]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[29]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[30]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[31]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[32]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[33]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[34]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[35]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[36]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[37]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[38]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[39]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[40]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[41]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[42]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[43]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[44]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[45]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[46]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[47]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[48]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[49]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[50]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[51]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[52]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[53]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[54]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[55]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[56]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[57]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[58]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[59]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[60]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[61]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[62]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2820]_200[63]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[0]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[1]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[2]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[3]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[4]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[5]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[6]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[7]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[8]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[9]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[10]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[11]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[12]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[13]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[14]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[15]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[16]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[17]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[18]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[19]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[20]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[21]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[22]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[23]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[24]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[25]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[26]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[27]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[28]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[29]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[30]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[31]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[32]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[33]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[34]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[35]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[36]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[37]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[38]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[39]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[40]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[41]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[42]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[43]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[44]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[45]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[46]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[47]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[48]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[49]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[50]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[51]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[52]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[53]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[54]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[55]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[56]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[57]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[58]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[59]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[60]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[61]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[62]} {chip/tile0/g_ariane_core.core/ariane/perf_counter_q_reg[2819]_201[63]}]]

connect_debug_port u_ila_0/probe0 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2832]_205[63]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2820]_229[63]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2819]_231[63]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2829]_211[63]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2831]_207[63]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2830]_209[63]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2828]_213[63]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2825]_219[63]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2827]_215[63]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2826]_217[63]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2824]_221[63]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2822]_225[63]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2823]_223[63]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_q[2821]_227[63]}]]






create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list chipset/clk_mmcm/inst/chipset_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 15 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_counter[14]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2823]_222[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2819]_230[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2820]_228[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2821]_226[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2822]_224[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2827]_214[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2824]_220[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2825]_218[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2826]_216[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 64 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2830]_208[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 64 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2828]_212[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2829]_210[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 64 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2831]_206[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 64 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[0]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[1]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[2]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[3]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[4]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[5]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[6]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[7]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[8]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[9]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[10]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[11]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[12]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[13]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[14]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[15]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[16]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[17]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[18]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[19]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[20]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[21]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[22]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[23]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[24]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[25]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[26]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[27]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[28]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[29]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[30]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[31]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[32]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[33]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[34]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[35]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[36]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[37]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[38]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[39]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[40]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[41]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[42]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[43]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[44]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[45]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[46]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[47]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[48]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[49]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[50]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[51]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[52]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[53]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[54]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[55]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[56]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[57]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[58]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[59]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[60]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[61]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[62]} {chip/tile0/g_ariane_core.core/ariane/i_perf_counters/perf_counter_d[2832]_204[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list chip/tile0/g_ariane_core.core/ariane/i_perf_counters/ila_read]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets io_clk]
