// Seed: 3303393902
module module_0 (
    id_1
);
  inout wire id_1;
  generate
    assign id_1 = -1;
    begin : LABEL_0
      wire id_2;
      wire id_3;
      id_4(
          .id_0(id_3)
      );
    end
    tri0 id_5;
    wire id_6;
  endgenerate
  supply0 id_7, id_8;
  assign id_5 = id_7 + id_7;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    .id_43(id_4),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_22 = 1;
  wire id_44;
  module_0 modCall_1 (id_40);
  assign modCall_1.type_12 = 0;
  localparam id_45 = id_14;
  wire id_46, id_47;
  always_latch if (1 - id_45) if (id_11[""]) $display(id_6);
endmodule
