#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 15 02:00:58 2022
# Process ID: 78909
# Current directory: /home/chenxuhao/NutShell/fpga
# Command line: vivado
# Log file: /home/chenxuhao/NutShell/fpga/vivado.log
# Journal file: /home/chenxuhao/NutShell/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 7569.684 ; gain = 51.367 ; free physical = 419083 ; free virtual = 507128
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - uncorerst
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 9150.863 ; gain = 1315.059 ; free physical = 421399 ; free virtual = 509448
launch_runs synth_1 -jobs 24
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/synth/system_top.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_2/system_top_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_3/system_top_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_clkrst/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_clkrst/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_clkrst/uncorerst .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/NutShell_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_protocol_convert_0_0/system_top_axi_protocol_convert_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/axi_protocol_convert_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_protocol_convert_1_0/system_top_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/axi_protocol_convert_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/c_shift_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/c_shift_ram_1 .
Exporting to file /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_axi_protocol_convert_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_axi_protocol_convert_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_c_shift_ram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_c_shift_ram_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_uncorerst_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_util_vector_logic_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_xbar_0
[Sun May 15 02:02:44 2022] Launched system_top_auto_cc_0_synth_1, system_top_auto_pc_0_synth_1, system_top_xbar_0_synth_1, system_top_auto_pc_2_synth_1, system_top_auto_us_0_synth_1, system_top_auto_ds_0_synth_1, system_top_auto_pc_1_synth_1, system_top_auto_cc_1_synth_1, system_top_auto_cc_2_synth_1, system_top_auto_ds_1_synth_1, system_top_auto_pc_3_synth_1, system_top_axi_gpio_0_0_synth_1, system_top_clk_wiz_0_0_synth_1, system_top_uncorerst_0_synth_1, system_top_processing_system7_0_0_synth_1, system_top_NutShell_0_0_synth_1, system_top_axi_protocol_convert_0_0_synth_1, system_top_axi_protocol_convert_1_0_synth_1, system_top_c_shift_ram_0_0_synth_1, system_top_c_shift_ram_1_0_synth_1, system_top_system_ila_0_0_synth_1, system_top_util_vector_logic_0_0_synth_1...
Run output will be captured here:
system_top_auto_cc_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_cc_0_synth_1/runme.log
system_top_auto_pc_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_pc_0_synth_1/runme.log
system_top_xbar_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_xbar_0_synth_1/runme.log
system_top_auto_pc_2_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_pc_2_synth_1/runme.log
system_top_auto_us_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_us_0_synth_1/runme.log
system_top_auto_ds_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_ds_0_synth_1/runme.log
system_top_auto_pc_1_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_pc_1_synth_1/runme.log
system_top_auto_cc_1_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_cc_1_synth_1/runme.log
system_top_auto_cc_2_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_cc_2_synth_1/runme.log
system_top_auto_ds_1_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_ds_1_synth_1/runme.log
system_top_auto_pc_3_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_auto_pc_3_synth_1/runme.log
system_top_axi_gpio_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_axi_gpio_0_0_synth_1/runme.log
system_top_clk_wiz_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_clk_wiz_0_0_synth_1/runme.log
system_top_uncorerst_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_uncorerst_0_synth_1/runme.log
system_top_processing_system7_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_processing_system7_0_0_synth_1/runme.log
system_top_NutShell_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_NutShell_0_0_synth_1/runme.log
system_top_axi_protocol_convert_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_axi_protocol_convert_0_0_synth_1/runme.log
system_top_axi_protocol_convert_1_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_axi_protocol_convert_1_0_synth_1/runme.log
system_top_c_shift_ram_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_c_shift_ram_0_0_synth_1/runme.log
system_top_c_shift_ram_1_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_c_shift_ram_1_0_synth_1/runme.log
system_top_system_ila_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_system_ila_0_0_synth_1/runme.log
system_top_util_vector_logic_0_0_synth_1: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/system_top_util_vector_logic_0_0_synth_1/runme.log
[Sun May 15 02:02:45 2022] Launched synth_1...
Run output will be captured here: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 9803.266 ; gain = 507.949 ; free physical = 420984 ; free virtual = 509091
launch_runs impl_1 -jobs 24
[Sun May 15 02:13:50 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Sun May 15 02:23:55 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.runs/impl_1/runme.log
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
delete_bd_objs [get_bd_nets processing_system7_0_IRQ_P2F_ENET0] [get_bd_nets processing_system7_0_IRQ_P2F_SDIO0] [get_bd_nets processing_system7_0_IRQ_P2F_UART0] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets resetn_1] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets hier_clkrst_GPIO2] [get_bd_intf_ports SW]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:au250:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z020clg400-1' does not match with the device on the 'XILINX.COM:AU250:PART0:1.3' board part. A device change to match the device on 'XILINX.COM:AU250:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Project 1-152] Project part set to virtexuplus (xcu250-figd2104-2l-e)
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
undo
INFO: [Common 17-17] undo 'set_property board_part xilinx.com:au250:part0:1.3 [current_project]'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
undo: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 10112.879 ; gain = 0.000 ; free physical = 415092 ; free virtual = 508304
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports FIXED_IO]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports DDR]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets hier_clkrst_GPIO2] [get_bd_intf_ports SW]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_IRQ_P2F_ENET0] [get_bd_nets processing_system7_0_IRQ_P2F_SDIO0] [get_bd_nets processing_system7_0_IRQ_P2F_UART0] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets resetn_1] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:au250:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z020clg400-1' does not match with the device on the 'XILINX.COM:AU250:PART0:1.3' board part. A device change to match the device on 'XILINX.COM:AU250:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Project 1-152] Project part set to virtexuplus (xcu250-figd2104-2l-e)
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 15 23:48:18 2022...
