# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 12\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:12+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUInstructionNotation.rst:3
msgid "AMDGPU Instructions Notation"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:11
msgid "Introduction"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:13
msgid ""
"This is an overview of notation used to describe syntax of AMDGPU assembler "
"instructions."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:15
msgid ""
"This notation mimics the :ref:`syntax of assembler "
"instructions<amdgpu_syn_instructions>` except that instead of real operands "
"and modifiers it provides references to their description."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:19
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:22
#: ../../../AMDGPUInstructionNotation.rst:34
#: ../../../AMDGPUInstructionNotation.rst:53
#: ../../../AMDGPUInstructionNotation.rst:104
msgid "Notation"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:24
msgid "This is the notation used to describe AMDGPU instructions:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:26
msgid ""
"``<``\\ :ref:`opcode description<amdgpu_syn_opcode_notation>`\\ ``>  <``\\ :"
"ref:`operands description<amdgpu_syn_instruction_operands_notation>`\\ ``>  "
"<``\\ :ref:`modifiers "
"description<amdgpu_syn_instruction_modifiers_notation>`\\ ``>``"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:31
msgid "Opcode"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:36
msgid "TBD"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:41
msgid "Operands"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:43
msgid ""
"An instruction may have zero or more *operands*. They are comma-separated in "
"the description:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:45
msgid ""
"``<``\\ :ref:`description of operand "
"0<amdgpu_syn_instruction_operand_notation>`\\ ``>, <``\\ :ref:`description "
"of operand 1<amdgpu_syn_instruction_operand_notation>`\\ ``>, ...``"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:47
msgid ""
"The order of *operands* is fixed. *Operands* cannot be omitted except for "
"special cases described below."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:55
msgid "An operand is described using the following notation:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:57
msgid "*<name><tag0><tag1>...*"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:59
msgid "Where:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:61
msgid "*name* is a link to a description of the operand."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:62
msgid ""
"*tags* are optional. They are used to indicate special operand properties:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:67
msgid "Operand tag"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:67
msgid "Meaning"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:69
msgid ":opt"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:69
msgid "An optional operand."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:70
msgid ":m"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:70
msgid ""
"An operand which may be used with :ref:`VOP3 operand "
"modifiers<amdgpu_synid_vop3_operand_modifiers>` or :ref:`SDWA operand "
"modifiers<amdgpu_synid_sdwa_operand_modifiers>`."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:73
msgid ":dst"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:73
msgid ""
"An input operand which may also serve as a destination if :ref:"
"`glc<amdgpu_synid_glc>` modifier is specified."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:75
msgid ":fx"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:75
msgid ""
"This is an *f32* or *f16* operand depending on :ref:"
"`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>` modifier."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:77
msgid ":<type>"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:77
msgid ""
"Operand *type* differs from *type* :ref:`implied by the opcode "
"name<amdgpu_syn_instruction_type>`. This tag specifies actual operand *type*."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:82
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:93
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:95
msgid ""
"An instruction may have zero or more optional *modifiers*. They are space-"
"separated in the description:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:97
msgid ""
"``<``\\ :ref:`description of modifier "
"0<amdgpu_syn_instruction_modifier_notation>`\\ ``> <``\\ :ref:`description "
"of modifier 1<amdgpu_syn_instruction_modifier_notation>`\\ ``> ...``"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:99
msgid "The order of *modifiers* is fixed."
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:106
msgid "A *modifier* is described using the following notation:"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:108
msgid "*<name>*"
msgstr ""

#: ../../../AMDGPUInstructionNotation.rst:110
msgid "Where *name* is a link to a description of the *modifier*."
msgstr ""
