module wideexpr_00657(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {!((ctrl[4]?$signed(3'sb101):(ctrl[1]?(s0)+(-({3'sb100})):(($signed(3'b100))-(s7))^((ctrl[0]?s2:(s7)^~(s0)))))),(ctrl[4]?(ctrl[4]?(s6)<<<((({4{s1}})>>(s1))<<<(s5)):(ctrl[2]?$unsigned((+(2'sb00))>>>({3'sb011,6'sb010001,s6})):(ctrl[5]?u4:((ctrl[0]?5'b11011:s4))<=({6'sb000011})))):s3)};
  assign y1 = {$unsigned(1'sb0),((ctrl[7]?(-({s5}))>(s5):u6))|((~($signed((ctrl[1]?6'sb111001:6'sb011011))))>>>(&((ctrl[6]?+(s7):(s5)>>(1'sb0))))),s5};
  assign y2 = (ctrl[4]?(ctrl[7]?(5'sb00010)&($signed(($signed((ctrl[5]?(s3)<(6'sb000110):(6'b000111)!=(u3))))>>({~&((s5)&(4'sb1100)),($signed(2'sb01))^(2'sb01),(ctrl[2]?-(1'sb0):(6'sb100001)|(s2)),{s7}}))):s4):s0);
  assign y3 = +(2'sb10);
  assign y4 = ((6'sb001110)<($signed(((ctrl[7]?3'sb011:u6))-($unsigned(5'sb10100)))))|((5'sb11111)^~($signed(+(u2))));
  assign y5 = (-(u6))-(6'sb011001);
  assign y6 = (s5)>>>({1{((ctrl[3]?(!((3'sb101)<<<(u7)))>=(((4'sb1110)<<(2'sb01))>>((u2)-(u4))):!(5'sb10000)))|((ctrl[3]?((ctrl[3]?&(1'sb0):(u4)>>(s2)))<<<({2{(ctrl[3]?1'sb1:2'sb10)}}):($signed((u0)<<(5'sb11101)))<<($signed(s7))))}});
  assign y7 = ((s3)^~(s0))>>(6'sb111101);
endmodule
