Analysis & Synthesis report for finalproject
Mon Dec 02 13:18:14 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |finalproject|figure_cycle:fc|current_state
 11. State Machine - |finalproject|landscape_cycle:lc|current_state
 12. State Machine - |finalproject|game_cycle:gc|current_state
 13. State Machine - |finalproject|stick_cycle:Sc|current_state
 14. State Machine - |finalproject|keyboardR:key13|current_state
 15. State Machine - |finalproject|keyboardENTER:key12|current_state
 16. State Machine - |finalproject|keyboardSPACE:key11|current_state
 17. State Machine - |finalproject|PS2_Controller:ps2|s_ps2_transceiver
 18. State Machine - |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 19. State Machine - |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 20. User-Specified and Inferred Latches
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated
 26. Source assignments for datapath:pth|block2:block2_1|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated
 27. Source assignments for datapath:pth|block2:block2_2|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated
 28. Source assignments for datapath:pth|block3:block3_1|altsyncram:altsyncram_component|altsyncram_4ho1:auto_generated
 29. Source assignments for datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated
 30. Source assignments for datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated
 31. Source assignments for datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated
 32. Source assignments for datapath:pth|steve:steve_1|altsyncram:altsyncram_component|altsyncram_kdo1:auto_generated
 33. Source assignments for datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 37. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 40. Parameter Settings for User Entity Instance: PS2_Controller:ps2
 41. Parameter Settings for User Entity Instance: PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 42. Parameter Settings for User Entity Instance: datapath:pth|block2:block2_1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: datapath:pth|block2:block2_2|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: datapath:pth|block3:block3_1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: datapath:pth|steve:steve_1|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component
 50. Parameter Settings for Inferred Entity Instance: datapath:pth|lpm_divide:Div0
 51. altsyncram Parameter Settings by Entity Instance
 52. altpll Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "figure_cycle:fc|BitCounter_for_figure:bA1"
 54. Port Connectivity Checks: "figure_cycle:fc"
 55. Port Connectivity Checks: "game_cycle:gc"
 56. Port Connectivity Checks: "stick_cycle:Sc|BitCounter:buildstick"
 57. Port Connectivity Checks: "stick_cycle:Sc"
 58. Port Connectivity Checks: "datapath:pth|welcome:welcome_1"
 59. Port Connectivity Checks: "datapath:pth|steve:steve_1"
 60. Port Connectivity Checks: "datapath:pth|GAMEOVER1:GAMEOVER1_1"
 61. Port Connectivity Checks: "datapath:pth|block5_5:block5_1"
 62. Port Connectivity Checks: "datapath:pth|block4_15:block4_1"
 63. Port Connectivity Checks: "datapath:pth|block3:block3_1"
 64. Port Connectivity Checks: "datapath:pth|block2:block2_2"
 65. Port Connectivity Checks: "datapath:pth|block2:block2_1"
 66. Port Connectivity Checks: "datapath:pth"
 67. Port Connectivity Checks: "PS2_Controller:ps2"
 68. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 69. Port Connectivity Checks: "hex:h1"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 02 13:18:14 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; finalproject                                    ;
; Top-level Entity Name           ; finalproject                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 560                                             ;
; Total pins                      ; 70                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,440,000                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; finalproject       ; finalproject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+-----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; PS2_Controller/PS2_Controller/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v            ;         ;
; PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v     ;         ;
; PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v ;         ;
; vga_adapter/vga_pll.v                                     ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/vga_adapter/vga_pll.v                                     ;         ;
; vga_adapter/vga_controller.v                              ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/vga_adapter/vga_controller.v                              ;         ;
; vga_adapter/vga_address_translator.v                      ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/vga_adapter/vga_address_translator.v                      ;         ;
; vga_adapter/vga_adapter.v                                 ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/vga_adapter/vga_adapter.v                                 ;         ;
; finalproject.v                                            ; yes             ; User Verilog HDL File                  ; W:/ece241/finalproject/finalproject.v                                            ;         ;
; block2.v                                                  ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/block2.v                                                  ;         ;
; GAMEOVER1.v                                               ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/GAMEOVER1.v                                               ;         ;
; block3.v                                                  ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/block3.v                                                  ;         ;
; block4_15.v                                               ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/block4_15.v                                               ;         ;
; block5_5.v                                                ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/block5_5.v                                                ;         ;
; steve.v                                                   ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/steve.v                                                   ;         ;
; welcome.v                                                 ; yes             ; User Wizard-Generated File             ; W:/ece241/finalproject/welcome.v                                                 ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal180.inc                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc                 ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_ulm1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_ulm1.tdf                                    ;         ;
; TEST LAND.mif                                             ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/TEST LAND.mif                                             ;         ;
; db/decode_7la.tdf                                         ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/decode_7la.tdf                                         ;         ;
; db/decode_01a.tdf                                         ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/decode_01a.tdf                                         ;         ;
; db/mux_5hb.tdf                                            ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/mux_5hb.tdf                                            ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/altpll_80u.tdf                                         ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altpll_80u.tdf                                         ;         ;
; db/altsyncram_2ho1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_2ho1.tdf                                    ;         ;
; ../block1.mif                                             ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/block1.mif                                                ;         ;
; db/altsyncram_4ho1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_4ho1.tdf                                    ;         ;
; ../block3.mif                                             ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/block3.mif                                                ;         ;
; db/altsyncram_omo1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_omo1.tdf                                    ;         ;
; ../block4-15 .mif                                         ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/block4-15 .mif                                            ;         ;
; db/altsyncram_8ko1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_8ko1.tdf                                    ;         ;
; ../block5-5.mif                                           ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/block5-5.mif                                              ;         ;
; db/altsyncram_20p1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_20p1.tdf                                    ;         ;
; ../GAMEOVER1.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/GAMEOVER1.mif                                             ;         ;
; db/altsyncram_kdo1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_kdo1.tdf                                    ;         ;
; steve2.mif                                                ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/steve2.mif                                                ;         ;
; db/altsyncram_smo1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/altsyncram_smo1.tdf                                    ;         ;
; welcome.mif                                               ; yes             ; Auto-Found Memory Initialization File  ; W:/ece241/finalproject/welcome.mif                                               ;         ;
; lpm_divide.tdf                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_4am.tdf                                     ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/lpm_divide_4am.tdf                                     ;         ;
; db/sign_div_unsign_akh.tdf                                ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/sign_div_unsign_akh.tdf                                ;         ;
; db/alt_u_div_qse.tdf                                      ; yes             ; Auto-Generated Megafunction            ; W:/ece241/finalproject/db/alt_u_div_qse.tdf                                      ;         ;
+-----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 689            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1162           ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 210            ;
;     -- 5 input functions                    ; 146            ;
;     -- 4 input functions                    ; 156            ;
;     -- <=3 input functions                  ; 648            ;
;                                             ;                ;
; Dedicated logic registers                   ; 560            ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1440000        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 891            ;
; Total fan-out                               ; 12165          ;
; Average fan-out                             ; 5.47           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Entity Name               ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |finalproject                                           ; 1162 (2)            ; 560 (0)                   ; 1440000           ; 0          ; 70   ; 0            ; |finalproject                                                                                                                          ; finalproject              ; work         ;
;    |PS2_Controller:ps2|                                 ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |finalproject|PS2_Controller:ps2                                                                                                       ; PS2_Controller            ; work         ;
;       |Altera_UP_PS2_Command_Out:PS2_Command_Out|       ; 82 (82)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                             ; Altera_UP_PS2_Command_Out ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|               ; 15 (15)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                     ; Altera_UP_PS2_Data_In     ; work         ;
;    |datapath:pth|                                       ; 656 (612)           ; 272 (268)                 ; 979200            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth                                                                                                             ; datapath                  ; work         ;
;       |GAMEOVER1:GAMEOVER1_1|                           ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1                                                                                       ; GAMEOVER1                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;             |altsyncram_20p1:auto_generated|            ; 3 (0)               ; 2 (2)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated                        ; altsyncram_20p1           ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated|decode_01a:rden_decode ; decode_01a                ; work         ;
;       |block2:block2_1|                                 ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block2:block2_1                                                                                             ; block2                    ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block2:block2_1|altsyncram:altsyncram_component                                                             ; altsyncram                ; work         ;
;             |altsyncram_2ho1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block2:block2_1|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated                              ; altsyncram_2ho1           ; work         ;
;       |block2:block2_2|                                 ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block2:block2_2                                                                                             ; block2                    ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block2:block2_2|altsyncram:altsyncram_component                                                             ; altsyncram                ; work         ;
;             |altsyncram_2ho1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block2:block2_2|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated                              ; altsyncram_2ho1           ; work         ;
;       |block3:block3_1|                                 ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block3:block3_1                                                                                             ; block3                    ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block3:block3_1|altsyncram:altsyncram_component                                                             ; altsyncram                ; work         ;
;             |altsyncram_4ho1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block3:block3_1|altsyncram:altsyncram_component|altsyncram_4ho1:auto_generated                              ; altsyncram_4ho1           ; work         ;
;       |block4_15:block4_1|                              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block4_15:block4_1                                                                                          ; block4_15                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component                                                          ; altsyncram                ; work         ;
;             |altsyncram_omo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated                           ; altsyncram_omo1           ; work         ;
;       |block5_5:block5_1|                               ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block5_5:block5_1                                                                                           ; block5_5                  ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;             |altsyncram_8ko1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated                            ; altsyncram_8ko1           ; work         ;
;       |lpm_divide:Div0|                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|lpm_divide:Div0                                                                                             ; lpm_divide                ; work         ;
;          |lpm_divide_4am:auto_generated|                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                               ; lpm_divide_4am            ; work         ;
;             |sign_div_unsign_akh:divider|               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                   ; sign_div_unsign_akh       ; work         ;
;                |alt_u_div_qse:divider|                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider             ; alt_u_div_qse             ; work         ;
;       |steve:steve_1|                                   ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|steve:steve_1                                                                                               ; steve                     ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|steve:steve_1|altsyncram:altsyncram_component                                                               ; altsyncram                ; work         ;
;             |altsyncram_kdo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|steve:steve_1|altsyncram:altsyncram_component|altsyncram_kdo1:auto_generated                                ; altsyncram_kdo1           ; work         ;
;       |welcome:welcome_1|                               ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|welcome:welcome_1                                                                                           ; welcome                   ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;             |altsyncram_smo1:auto_generated|            ; 3 (0)               ; 2 (2)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated                            ; altsyncram_smo1           ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated|decode_01a:rden_decode     ; decode_01a                ; work         ;
;    |figure_cycle:fc|                                    ; 78 (31)             ; 46 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|figure_cycle:fc                                                                                                          ; figure_cycle              ; work         ;
;       |BitCounter_for_figure:bA1|                       ; 47 (47)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|figure_cycle:fc|BitCounter_for_figure:bA1                                                                                ; BitCounter_for_figure     ; work         ;
;    |game_cycle:gc|                                      ; 49 (37)             ; 32 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|game_cycle:gc                                                                                                            ; game_cycle                ; work         ;
;       |BitCounterblock:block|                           ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|game_cycle:gc|BitCounterblock:block                                                                                      ; BitCounterblock           ; work         ;
;       |BitCounterland:l1|                               ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|game_cycle:gc|BitCounterland:l1                                                                                          ; BitCounterland            ; work         ;
;    |hex:h0|                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hex:h0                                                                                                                   ; hex                       ; work         ;
;    |hex:h1|                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hex:h1                                                                                                                   ; hex                       ; work         ;
;    |keyboardENTER:key12|                                ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|keyboardENTER:key12                                                                                                      ; keyboardENTER             ; work         ;
;    |keyboardR:key13|                                    ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|keyboardR:key13                                                                                                          ; keyboardR                 ; work         ;
;    |keyboardSPACE:key11|                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|keyboardSPACE:key11                                                                                                      ; keyboardSPACE             ; work         ;
;    |landscape_cycle:lc|                                 ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|landscape_cycle:lc                                                                                                       ; landscape_cycle           ; work         ;
;    |stick_cycle:Sc|                                     ; 145 (58)            ; 69 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|stick_cycle:Sc                                                                                                           ; stick_cycle               ; work         ;
;       |BitCounter1:animation_delay|                     ; 47 (47)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|stick_cycle:Sc|BitCounter1:animation_delay                                                                               ; BitCounter1               ; work         ;
;       |BitCounter:buildstick|                           ; 40 (40)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|stick_cycle:Sc|BitCounter:buildstick                                                                                     ; BitCounter                ; work         ;
;    |vga_adapter:VGA|                                    ; 83 (1)              ; 30 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA                                                                                                          ; vga_adapter               ; work         ;
;       |altsyncram:VideoMemory|                          ; 30 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory                                                                                   ; altsyncram                ; work         ;
;          |altsyncram_ulm1:auto_generated|               ; 30 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated                                                    ; altsyncram_ulm1           ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_01a:rden_decode_b                           ; decode_01a                ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_7la:decode2                                 ; decode_7la                ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|mux_5hb:mux3                                       ; mux_5hb                   ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_address_translator:user_input_translator                                                             ; vga_address_translator    ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_controller:controller                                                                                ; vga_controller            ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                   ; vga_address_translator    ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll                                                                                            ; vga_pll                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                    ; altpll                    ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                          ; altpll_80u                ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 24           ; --           ; --           ; 460800 ; ../GAMEOVER1.mif  ;
; datapath:pth|block2:block2_1|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; 400          ; 24           ; --           ; --           ; 9600   ; ../block1.mif     ;
; datapath:pth|block2:block2_2|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; 400          ; 24           ; --           ; --           ; 9600   ; ../block1.mif     ;
; datapath:pth|block3:block3_1|altsyncram:altsyncram_component|altsyncram_4ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; 400          ; 24           ; --           ; --           ; 9600   ; ../block3.mif     ;
; datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 400          ; 24           ; --           ; --           ; 9600   ; ../block4-15 .mif ;
; datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 400          ; 24           ; --           ; --           ; 9600   ; ../block5-5.mif   ;
; datapath:pth|steve:steve_1|altsyncram:altsyncram_component|altsyncram_kdo1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; 400          ; 24           ; --           ; --           ; 9600   ; steve2.mif        ;
; datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 19200        ; 24           ; --           ; --           ; 460800 ; welcome.mif       ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; TEST LAND.mif     ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1 ; GAMEOVER1.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|block2:block2_1       ; block2.v        ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|block2:block2_2       ; block2.v        ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|block3:block3_1       ; block3.v        ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|block4_15:block4_1    ; block4_15.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|block5_5:block5_1     ; block5_5.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|steve:steve_1         ; steve.v         ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |finalproject|datapath:pth|welcome:welcome_1     ; welcome.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|figure_cycle:fc|current_state                                                                                    ;
+--------------------------+---------------------+---------------------+--------------------+-------------------------+--------------------------+
; Name                     ; current_state.start ; current_state.erase ; current_state.draw ; current_state.waitstart ; current_state.formfigure ;
+--------------------------+---------------------+---------------------+--------------------+-------------------------+--------------------------+
; current_state.waitstart  ; 0                   ; 0                   ; 0                  ; 0                       ; 0                        ;
; current_state.draw       ; 0                   ; 0                   ; 1                  ; 1                       ; 0                        ;
; current_state.erase      ; 0                   ; 1                   ; 0                  ; 1                       ; 0                        ;
; current_state.start      ; 1                   ; 0                   ; 0                  ; 1                       ; 0                        ;
; current_state.formfigure ; 0                   ; 0                   ; 0                  ; 1                       ; 1                        ;
+--------------------------+---------------------+---------------------+--------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|landscape_cycle:lc|current_state                                                ;
+-----------------------------+---------------------+-----------------------------+-----------------------------+
; Name                        ; current_state.start ; current_state.formlandscape ; current_state.plotlandscape ;
+-----------------------------+---------------------+-----------------------------+-----------------------------+
; current_state.start         ; 0                   ; 0                           ; 0                           ;
; current_state.plotlandscape ; 1                   ; 0                           ; 1                           ;
; current_state.formlandscape ; 1                   ; 1                           ; 0                           ;
+-----------------------------+---------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|game_cycle:gc|current_state                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------+---------------------+-----------------------+----------------------+-------------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+--------------------------+---------------------+-------------------------+-----------------------------+----------------------------+----------------------------+
; Name                          ; current_state.start ; current_state.welcome ; current_state.figure ; current_state.resetmovefigure ; current_state.movefigure ; current_state.ifrestart ; current_state.gamecontinue ; current_state.gameover ; current_state.compare ; current_state.resetstick ; current_state.stick ; current_state.landscape ; current_state.clearallspace ; current_state.generateland ; current_state.setupwelcome ;
+-------------------------------+---------------------+-----------------------+----------------------+-------------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+--------------------------+---------------------+-------------------------+-----------------------------+----------------------------+----------------------------+
; current_state.setupwelcome    ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 0                          ;
; current_state.generateland    ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 1                          ; 1                          ;
; current_state.clearallspace   ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 1                           ; 0                          ; 1                          ;
; current_state.landscape       ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 1                       ; 0                           ; 0                          ; 1                          ;
; current_state.stick           ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 1                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.resetstick      ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 1                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.compare         ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 1                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.gameover        ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 1                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.gamecontinue    ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 1                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.ifrestart       ; 0                   ; 0                     ; 0                    ; 0                             ; 0                        ; 1                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.movefigure      ; 0                   ; 0                     ; 0                    ; 0                             ; 1                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.resetmovefigure ; 0                   ; 0                     ; 0                    ; 1                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.figure          ; 0                   ; 0                     ; 1                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.welcome         ; 0                   ; 1                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
; current_state.start           ; 1                   ; 0                     ; 0                    ; 0                             ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                        ; 0                   ; 0                       ; 0                           ; 0                          ; 1                          ;
+-------------------------------+---------------------+-----------------------+----------------------+-------------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+--------------------------+---------------------+-------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|stick_cycle:Sc|current_state                                                                                                                                                                                                                                       ;
+---------------------------+-----------------------+------------------------+--------------------+--------------------+---------------------------+----------------------+-------------------------+------------------------+--------------------+--------------------------+---------------------+
; Name                      ; current_state.standby ; current_state.clearall ; current_state.stop ; current_state.flat ; current_state.clearrotate ; current_state.rotate ; current_state.clearplot ; current_state.waitdraw ; current_state.draw ; current_state.waitforkey ; current_state.start ;
+---------------------------+-----------------------+------------------------+--------------------+--------------------+---------------------------+----------------------+-------------------------+------------------------+--------------------+--------------------------+---------------------+
; current_state.start       ; 0                     ; 0                      ; 0                  ; 0                  ; 0                         ; 0                    ; 0                       ; 0                      ; 0                  ; 0                        ; 0                   ;
; current_state.waitforkey  ; 0                     ; 0                      ; 0                  ; 0                  ; 0                         ; 0                    ; 0                       ; 0                      ; 0                  ; 1                        ; 1                   ;
; current_state.draw        ; 0                     ; 0                      ; 0                  ; 0                  ; 0                         ; 0                    ; 0                       ; 0                      ; 1                  ; 0                        ; 1                   ;
; current_state.waitdraw    ; 0                     ; 0                      ; 0                  ; 0                  ; 0                         ; 0                    ; 0                       ; 1                      ; 0                  ; 0                        ; 1                   ;
; current_state.clearplot   ; 0                     ; 0                      ; 0                  ; 0                  ; 0                         ; 0                    ; 1                       ; 0                      ; 0                  ; 0                        ; 1                   ;
; current_state.rotate      ; 0                     ; 0                      ; 0                  ; 0                  ; 0                         ; 1                    ; 0                       ; 0                      ; 0                  ; 0                        ; 1                   ;
; current_state.clearrotate ; 0                     ; 0                      ; 0                  ; 0                  ; 1                         ; 0                    ; 0                       ; 0                      ; 0                  ; 0                        ; 1                   ;
; current_state.flat        ; 0                     ; 0                      ; 0                  ; 1                  ; 0                         ; 0                    ; 0                       ; 0                      ; 0                  ; 0                        ; 1                   ;
; current_state.stop        ; 0                     ; 0                      ; 1                  ; 0                  ; 0                         ; 0                    ; 0                       ; 0                      ; 0                  ; 0                        ; 1                   ;
; current_state.clearall    ; 0                     ; 1                      ; 0                  ; 0                  ; 0                         ; 0                    ; 0                       ; 0                      ; 0                  ; 0                        ; 1                   ;
; current_state.standby     ; 1                     ; 0                      ; 0                  ; 0                  ; 0                         ; 0                    ; 0                       ; 0                      ; 0                  ; 0                        ; 1                   ;
+---------------------------+-----------------------+------------------------+--------------------+--------------------+---------------------------+----------------------+-------------------------+------------------------+--------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|keyboardR:key13|current_state                                                                                                                                    ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+
; Name                     ; current_state.wait4 ; current_state.wait3 ; current_state.wait2 ; current_state.wait1 ; current_state.releasekey ; current_state.keypressed ; current_state.waitkey ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+
; current_state.waitkey    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                        ; 0                     ;
; current_state.keypressed ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 1                        ; 1                     ;
; current_state.releasekey ; 0                   ; 0                   ; 0                   ; 0                   ; 1                        ; 0                        ; 1                     ;
; current_state.wait1      ; 0                   ; 0                   ; 0                   ; 1                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait2      ; 0                   ; 0                   ; 1                   ; 0                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait3      ; 0                   ; 1                   ; 0                   ; 0                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait4      ; 1                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                        ; 1                     ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|keyboardENTER:key12|current_state                                                                                                                                ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+
; Name                     ; current_state.wait4 ; current_state.wait3 ; current_state.wait2 ; current_state.wait1 ; current_state.releasekey ; current_state.keypressed ; current_state.waitkey ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+
; current_state.waitkey    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                        ; 0                     ;
; current_state.keypressed ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 1                        ; 1                     ;
; current_state.releasekey ; 0                   ; 0                   ; 0                   ; 0                   ; 1                        ; 0                        ; 1                     ;
; current_state.wait1      ; 0                   ; 0                   ; 0                   ; 1                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait2      ; 0                   ; 0                   ; 1                   ; 0                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait3      ; 0                   ; 1                   ; 0                   ; 0                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait4      ; 1                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                        ; 1                     ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|keyboardSPACE:key11|current_state                                                                                                                                ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+
; Name                     ; current_state.wait4 ; current_state.wait3 ; current_state.wait2 ; current_state.wait1 ; current_state.releasekey ; current_state.keypressed ; current_state.waitkey ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+
; current_state.waitkey    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                        ; 0                     ;
; current_state.keypressed ; 0                   ; 0                   ; 0                   ; 0                   ; 0                        ; 1                        ; 1                     ;
; current_state.releasekey ; 0                   ; 0                   ; 0                   ; 0                   ; 1                        ; 0                        ; 1                     ;
; current_state.wait1      ; 0                   ; 0                   ; 0                   ; 1                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait2      ; 0                   ; 0                   ; 1                   ; 0                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait3      ; 0                   ; 1                   ; 0                   ; 0                   ; 0                        ; 0                        ; 1                     ;
; current_state.wait4      ; 1                   ; 0                   ; 0                   ; 0                   ; 0                        ; 0                        ; 1                     ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+--------------------------+--------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|PS2_Controller:ps2|s_ps2_transceiver                                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; stick_cycle:Sc|enoughlen[0]                         ; GND                                      ; yes                    ;
; stick_cycle:Sc|enoughlen[1]                         ; GND                                      ; yes                    ;
; game_cycle:gc|next_state.stick_659                  ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|length_required[6]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|length_required[5]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|length_required[4]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|length_required[3]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|length_required[2]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|length_required[1]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|length_required[0]                    ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|next_state.landscape_672              ; game_cycle:gc|Selector27                 ; yes                    ;
; stick_cycle:Sc|counting                             ; GND                                      ; yes                    ;
; game_cycle:gc|next_state.resetstick_646             ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|width_of_next[3]                      ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|width_of_next[4]                      ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|width_of_next[2]                      ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|width_of_next[1]                      ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|width_of_next[0]                      ; game_cycle:gc|current_state.generateland ; yes                    ;
; game_cycle:gc|next_state.compare_633                ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.gamecontinue_607           ; GND                                      ; yes                    ;
; game_cycle:gc|next_state.setupwelcome_711           ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.gameover_620               ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.figure_558                 ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.clearallspace_685          ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.generateland_698           ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.resetmovefigure_571        ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.movefigure_584             ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.ifrestart_597              ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.start_532                  ; game_cycle:gc|Selector27                 ; yes                    ;
; game_cycle:gc|next_state.welcome_545                ; game_cycle:gc|Selector27                 ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; figure_cycle:fc|xloc_figure[7]                                                                                ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|idle_counter[0..7]                                                                         ; Lost fanout                                                                             ;
; datapath:pth|y5[4,5]                                                                                          ; Merged with datapath:pth|y5[0]                                                          ;
; datapath:pth|x5[0..7]                                                                                         ; Merged with datapath:pth|y5[0]                                                          ;
; datapath:pth|y5[2,3,6]                                                                                        ; Merged with datapath:pth|y5[1]                                                          ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; datapath:pth|y5[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:pth|y[4]                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:pth|x[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; stick_cycle:Sc|current_state.standby                                                                          ; Lost fanout                                                                             ;
; figure_cycle:fc|current_state~2                                                                               ; Lost fanout                                                                             ;
; figure_cycle:fc|current_state~3                                                                               ; Lost fanout                                                                             ;
; figure_cycle:fc|current_state~5                                                                               ; Lost fanout                                                                             ;
; figure_cycle:fc|current_state~6                                                                               ; Lost fanout                                                                             ;
; figure_cycle:fc|current_state~7                                                                               ; Lost fanout                                                                             ;
; landscape_cycle:lc|current_state~4                                                                            ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~2                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~3                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~4                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~5                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~6                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~7                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~8                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~9                                                                                 ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~10                                                                                ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~11                                                                                ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~12                                                                                ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~13                                                                                ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~14                                                                                ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~15                                                                                ; Lost fanout                                                                             ;
; game_cycle:gc|current_state~16                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~2                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~3                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~4                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~5                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~6                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~7                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~8                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~9                                                                                ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~10                                                                               ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~11                                                                               ; Lost fanout                                                                             ;
; stick_cycle:Sc|current_state~12                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~2                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~3                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~4                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~5                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~6                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~7                                                                               ; Lost fanout                                                                             ;
; keyboardR:key13|current_state~8                                                                               ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~2                                                                           ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~3                                                                           ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~4                                                                           ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~5                                                                           ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~6                                                                           ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~7                                                                           ; Lost fanout                                                                             ;
; keyboardENTER:key12|current_state~8                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~2                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~3                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~4                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~5                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~6                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~7                                                                           ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state~8                                                                           ; Lost fanout                                                                             ;
; PS2_Controller:ps2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:ps2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                             ;
; keyboardSPACE:key11|current_state.wait1                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; keyboardSPACE:key11|current_state.wait2                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; keyboardSPACE:key11|current_state.wait3                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                             ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 106                                                                       ;                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                        ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; PS2_Controller:ps2|idle_counter[3]                           ; Lost Fanouts              ; PS2_Controller:ps2|idle_counter[4], PS2_Controller:ps2|idle_counter[5],                                       ;
;                                                              ;                           ; PS2_Controller:ps2|idle_counter[6], PS2_Controller:ps2|idle_counter[7]                                        ;
; PS2_Controller:ps2|s_ps2_transceiver~2                       ; Lost Fanouts              ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                              ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                              ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                              ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; keyboardSPACE:key11|current_state.wait1                      ; Stuck at GND              ; keyboardSPACE:key11|current_state.wait2, keyboardSPACE:key11|current_state.wait3                              ;
;                                                              ; due to stuck port data_in ;                                                                                                               ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                              ; due to stuck port data_in ; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; figure_cycle:fc|xloc_figure[7]                               ; Stuck at GND              ; datapath:pth|x[7]                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                               ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 560   ;
; Number of registers using Synchronous Clear  ; 338   ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 374   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |finalproject|figure_cycle:fc|currentx[0]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |finalproject|game_cycle:gc|BitCounterblock:block|q[1]                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalproject|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |finalproject|stick_cycle:Sc|length[4]                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |finalproject|figure_cycle:fc|BitCounter_for_figure:bA1|q[14]                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |finalproject|figure_cycle:fc|BitCounter_for_figure:bA1|q[6]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|game_cycle:gc|BitCounterland:l1|q[6]                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |finalproject|game_cycle:gc|BitCounterland:l1|q[2]                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|datapath:pth|address_block5_1[8]                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|datapath:pth|address_block3_1[0]                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|datapath:pth|address_block4_1[6]                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|datapath:pth|address_block1_2[2]                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |finalproject|stick_cycle:Sc|BitCounter:buildstick|q[11]                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |finalproject|stick_cycle:Sc|BitCounter:buildstick|q[12]                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |finalproject|stick_cycle:Sc|BitCounter1:animation_delay|q[4]                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|stick_cycle:Sc|BitCounter1:animation_delay|q[7]                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |finalproject|datapath:pth|address_welcome_1[11]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|datapath:pth|plot6x[3]                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |finalproject|datapath:pth|plot6y[4]                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|datapath:pth|address_block1_1[1]                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |finalproject|datapath:pth|plot2x[4]                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |finalproject|datapath:pth|plot2y[0]                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |finalproject|datapath:pth|plotx[1]                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |finalproject|datapath:pth|ploty[0]                                                                             ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |finalproject|datapath:pth|address_GAMEOVER1_1[8]                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |finalproject|datapath:pth|plot5y[0]                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |finalproject|datapath:pth|plot3y[4]                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |finalproject|datapath:pth|finallength[5]                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |finalproject|datapath:pth|plot5x[0]                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |finalproject|datapath:pth|plot3x[3]                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |finalproject|datapath:pth|addlength[5]                                                                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |finalproject|datapath:pth|addlength2[2]                                                                        ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |finalproject|datapath:pth|address_steve_1[5]                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|datapath:pth|plot4y[2]                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |finalproject|datapath:pth|plot4x[7]                                                                            ;
; 11:1               ; 6 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; Yes        ; |finalproject|datapath:pth|y[3]                                                                                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |finalproject|datapath:pth|cleary[4]                                                                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |finalproject|datapath:pth|clearx[1]                                                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |finalproject|datapath:pth|x[1]                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |finalproject|datapath:pth|xloc[4]                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |finalproject|datapath:pth|clearx[4]                                                                            ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |finalproject|datapath:pth|yloc[2]                                                                              ;
; 24:1               ; 24 bits   ; 384 LEs       ; 312 LEs              ; 72 LEs                 ; Yes        ; |finalproject|datapath:pth|colorout[15]                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|mux_5hb:mux3|result_node[8] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|stick_cycle:Sc|enoughlen[0]                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |finalproject|datapath:pth|Add2                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |finalproject|datapath:pth|Add3                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |finalproject|stick_cycle:Sc|current_state                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|game_cycle:gc|width_of_next                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |finalproject|datapath:pth|Add3                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |finalproject|datapath:pth|Add3                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|block2:block2_1|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|block2:block2_2|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|block3:block3_1|altsyncram:altsyncram_component|altsyncram_4ho1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|steve:steve_1|altsyncram:altsyncram_component|altsyncram_kdo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+---------------+--------------------+
; Parameter Name          ; Value         ; Type               ;
+-------------------------+---------------+--------------------+
; BITS_PER_COLOUR_CHANNEL ; 8             ; Signed Integer     ;
; MONOCHROME              ; FALSE         ; String             ;
; RESOLUTION              ; 160x120       ; String             ;
; BACKGROUND_IMAGE        ; TEST LAND.mif ; String             ;
+-------------------------+---------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 24                   ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 24                   ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; TEST LAND.mif        ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ulm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:ps2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|block2:block2_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; ../block1.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_2ho1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|block2:block2_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; ../block1.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_2ho1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|block3:block3_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; ../block3.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4ho1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ../block4-15 .mif    ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_omo1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../block5-5.mif      ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_8ko1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 24                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../GAMEOVER1.mif     ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_20p1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|steve:steve_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 24                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; steve2.mif           ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_kdo1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; welcome.mif          ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_smo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:pth|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                  ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 19200                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 24                                                                 ;
;     -- NUMWORDS_B                         ; 19200                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|block2:block2_1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|block2:block2_2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|block3:block3_1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 19200                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|steve:steve_1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 400                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 24                                                                 ;
;     -- NUMWORDS_A                         ; 19200                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "figure_cycle:fc|BitCounter_for_figure:bA1"                                                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "figure_cycle:fc"                                                                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; length_required ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (1 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; debugerrr       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; debugerrr[-1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; hz              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_cycle:gc"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; go_compare ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stick_cycle:Sc|BitCounter:buildstick"                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (25 bits) is smaller than the port expression (26 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stick_cycle:Sc"                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; key2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; key2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|welcome:welcome_1"                                                                                                                                                          ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|steve:steve_1"                                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|GAMEOVER1:GAMEOVER1_1"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|block5_5:block5_1"                                                                                                                                                          ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|block4_15:block4_1"                                                                                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|block3:block3_1"                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|block2:block2_2"                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth|block2:block2_1"                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:pth"             ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; debuger ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:ps2"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex:h1"                                                                                                                                                                             ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 560                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 81                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 258                         ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 42                          ;
;     SLD               ; 47                          ;
;     plain             ; 87                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1168                        ;
;     arith             ; 424                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 353                         ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 4                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 703                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 145                         ;
;         5 data inputs ; 142                         ;
;         6 data inputs ; 210                         ;
;     shared            ; 39                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 70                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 360                         ;
;                       ;                             ;
; Max LUT depth         ; 10.80                       ;
; Average LUT depth     ; 2.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Dec 02 13:16:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/ece241/finalproject/PS2_Controller/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/ece241/finalproject/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/ece241/finalproject/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/ece241/finalproject/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 15 design units, including 15 entities, in source file finalproject.v
    Info (12023): Found entity 1: finalproject File: W:/ece241/finalproject/finalproject.v Line: 3
    Info (12023): Found entity 2: keyboardSPACE File: W:/ece241/finalproject/finalproject.v Line: 317
    Info (12023): Found entity 3: keyboardENTER File: W:/ece241/finalproject/finalproject.v Line: 374
    Info (12023): Found entity 4: keyboardR File: W:/ece241/finalproject/finalproject.v Line: 431
    Info (12023): Found entity 5: datapath File: W:/ece241/finalproject/finalproject.v Line: 492
    Info (12023): Found entity 6: stick_cycle File: W:/ece241/finalproject/finalproject.v Line: 1070
    Info (12023): Found entity 7: game_cycle File: W:/ece241/finalproject/finalproject.v Line: 1225
    Info (12023): Found entity 8: landscape_cycle File: W:/ece241/finalproject/finalproject.v Line: 1395
    Info (12023): Found entity 9: BitCounter File: W:/ece241/finalproject/finalproject.v Line: 1451
    Info (12023): Found entity 10: BitCounter1 File: W:/ece241/finalproject/finalproject.v Line: 1465
    Info (12023): Found entity 11: BitCounterland File: W:/ece241/finalproject/finalproject.v Line: 1479
    Info (12023): Found entity 12: BitCounterblock File: W:/ece241/finalproject/finalproject.v Line: 1493
    Info (12023): Found entity 13: figure_cycle File: W:/ece241/finalproject/finalproject.v Line: 1509
    Info (12023): Found entity 14: BitCounter_for_figure File: W:/ece241/finalproject/finalproject.v Line: 1612
    Info (12023): Found entity 15: hex File: W:/ece241/finalproject/finalproject.v Line: 1628
Info (12021): Found 1 design units, including 1 entities, in source file block1.v
    Info (12023): Found entity 1: block1 File: W:/ece241/finalproject/block1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block2.v
    Info (12023): Found entity 1: block2 File: W:/ece241/finalproject/block2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gameover1.v
    Info (12023): Found entity 1: GAMEOVER1 File: W:/ece241/finalproject/GAMEOVER1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block3.v
    Info (12023): Found entity 1: block3 File: W:/ece241/finalproject/block3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block4_15.v
    Info (12023): Found entity 1: block4_15 File: W:/ece241/finalproject/block4_15.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block5_5.v
    Info (12023): Found entity 1: block5_5 File: W:/ece241/finalproject/block5_5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file steve.v
    Info (12023): Found entity 1: steve File: W:/ece241/finalproject/steve.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file welcome.v
    Info (12023): Found entity 1: welcome File: W:/ece241/finalproject/welcome.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at finalproject.v(301): created implicit net for "HZ" File: W:/ece241/finalproject/finalproject.v Line: 301
Info (12127): Elaborating entity "finalproject" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at finalproject.v(42): object "resetn" assigned a value but never read File: W:/ece241/finalproject/finalproject.v Line: 42
Info (12128): Elaborating entity "hex" for hierarchy "hex:h0" File: W:/ece241/finalproject/finalproject.v Line: 87
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/ece241/finalproject/finalproject.v Line: 107
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "TEST LAND.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ulm1.tdf
    Info (12023): Found entity 1: altsyncram_ulm1 File: W:/ece241/finalproject/db/altsyncram_ulm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ulm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "TEST LAND.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/TEST LAND.mif Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: W:/ece241/finalproject/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_7la:decode2" File: W:/ece241/finalproject/db/altsyncram_ulm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/ece241/finalproject/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_01a:rden_decode_b" File: W:/ece241/finalproject/db/altsyncram_ulm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: W:/ece241/finalproject/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|mux_5hb:mux3" File: W:/ece241/finalproject/db/altsyncram_ulm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ece241/finalproject/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ece241/finalproject/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/ece241/finalproject/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/ece241/finalproject/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/ece241/finalproject/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:ps2" File: W:/ece241/finalproject/finalproject.v Line: 133
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/ece241/finalproject/PS2_Controller/PS2_Controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "keyboardSPACE" for hierarchy "keyboardSPACE:key11" File: W:/ece241/finalproject/finalproject.v Line: 141
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(354): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 354
Info (10264): Verilog HDL Case Statement information at finalproject.v(354): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 354
Info (12128): Elaborating entity "keyboardENTER" for hierarchy "keyboardENTER:key12" File: W:/ece241/finalproject/finalproject.v Line: 142
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(411): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 411
Info (10264): Verilog HDL Case Statement information at finalproject.v(411): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 411
Info (12128): Elaborating entity "keyboardR" for hierarchy "keyboardR:key13" File: W:/ece241/finalproject/finalproject.v Line: 143
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(468): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 468
Info (10264): Verilog HDL Case Statement information at finalproject.v(468): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 468
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:pth" File: W:/ece241/finalproject/finalproject.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at finalproject.v(544): object "color" assigned a value but never read File: W:/ece241/finalproject/finalproject.v Line: 544
Warning (10230): Verilog HDL assignment warning at finalproject.v(572): truncated value with size 8 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 572
Warning (10230): Verilog HDL assignment warning at finalproject.v(720): truncated value with size 32 to match size of target (8) File: W:/ece241/finalproject/finalproject.v Line: 720
Warning (10230): Verilog HDL assignment warning at finalproject.v(725): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 725
Warning (10230): Verilog HDL assignment warning at finalproject.v(813): truncated value with size 32 to match size of target (8) File: W:/ece241/finalproject/finalproject.v Line: 813
Warning (10230): Verilog HDL assignment warning at finalproject.v(819): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 819
Warning (10230): Verilog HDL assignment warning at finalproject.v(833): truncated value with size 32 to match size of target (8) File: W:/ece241/finalproject/finalproject.v Line: 833
Warning (10230): Verilog HDL assignment warning at finalproject.v(839): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 839
Warning (10230): Verilog HDL assignment warning at finalproject.v(915): truncated value with size 32 to match size of target (8) File: W:/ece241/finalproject/finalproject.v Line: 915
Warning (10230): Verilog HDL assignment warning at finalproject.v(920): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 920
Warning (10230): Verilog HDL assignment warning at finalproject.v(942): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 942
Warning (10230): Verilog HDL assignment warning at finalproject.v(947): truncated value with size 32 to match size of target (8) File: W:/ece241/finalproject/finalproject.v Line: 947
Warning (10230): Verilog HDL assignment warning at finalproject.v(952): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 952
Warning (10230): Verilog HDL assignment warning at finalproject.v(975): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 975
Info (12128): Elaborating entity "block2" for hierarchy "datapath:pth|block2:block2_1" File: W:/ece241/finalproject/finalproject.v Line: 997
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|block2:block2_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block2.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|block2:block2_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block2.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|block2:block2_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/block2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../block1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ho1.tdf
    Info (12023): Found entity 1: altsyncram_2ho1 File: W:/ece241/finalproject/db/altsyncram_2ho1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ho1" for hierarchy "datapath:pth|block2:block2_1|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "block1.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/block1.mif Line: 5
Info (12128): Elaborating entity "block3" for hierarchy "datapath:pth|block3:block3_1" File: W:/ece241/finalproject/finalproject.v Line: 1015
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|block3:block3_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block3.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|block3:block3_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block3.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|block3:block3_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/block3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../block3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ho1.tdf
    Info (12023): Found entity 1: altsyncram_4ho1 File: W:/ece241/finalproject/db/altsyncram_4ho1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4ho1" for hierarchy "datapath:pth|block3:block3_1|altsyncram:altsyncram_component|altsyncram_4ho1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "block3.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/block3.mif Line: 5
Info (12128): Elaborating entity "block4_15" for hierarchy "datapath:pth|block4_15:block4_1" File: W:/ece241/finalproject/finalproject.v Line: 1025
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block4_15.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block4_15.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/block4_15.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../block4-15 .mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_omo1.tdf
    Info (12023): Found entity 1: altsyncram_omo1 File: W:/ece241/finalproject/db/altsyncram_omo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_omo1" for hierarchy "datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "block4-15 .mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/block4-15 .mif Line: 5
Info (12128): Elaborating entity "block5_5" for hierarchy "datapath:pth|block5_5:block5_1" File: W:/ece241/finalproject/finalproject.v Line: 1034
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block5_5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/block5_5.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/block5_5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../block5-5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ko1.tdf
    Info (12023): Found entity 1: altsyncram_8ko1 File: W:/ece241/finalproject/db/altsyncram_8ko1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8ko1" for hierarchy "datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "block5-5.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/block5-5.mif Line: 5
Info (12128): Elaborating entity "GAMEOVER1" for hierarchy "datapath:pth|GAMEOVER1:GAMEOVER1_1" File: W:/ece241/finalproject/finalproject.v Line: 1044
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/GAMEOVER1.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/GAMEOVER1.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/GAMEOVER1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../GAMEOVER1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20p1.tdf
    Info (12023): Found entity 1: altsyncram_20p1 File: W:/ece241/finalproject/db/altsyncram_20p1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_20p1" for hierarchy "datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "GAMEOVER1.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/GAMEOVER1.mif Line: 5
Info (12128): Elaborating entity "steve" for hierarchy "datapath:pth|steve:steve_1" File: W:/ece241/finalproject/finalproject.v Line: 1053
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|steve:steve_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/steve.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|steve:steve_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/steve.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|steve:steve_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/steve.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "steve2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdo1.tdf
    Info (12023): Found entity 1: altsyncram_kdo1 File: W:/ece241/finalproject/db/altsyncram_kdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdo1" for hierarchy "datapath:pth|steve:steve_1|altsyncram:altsyncram_component|altsyncram_kdo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "steve2.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/steve2.mif Line: 5
Info (12128): Elaborating entity "welcome" for hierarchy "datapath:pth|welcome:welcome_1" File: W:/ece241/finalproject/finalproject.v Line: 1062
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/welcome.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component" File: W:/ece241/finalproject/welcome.v Line: 85
Info (12133): Instantiated megafunction "datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component" with the following parameter: File: W:/ece241/finalproject/welcome.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "welcome.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smo1.tdf
    Info (12023): Found entity 1: altsyncram_smo1 File: W:/ece241/finalproject/db/altsyncram_smo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_smo1" for hierarchy "datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113018): Width of data items in "welcome.mif" is greater than the memory width. Truncating data items to fit in memory. File: W:/ece241/finalproject/welcome.mif Line: 5
Info (12128): Elaborating entity "stick_cycle" for hierarchy "stick_cycle:Sc" File: W:/ece241/finalproject/finalproject.v Line: 229
Warning (10230): Verilog HDL assignment warning at finalproject.v(1110): truncated value with size 32 to match size of target (1) File: W:/ece241/finalproject/finalproject.v Line: 1110
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(1114): inferring latch(es) for variable "counting", which holds its previous value in one or more paths through the always construct File: W:/ece241/finalproject/finalproject.v Line: 1114
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(1122): inferring latch(es) for variable "enoughlen", which holds its previous value in one or more paths through the always construct File: W:/ece241/finalproject/finalproject.v Line: 1122
Warning (10230): Verilog HDL assignment warning at finalproject.v(1137): truncated value with size 32 to match size of target (1) File: W:/ece241/finalproject/finalproject.v Line: 1137
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(1169): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 1169
Info (10264): Verilog HDL Case Statement information at finalproject.v(1169): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 1169
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(1168): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(1196): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 1196
Info (10264): Verilog HDL Case Statement information at finalproject.v(1196): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 1196
Info (10041): Inferred latch for "next_state.clearall" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.stop" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.flat" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.clearrotate" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.rotate" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.clearplot" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.waitdraw" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.draw" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.waitforkey" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "next_state.start" at finalproject.v(1168) File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (10041): Inferred latch for "enoughlen[0]" at finalproject.v(1122) File: W:/ece241/finalproject/finalproject.v Line: 1122
Info (10041): Inferred latch for "enoughlen[1]" at finalproject.v(1122) File: W:/ece241/finalproject/finalproject.v Line: 1122
Info (10041): Inferred latch for "counting" at finalproject.v(1114) File: W:/ece241/finalproject/finalproject.v Line: 1114
Info (12128): Elaborating entity "BitCounter" for hierarchy "stick_cycle:Sc|BitCounter:buildstick" File: W:/ece241/finalproject/finalproject.v Line: 1109
Warning (10230): Verilog HDL assignment warning at finalproject.v(1461): truncated value with size 32 to match size of target (25) File: W:/ece241/finalproject/finalproject.v Line: 1461
Info (12128): Elaborating entity "BitCounter1" for hierarchy "stick_cycle:Sc|BitCounter1:animation_delay" File: W:/ece241/finalproject/finalproject.v Line: 1135
Warning (10230): Verilog HDL assignment warning at finalproject.v(1475): truncated value with size 32 to match size of target (27) File: W:/ece241/finalproject/finalproject.v Line: 1475
Info (12128): Elaborating entity "game_cycle" for hierarchy "game_cycle:gc" File: W:/ece241/finalproject/finalproject.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(1276): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(1315): inferring latch(es) for variable "length_required", which holds its previous value in one or more paths through the always construct File: W:/ece241/finalproject/finalproject.v Line: 1315
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(1315): inferring latch(es) for variable "width_of_next", which holds its previous value in one or more paths through the always construct File: W:/ece241/finalproject/finalproject.v Line: 1315
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(1364): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 1364
Info (10264): Verilog HDL Case Statement information at finalproject.v(1364): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 1364
Info (10041): Inferred latch for "width_of_next[0]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "width_of_next[1]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "width_of_next[2]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "width_of_next[3]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "width_of_next[4]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "width_of_next[5]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "width_of_next[6]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[0]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[1]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[2]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[3]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[4]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[5]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "length_required[6]" at finalproject.v(1315) File: W:/ece241/finalproject/finalproject.v Line: 1315
Info (10041): Inferred latch for "next_state.start" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.welcome" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.figure" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.resetmovefigure" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.movefigure" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.ifrestart" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.gamecontinue" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.gameover" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.compare" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.resetstick" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.stick" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.landscape" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.clearallspace" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.generateland" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (10041): Inferred latch for "next_state.setupwelcome" at finalproject.v(1276) File: W:/ece241/finalproject/finalproject.v Line: 1276
Info (12128): Elaborating entity "BitCounterland" for hierarchy "game_cycle:gc|BitCounterland:l1" File: W:/ece241/finalproject/finalproject.v Line: 1310
Warning (10230): Verilog HDL assignment warning at finalproject.v(1489): truncated value with size 32 to match size of target (7) File: W:/ece241/finalproject/finalproject.v Line: 1489
Info (12128): Elaborating entity "BitCounterblock" for hierarchy "game_cycle:gc|BitCounterblock:block" File: W:/ece241/finalproject/finalproject.v Line: 1312
Warning (10230): Verilog HDL assignment warning at finalproject.v(1503): truncated value with size 32 to match size of target (3) File: W:/ece241/finalproject/finalproject.v Line: 1503
Info (12128): Elaborating entity "landscape_cycle" for hierarchy "landscape_cycle:lc" File: W:/ece241/finalproject/finalproject.v Line: 284
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(1428): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 1428
Info (10264): Verilog HDL Case Statement information at finalproject.v(1428): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 1428
Info (12128): Elaborating entity "figure_cycle" for hierarchy "figure_cycle:fc" File: W:/ece241/finalproject/finalproject.v Line: 302
Warning (10036): Verilog HDL or VHDL warning at finalproject.v(1534): object "endpoint" assigned a value but never read File: W:/ece241/finalproject/finalproject.v Line: 1534
Warning (10230): Verilog HDL assignment warning at finalproject.v(1530): truncated value with size 32 to match size of target (1) File: W:/ece241/finalproject/finalproject.v Line: 1530
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(1590): incomplete case statement has no default case item File: W:/ece241/finalproject/finalproject.v Line: 1590
Info (10264): Verilog HDL Case Statement information at finalproject.v(1590): all case item expressions in this case statement are onehot File: W:/ece241/finalproject/finalproject.v Line: 1590
Info (12128): Elaborating entity "BitCounter_for_figure" for hierarchy "figure_cycle:fc|BitCounter_for_figure:bA1" File: W:/ece241/finalproject/finalproject.v Line: 1529
Warning (10230): Verilog HDL assignment warning at finalproject.v(1623): truncated value with size 32 to match size of target (27) File: W:/ece241/finalproject/finalproject.v Line: 1623
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.start_306" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.waitforkey_298" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.draw_290" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.waitdraw_282" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.clearplot_274" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.rotate_266" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.clearrotate_258" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.flat_250" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.stop_242" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Warning (14026): LATCH primitive "stick_cycle:Sc|next_state.clearall_234" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1168
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:pth|Div0" File: W:/ece241/finalproject/finalproject.v Line: 935
Info (12130): Elaborated megafunction instantiation "datapath:pth|lpm_divide:Div0" File: W:/ece241/finalproject/finalproject.v Line: 935
Info (12133): Instantiated megafunction "datapath:pth|lpm_divide:Div0" with the following parameter: File: W:/ece241/finalproject/finalproject.v Line: 935
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: W:/ece241/finalproject/db/lpm_divide_4am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: W:/ece241/finalproject/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: W:/ece241/finalproject/db/alt_u_div_qse.tdf Line: 22
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "game_cycle:gc|width_of_next[1]" merged with LATCH primitive "game_cycle:gc|width_of_next[3]" File: W:/ece241/finalproject/finalproject.v Line: 1315
Warning (13012): Latch game_cycle:gc|next_state.compare_633 has unsafe behavior File: W:/ece241/finalproject/finalproject.v Line: 1276
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_cycle:gc|current_state.compare File: W:/ece241/finalproject/finalproject.v Line: 1258
Warning (13012): Latch game_cycle:gc|next_state.gameover_620 has unsafe behavior File: W:/ece241/finalproject/finalproject.v Line: 1276
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_cycle:gc|current_state.compare File: W:/ece241/finalproject/finalproject.v Line: 1258
Warning (14026): LATCH primitive "game_cycle:gc|next_state.stick_659" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.landscape_672" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.resetstick_646" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.compare_633" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.setupwelcome_711" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.gameover_620" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.figure_558" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.clearallspace_685" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.generateland_698" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.resetmovefigure_571" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.movefigure_584" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.ifrestart_597" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.start_532" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (14026): LATCH primitive "game_cycle:gc|next_state.welcome_545" is permanently enabled File: W:/ece241/finalproject/finalproject.v Line: 1276
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/ece241/finalproject/finalproject.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 73 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file W:/ece241/finalproject/output_files/finalproject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/ece241/finalproject/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: W:/ece241/finalproject/finalproject.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: W:/ece241/finalproject/finalproject.v Line: 26
    Warning (15610): No output dependent on input pin "SW[0]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[1]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[6]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[7]" File: W:/ece241/finalproject/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[9]" File: W:/ece241/finalproject/finalproject.v Line: 27
Info (21057): Implemented 1628 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1197 logic cells
    Info (21064): Implemented 360 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 768 megabytes
    Info: Processing ended: Mon Dec 02 13:18:15 2019
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/ece241/finalproject/output_files/finalproject.map.smsg.


