{"result": {"query": ":facetid:toc:\"db/conf/socc/socc2020.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "190.92"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "53", "@dc": "53", "@oc": "53", "@id": "40490586", "text": ":facetid:toc:db/conf/socc/socc2020.bht"}}, "hits": {"@total": "53", "@computed": "53", "@sent": "53", "@first": "0", "hit": [{"@score": "1", "@id": "1464173", "info": {"authors": {"author": [{"@pid": "301/4973", "text": "Yongjoon Ahn"}, {"@pid": "51/5770", "text": "Suhwan Kim"}, {"@pid": "85/9927", "text": "Hyunjoong Lee"}]}, "title": "A Sub-1 ppm/\u00b0C CMOS Bandgap Voltage Reference With Process Tolerant Piecewise Second-Order Curvature Compensation.", "venue": "SoCC", "pages": "231-235", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/AhnKL20", "doi": "10.1109/SOCC49529.2020.9524787", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524787", "url": "https://dblp.org/rec/conf/socc/AhnKL20"}, "url": "URL#1464173"}, {"@score": "1", "@id": "1464174", "info": {"authors": {"author": [{"@pid": "94/7837", "text": "Shivam Bhasin"}, {"@pid": "37/10441", "text": "Trevor E. Carlson"}, {"@pid": "99/4535", "text": "Anupam Chattopadhyay"}, {"@pid": "39/3973", "text": "Vinay B. Y. Kumar"}, {"@pid": "01/1397", "text": "Avi Mendelson"}, {"@pid": "146/7920", "text": "Romain Poussier"}, {"@pid": "227/2482", "text": "Yaswanth Tavva"}]}, "title": "Secure Your SoC: Building System-an-Chip Designs for Security.", "venue": "SoCC", "pages": "248-253", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/BhasinCCKMPT20", "doi": "10.1109/SOCC49529.2020.9524760", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524760", "url": "https://dblp.org/rec/conf/socc/BhasinCCKMPT20"}, "url": "URL#1464174"}, {"@score": "1", "@id": "1464175", "info": {"authors": {"author": [{"@pid": "301/5148", "text": "Aasish Boora"}, {"@pid": "88/10509", "text": "Bharatha Kumar Thangarasu"}, {"@pid": "51/6043", "text": "Kiat Seng Yeo"}]}, "title": "An Ultra-Low Power 900 MHz Intermediate Frequency Low Noise Amplifier For Low-Power RF Receivers.", "venue": "SoCC", "pages": "163-167", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/BooraTY20", "doi": "10.1109/SOCC49529.2020.9524753", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524753", "url": "https://dblp.org/rec/conf/socc/BooraTY20"}, "url": "URL#1464175"}, {"@score": "1", "@id": "1464176", "info": {"authors": {"author": [{"@pid": "279/7900", "text": "Chuangtao Chen 0001"}, {"@pid": "262/3431", "text": "Qingrong Huang"}, {"@pid": "66/190-62", "text": "Chao Li 0062"}, {"@pid": "89/5992-21", "text": "Li Zhang 0021"}, {"@pid": "05/853", "text": "Cheng Zhuo"}, {"@pid": "179/2993", "text": "Xunzhao Yin"}]}, "title": "Analog Content Addressable Memory using Ferroelectric: A Case Study of Search-in-Memory.", "venue": "SoCC", "pages": "108-112", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ChenHLZZY20", "doi": "10.1109/SOCC49529.2020.9524766", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524766", "url": "https://dblp.org/rec/conf/socc/ChenHLZZY20"}, "url": "URL#1464176"}, {"@score": "1", "@id": "1464177", "info": {"authors": {"author": [{"@pid": "163/1786", "text": "Philip Colangelo"}, {"@pid": "141/9239", "text": "Oren Segal"}, {"@pid": "237/9840", "text": "Alexander Speicher"}, {"@pid": "m/MartinMargala", "text": "Martin Margala"}]}, "title": "AutoML for Multilayer Perceptron and FPGA Co-design.", "venue": "SoCC", "pages": "265-266", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ColangeloSSM20", "doi": "10.1109/SOCC49529.2020.9524785", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524785", "url": "https://dblp.org/rec/conf/socc/ColangeloSSM20"}, "url": "URL#1464177"}, {"@score": "1", "@id": "1464178", "info": {"authors": {"author": [{"@pid": "83/2822", "text": "Chen Ding"}, {"@pid": "167/8478", "text": "Yuxiang Huan"}, {"@pid": "15/7206", "text": "Lirong Zheng 0001"}, {"@pid": "39/3602", "text": "Zhuo Zou"}]}, "title": "Dynamic Precision Multiplier For Deep Neural Network Accelerators.", "venue": "SoCC", "pages": "180-184", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/DingHZZ20", "doi": "10.1109/SOCC49529.2020.9524752", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524752", "url": "https://dblp.org/rec/conf/socc/DingHZZ20"}, "url": "URL#1464178"}, {"@score": "1", "@id": "1464179", "info": {"authors": {"author": [{"@pid": "93/10799", "text": "Shaoxia Fang"}, {"@pid": "211/7708", "text": "Shulin Zeng"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}]}, "title": "Optimizing CNN Accelerator With Improved Roofline Model.", "venue": "SoCC", "pages": "90-95", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/FangZW20", "doi": "10.1109/SOCC49529.2020.9524754", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524754", "url": "https://dblp.org/rec/conf/socc/FangZW20"}, "url": "URL#1464179"}, {"@score": "1", "@id": "1464180", "info": {"authors": {"author": [{"@pid": "176/0885", "text": "Jingyan Fu"}, {"@pid": "202/3019", "text": "Zhiheng Liao"}, {"@pid": "19/3636", "text": "Jinhui Wang"}]}, "title": "Cycle-to-cycle Variation Enabled Energy Efficient Privacy Preserving Technology in ANN.", "venue": "SoCC", "pages": "66-71", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/FuLW20", "doi": "10.1109/SOCC49529.2020.9524794", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524794", "url": "https://dblp.org/rec/conf/socc/FuLW20"}, "url": "URL#1464180"}, {"@score": "1", "@id": "1464181", "info": {"authors": {"author": [{"@pid": "248/7882", "text": "Jia-Bao Gao"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "161/2445", "text": "Md Tanvir Arafin"}, {"@pid": "50/2813", "text": "Jin-Mei Lai"}]}, "title": "FABLE-DTS: Hardware-Software Co-Design of a Fast and Stable Data Transmission System for FPGAs.", "venue": "SoCC", "pages": "207-212", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/GaoWAL20", "doi": "10.1109/SOCC49529.2020.9524764", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524764", "url": "https://dblp.org/rec/conf/socc/GaoWAL20"}, "url": "URL#1464181"}, {"@score": "1", "@id": "1464182", "info": {"authors": {"author": [{"@pid": "301/4975", "text": "Rohini J. Gillela"}, {"@pid": "29/737", "text": "Amlan Ganguly"}, {"@pid": "47/6415", "text": "Dorin Patru"}, {"@pid": "93/747", "text": "Mark Indovina"}]}, "title": "The IANET Hardware Accelerator for Audio and Visual Data Classification.", "venue": "SoCC", "pages": "48-53", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/GillelaGPI20", "doi": "10.1109/SOCC49529.2020.9524782", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524782", "url": "https://dblp.org/rec/conf/socc/GillelaGPI20"}, "url": "URL#1464182"}, {"@score": "1", "@id": "1464183", "info": {"authors": {"author": [{"@pid": "301/5102", "text": "Vishant Gotra"}, {"@pid": "301/4814", "text": "Srinivasa Kodanda Rama Reddy"}]}, "title": "Simultaneous Multi Voltage Aware Timing Analysis Methodology for SOC using Machine Learning.", "venue": "SoCC", "pages": "254-257", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/GotraR20", "doi": "10.1109/SOCC49529.2020.9524780", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524780", "url": "https://dblp.org/rec/conf/socc/GotraR20"}, "url": "URL#1464183"}, {"@score": "1", "@id": "1464184", "info": {"authors": {"author": [{"@pid": "301/5102", "text": "Vishant Gotra"}, {"@pid": "301/4814", "text": "Srinivasa Kodanda Rama Reddy"}, {"@pid": "301/5181", "text": "Tanniru Srinivasa Rao"}, {"@pid": "301/5217", "text": "Pavithra P"}]}, "title": "Optimized Power Grid Planning for Enabling Low Power Features for Leakage Power Reduction in SOC.", "venue": "SoCC", "pages": "258-261", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/GotraRRP20", "doi": "10.1109/SOCC49529.2020.9524781", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524781", "url": "https://dblp.org/rec/conf/socc/GotraRRP20"}, "url": "URL#1464184"}, {"@score": "1", "@id": "1464185", "info": {"authors": {"author": [{"@pid": "301/4827", "text": "Shouliang Guo"}, {"@pid": "74/2770", "text": "Chao Fang"}, {"@pid": "55/1226-1", "text": "Jun Lin 0001"}, {"@pid": "67/5020-1", "text": "Zhongfeng Wang 0001"}]}, "title": "A Configurable FPGA Accelerator of Bi-LSTM Inference with Structured Sparsity.", "venue": "SoCC", "pages": "174-179", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/GuoFLW20", "doi": "10.1109/SOCC49529.2020.9524784", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524784", "url": "https://dblp.org/rec/conf/socc/GuoFLW20"}, "url": "URL#1464185"}, {"@score": "1", "@id": "1464186", "info": {"authors": {"author": [{"@pid": "32/3694", "text": "Basel Halak"}, {"@pid": "301/5063", "text": "Jorge Duarte-Sanchez"}]}, "title": "Cube Attack on a Trojan-Compromised Hardware Implementation of Ascon.", "venue": "SoCC", "pages": "43-47", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/HalakD20", "doi": "10.1109/SOCC49529.2020.9524771", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524771", "url": "https://dblp.org/rec/conf/socc/HalakD20"}, "url": "URL#1464186"}, {"@score": "1", "@id": "1464187", "info": {"authors": {"author": [{"@pid": "218/2784", "text": "Augusto W. Hoppe"}, {"@pid": "b/JurgenBecker", "text": "J\u00fcrgen Becker 0001"}, {"@pid": "l/FGdLimaKastensmidt", "text": "Fernanda Lima Kastensmidt"}]}, "title": "Fine Grained Control Flow Checking with Dedicated FPGA Monitors.", "venue": "SoCC", "pages": "219-224", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/HoppeBK20", "doi": "10.1109/SOCC49529.2020.9524751", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524751", "url": "https://dblp.org/rec/conf/socc/HoppeBK20"}, "url": "URL#1464187"}, {"@score": "1", "@id": "1464188", "info": {"authors": {"author": [{"@pid": "12/713", "text": "Po-Tsang Huang"}, {"@pid": "301/5137", "text": "Tzung-Han Tsai"}, {"@pid": "119/3998", "text": "Po-Jen Yang"}, {"@pid": "15/1998", "text": "Wei Hwang"}, {"@pid": "70/3994", "text": "Hung-Ming Chen"}]}, "title": "Hierarchical Active Voltage Regulation for Heterogeneous TSV 3D-ICs.", "venue": "SoCC", "pages": "242-247", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/HuangTYHC20", "doi": "10.1109/SOCC49529.2020.9524797", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524797", "url": "https://dblp.org/rec/conf/socc/HuangTYHC20"}, "url": "URL#1464188"}, {"@score": "1", "@id": "1464189", "info": {"authors": {"author": [{"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "202/9498", "text": "Saransh Gupta"}, {"@pid": "142/9828", "text": "Yeseong Kim"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "Deep Learning Acceleration using Digital-Based Processing In-Memory.", "venue": "SoCC", "pages": "123-128", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ImaniGKR20", "doi": "10.1109/SOCC49529.2020.9524776", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524776", "url": "https://dblp.org/rec/conf/socc/ImaniGKR20"}, "url": "URL#1464189"}, {"@score": "1", "@id": "1464190", "info": {"authors": {"author": [{"@pid": "261/7898", "text": "M. D. Arafat Kabir"}, {"@pid": "65/10978", "text": "Yarui Peng"}]}, "title": "Holistic 2.5D Chiplet Design Flow: A 65nm Shared-Block Microcontroller Case Study.", "venue": "SoCC", "pages": "277-282", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/KabirP20", "doi": "10.1109/SOCC49529.2020.9524798", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524798", "url": "https://dblp.org/rec/conf/socc/KabirP20"}, "url": "URL#1464190"}, {"@score": "1", "@id": "1464191", "info": {"authors": {"author": [{"@pid": "161/3335", "text": "Sai Praveen Kadiyala"}, {"@pid": "29/4549", "text": "Mohit Garg"}, {"@pid": "192/5163", "text": "Manaar Alam"}, {"@pid": "83/400", "text": "Hau T. Ngo"}, {"@pid": "85/3079", "text": "Debdeep Mukhopadhyay"}, {"@pid": "23/1694", "text": "Thambipillai Srikanthan"}]}, "title": "HARDY: Hardware based Analysis for malwaRe Detection in embedded sYstems.", "venue": "SoCC", "pages": "1-6", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/KadiyalaGANMS20", "doi": "10.1109/SOCC49529.2020.9524727", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524727", "url": "https://dblp.org/rec/conf/socc/KadiyalaGANMS20"}, "url": "URL#1464191"}, {"@score": "1", "@id": "1464192", "info": {"authors": {"author": [{"@pid": "275/4258", "text": "Tung-Liang Lin"}, {"@pid": "74/4774", "text": "Sao-Jie Chen"}]}, "title": "DVFS Considering Spatial Correlation Timing and Process-Voltage-Temperature Variations.", "venue": "SoCC", "pages": "141-146", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/LinC20", "doi": "10.1109/SOCC49529.2020.9524768", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524768", "url": "https://dblp.org/rec/conf/socc/LinC20"}, "url": "URL#1464192"}, {"@score": "1", "@id": "1464193", "info": {"authors": {"author": [{"@pid": "75/1859", "text": "Chia-Chun Lin"}, {"@pid": "284/8478", "text": "Kit Seng Tam"}, {"@pid": "301/4795", "text": "Chana-Cheng Ko"}, {"@pid": "284/7912", "text": "Hsin-Ping Yen"}, {"@pid": "301/5155", "text": "Shenz-Hsiu Wei"}, {"@pid": "83/2711", "text": "Yung-Chih Chen"}, {"@pid": "24/3981", "text": "Chun-Yao Wang"}]}, "title": "A Dynamic Expansion Order Algorithm for the SAT-based Minimization.", "venue": "SoCC", "pages": "271-276", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/LinTKYWCW20", "doi": "10.1109/SOCC49529.2020.9524758", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524758", "url": "https://dblp.org/rec/conf/socc/LinTKYWCW20"}, "url": "URL#1464193"}, {"@score": "1", "@id": "1464194", "info": {"authors": {"author": [{"@pid": "162/1952", "text": "Siyuan Lu"}, {"@pid": "225/1521", "text": "Meiqi Wang"}, {"@pid": "20/1080", "text": "Shuang Liang"}, {"@pid": "55/1226-1", "text": "Jun Lin 0001"}, {"@pid": "67/5020-1", "text": "Zhongfeng Wang 0001"}]}, "title": "Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer.", "venue": "SoCC", "pages": "84-89", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/LuWLLW20", "doi": "10.1109/SOCC49529.2020.9524802", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524802", "url": "https://dblp.org/rec/conf/socc/LuWLLW20"}, "url": "URL#1464194"}, {"@score": "1", "@id": "1464195", "info": {"authors": {"author": [{"@pid": "274/0527", "text": "Arnab Neelim Mazumder"}, {"@pid": "270/3972", "text": "Hasib-Al Rashid"}, {"@pid": "33/2194", "text": "Tinoosh Mohsenin"}]}, "title": "An Energy-Efficient Low Power LSTM Processor for Human Activity Monitoring.", "venue": "SoCC", "pages": "54-59", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/MazumderHM20", "doi": "10.1109/SOCC49529.2020.9524796", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524796", "url": "https://dblp.org/rec/conf/socc/MazumderHM20"}, "url": "URL#1464195"}, {"@score": "1", "@id": "1464196", "info": {"authors": {"author": [{"@pid": "277/6715", "text": "Yuchen Mei"}, {"@pid": "33/2225", "text": "Li Du"}, {"@pid": "67/4462", "text": "Xuewen He"}, {"@pid": "26/8831", "text": "Yuan Du"}, {"@pid": "90/7625", "text": "Xiaoliang Chen"}, {"@pid": "67/5020-1", "text": "Zhongfeng Wang 0001"}]}, "title": "A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security.", "venue": "SoCC", "pages": "7-12", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/MeiDHDCW20", "doi": "10.1109/SOCC49529.2020.9524762", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524762", "url": "https://dblp.org/rec/conf/socc/MeiDHDCW20"}, "url": "URL#1464196"}, {"@score": "1", "@id": "1464197", "info": {"authors": {"author": [{"@pid": "244/7683", "text": "Ivan Miketic"}, {"@pid": "48/1796", "text": "Emre Salman"}]}, "title": "Energy-Efficient Adiabatic Circuits Using Transistor-Level Monolithic 3D Integration.", "venue": "SoCC", "pages": "191-194", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/MiketicS20", "doi": "10.1109/SOCC49529.2020.9524748", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524748", "url": "https://dblp.org/rec/conf/socc/MiketicS20"}, "url": "URL#1464197"}, {"@score": "1", "@id": "1464198", "info": {"authors": {"author": [{"@pid": "301/4874", "text": "Kris Min"}, {"@pid": "301/5031", "text": "Brenda Ly"}, {"@pid": "301/4867", "text": "Joshua Garner"}, {"@pid": "22/3048", "text": "Shahnam Mirzaei"}]}, "title": "A Novel Method for Hardware Acceleration of Convex Hull Algorithm on Reconfigurable Hardware.", "venue": "SoCC", "pages": "78-83", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/MinLGM20", "doi": "10.1109/SOCC49529.2020.9524805", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524805", "url": "https://dblp.org/rec/conf/socc/MinLGM20"}, "url": "URL#1464198"}, {"@score": "1", "@id": "1464199", "info": {"authors": {"author": [{"@pid": "219/2553", "text": "Sai Govinda Rao Nimmalapudi"}, {"@pid": "41/5049", "text": "Andrew Marshall"}, {"@pid": "219/2724", "text": "Harvey Stiegler"}, {"@pid": "219/2602", "text": "Keith Jarreau"}]}, "title": "Self-Correcting Op-Amp Input Offset Using Analog Floating Gates.", "venue": "SoCC", "pages": "60-65", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/NimmalapudiMSJ20", "doi": "10.1109/SOCC49529.2020.9524775", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524775", "url": "https://dblp.org/rec/conf/socc/NimmalapudiMSJ20"}, "url": "URL#1464199"}, {"@score": "1", "@id": "1464200", "info": {"authors": {"author": [{"@pid": "219/2553", "text": "Sai Nimmalapudi"}, {"@pid": "219/2724", "text": "Harvey Stiegler"}, {"@pid": "41/5049", "text": "Andrew Marshall"}, {"@pid": "219/2602", "text": "Keith Jarreau"}]}, "title": "Programmable Voltage Reference Circuit Using an Analog Floating Gate Device.", "venue": "SoCC", "pages": "267-270", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/NimmalapudiSMJ20", "doi": "10.1109/SOCC49529.2020.9524788", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524788", "url": "https://dblp.org/rec/conf/socc/NimmalapudiSMJ20"}, "url": "URL#1464200"}, {"@score": "1", "@id": "1464201", "info": {"authors": {"author": [{"@pid": "119/4297", "text": "Vikas Rana"}, {"@pid": "291/4586", "text": "Shivam Kalla"}]}, "title": "Switched Capacitor Based Area Efficient Voltage Quadruple for High Pumping Efficiency.", "venue": "SoCC", "pages": "129-134", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/RanaK20", "doi": "10.1109/SOCC49529.2020.9524804", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524804", "url": "https://dblp.org/rec/conf/socc/RanaK20"}, "url": "URL#1464201"}, {"@score": "1", "@id": "1464202", "info": {"authors": {"author": [{"@pid": "235/0220", "text": "Erxiang Ren"}, {"@pid": "58/638", "text": "Li Luo"}, {"@pid": "177/9028", "text": "Zheyu Liu"}, {"@pid": "34/4515", "text": "Fei Qiao"}, {"@pid": "43/2782-1", "text": "Qi Wei 0001"}]}, "title": "C2IM: A Compact Computing-In-Memory Unit of 10 Transistors with Standard 6T SRAM.", "venue": "SoCC", "pages": "113-116", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/RenLLQW20", "doi": "10.1109/SOCC49529.2020.9524791", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524791", "url": "https://dblp.org/rec/conf/socc/RenLLQW20"}, "url": "URL#1464202"}, {"@score": "1", "@id": "1464203", "info": {"authors": {"author": [{"@pid": "229/0145", "text": "Haoran Ren"}, {"@pid": "274/0527", "text": "Arnab Neelim Mazumder"}, {"@pid": "270/3972", "text": "Hasib-Al Rashid"}, {"@pid": "301/4835", "text": "Vandana Chandrareddy"}, {"@pid": "274/0535", "text": "Aidin Shiri"}, {"@pid": "270/3832", "text": "Nitheesh Kumar Manjunath"}, {"@pid": "33/2194", "text": "Tinoosh Mohsenin"}]}, "title": "End-to-end Scalable and Low Power Multi-modal CNN for Respiratory-related Symptoms Detection.", "venue": "SoCC", "pages": "102-107", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/RenMHCSMM20", "doi": "10.1109/SOCC49529.2020.9524755", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524755", "url": "https://dblp.org/rec/conf/socc/RenMHCSMM20"}, "url": "URL#1464203"}, {"@score": "1", "@id": "1464204", "info": {"authors": {"author": {"@pid": "179/7921", "text": "Md Farhadur Reza"}}, "title": "Deep Reinforcement Learning for Self-Configurable NoC.", "venue": "SoCC", "pages": "185-190", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/Reza20", "doi": "10.1109/SOCC49529.2020.9524761", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524761", "url": "https://dblp.org/rec/conf/socc/Reza20"}, "url": "URL#1464204"}, {"@score": "1", "@id": "1464205", "info": {"authors": {"author": [{"@pid": "156/3521", "text": "Fahad Siddiqui 0001"}, {"@pid": "07/5312", "text": "Sakir Sezer"}]}, "title": "Evolution of Embedded Platform Security Technologies: Past, Present &amp; Future Challenges.", "venue": "SoCC", "pages": "13-18", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/SiddiquiS20", "doi": "10.1109/SOCC49529.2020.9524778", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524778", "url": "https://dblp.org/rec/conf/socc/SiddiquiS20"}, "url": "URL#1464205"}, {"@score": "1", "@id": "1464206", "info": {"authors": {"author": [{"@pid": "259/8606", "text": "Mong Tee Sim"}, {"@pid": "32/3609", "text": "Yanyan Zhuang"}]}, "title": "A SpaceWire PHY with Double Data Rate and Fallback Redundancy.", "venue": "SoCC", "pages": "283-288", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/SimZ20", "doi": "10.1109/SOCC49529.2020.9524763", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524763", "url": "https://dblp.org/rec/conf/socc/SimZ20"}, "url": "URL#1464206"}, {"@score": "1", "@id": "1464207", "info": {"authors": {"author": [{"@pid": "252/2274", "text": "Taha Soliman"}, {"@pid": "271/6031", "text": "Ricardo Olivo"}, {"@pid": "68/7355", "text": "Tobias Kirchner"}, {"@pid": "271/6183", "text": "Maximilian Lederer"}, {"@pid": "253/9389", "text": "Thomas K\u00e4mpfe"}, {"@pid": "95/6393", "text": "Andre Guntoro"}, {"@pid": "48/6980", "text": "Norbert Wehn"}]}, "title": "A Ferroelectric FET Based In-memory Architecture for Multi-Precision Neural Networks.", "venue": "SoCC", "pages": "96-101", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/SolimanOKLKGW20", "doi": "10.1109/SOCC49529.2020.9524750", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524750", "url": "https://dblp.org/rec/conf/socc/SolimanOKLKGW20"}, "url": "URL#1464207"}, {"@score": "1", "@id": "1464208", "info": {"authors": {"author": [{"@pid": "94/11182", "text": "Yifeng Song"}, {"@pid": "203/3368", "text": "Danyang Zhu"}, {"@pid": "69/4394-4", "text": "Jing Tian 0004"}, {"@pid": "67/5020-1", "text": "Zhongfeng Wang 0001"}]}, "title": "A High-Speed Architecture for the Reduction in VDF Based on a Class Group.", "venue": "SoCC", "pages": "147-152", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/SongZTW20", "doi": "10.1109/SOCC49529.2020.9524783", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524783", "url": "https://dblp.org/rec/conf/socc/SongZTW20"}, "url": "URL#1464208"}, {"@score": "1", "@id": "1464209", "info": {"authors": {"author": [{"@pid": "301/5224", "text": "Shoya Sonoda"}, {"@pid": "160/1585", "text": "Jun Shiomi"}, {"@pid": "37/1497", "text": "Hidetoshi Onodera"}]}, "title": "Dynamic Supply and Threshold Voltage Scaling towards Runtime Energy Optimization over a Wide Operating Performance Region.", "venue": "SoCC", "pages": "236-241", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/SonodaSO20", "doi": "10.1109/SOCC49529.2020.9524767", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524767", "url": "https://dblp.org/rec/conf/socc/SonodaSO20"}, "url": "URL#1464209"}, {"@score": "1", "@id": "1464210", "info": {"authors": {"author": [{"@pid": "169/5463", "text": "Mohammad Taherifard"}, {"@pid": "57/5665", "text": "Hakem Beitollahi"}, {"@pid": "301/4881", "text": "Fateme Jamali"}, {"@pid": "234/0184", "text": "Amin Norollah"}, {"@pid": "25/5234", "text": "Ahmad Patooghy"}]}, "title": "Mist-Scan: A Secure Scan Chain Architecture to Resist Scan-Based Attacks in Cryptographic Chips.", "venue": "SoCC", "pages": "135-140", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/TaherifardBJNP20", "doi": "10.1109/SOCC49529.2020.9524759", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524759", "url": "https://dblp.org/rec/conf/socc/TaherifardBJNP20"}, "url": "URL#1464210"}, {"@score": "1", "@id": "1464211", "info": {"authors": {"author": [{"@pid": "276/1417", "text": "Ali Tariq"}, {"@pid": "01/1601", "text": "Howard Yang"}]}, "title": "ASIC Power Estimation Across Revisions using Machine Learning.", "venue": "SoCC", "pages": "262-264", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/TariqY20", "doi": "10.1109/SOCC49529.2020.9524795", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524795", "url": "https://dblp.org/rec/conf/socc/TariqY20"}, "url": "URL#1464211"}, {"@score": "1", "@id": "1464212", "info": {"authors": {"author": [{"@pid": "254/6043", "text": "Jhanani Thiagarajan"}, {"@pid": "234/0294", "text": "Arnab A. Purkayastha"}, {"@pid": "301/5032", "text": "Atul Patil"}, {"@pid": "47/3258", "text": "Hamed Tabkhi"}]}, "title": "Exploring the Scalability of OpenCL Coarse Grained Parallelism on Cloud FPGAs.", "venue": "SoCC", "pages": "213-218", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ThiagarajanPPT20", "doi": "10.1109/SOCC49529.2020.9524765", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524765", "url": "https://dblp.org/rec/conf/socc/ThiagarajanPPT20"}, "url": "URL#1464212"}, {"@score": "1", "@id": "1464213", "info": {"authors": {"author": [{"@pid": "142/0149", "text": "Umamaheswara Rao Tida"}, {"@pid": "257/3002", "text": "Madhava Sarma Vemuri"}]}, "title": "Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits.", "venue": "SoCC", "pages": "195-200", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/TidaV20", "doi": "10.1109/SOCC49529.2020.9524756", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524756", "url": "https://dblp.org/rec/conf/socc/TidaV20"}, "url": "URL#1464213"}, {"@score": "1", "@id": "1464214", "info": {"authors": {"author": [{"@pid": "261/6945", "text": "Binayak Tiwari"}, {"@pid": "32/6458", "text": "Mei Yang"}, {"@pid": "13/4318-1", "text": "Xiaohang Wang 0001"}, {"@pid": "98/2589", "text": "Yingtao Jiang"}, {"@pid": "m/VenkatesanMuthukumar", "text": "Venkatesan Muthukumar"}]}, "title": "Improving the Performance of a NoC-based CNN Accelerator with Gather Support.", "venue": "SoCC", "pages": "72-77", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/TiwariYWJM20", "doi": "10.1109/SOCC49529.2020.9524799", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524799", "url": "https://dblp.org/rec/conf/socc/TiwariYWJM20"}, "url": "URL#1464214"}, {"@score": "1", "@id": "1464215", "info": {"authors": {"author": [{"@pid": "25/3933", "text": "Ziming Wang"}, {"@pid": "67/1816", "text": "Aijiao Cui"}, {"@pid": "04/3130", "text": "Gang Qu 0001"}]}, "title": "A Low-Cost Fault Injection Attack Resilient FSM Design.", "venue": "SoCC", "pages": "19-24", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/WangCQ20", "doi": "10.1109/SOCC49529.2020.9524779", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524779", "url": "https://dblp.org/rec/conf/socc/WangCQ20"}, "url": "URL#1464215"}, {"@score": "1", "@id": "1464216", "info": {"authors": {"author": [{"@pid": "73/6038", "text": "Xiao Wu"}, {"@pid": "32/333-2", "text": "Yufei Ma 0002"}, {"@pid": "67/5020-1", "text": "Zhongfeng Wang 0001"}]}, "title": "Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA.", "venue": "SoCC", "pages": "168-173", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/WuMW20", "doi": "10.1109/SOCC49529.2020.9524773", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524773", "url": "https://dblp.org/rec/conf/socc/WuMW20"}, "url": "URL#1464216"}, {"@score": "1", "@id": "1464217", "info": {"authors": {"author": [{"@pid": "39/10448", "text": "Jinyu Xie"}, {"@pid": "161/4708", "text": "Wenbo Yin"}, {"@pid": "18/6336", "text": "Lingli Wang"}]}, "title": "Achieving Flexible, Low-Latency and 100Gbps Line-rate Load Balancing over Ethernet on FPGA.", "venue": "SoCC", "pages": "201-206", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/XieYW20", "doi": "10.1109/SOCC49529.2020.9524774", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524774", "url": "https://dblp.org/rec/conf/socc/XieYW20"}, "url": "URL#1464217"}, {"@score": "1", "@id": "1464218", "info": {"authors": {"author": [{"@pid": "00/4859", "text": "Rui Xu"}, {"@pid": "27/2376", "text": "Edwin Hsing-Mean Sha"}, {"@pid": "73/1987", "text": "Qingfeng Zhuge"}, {"@pid": "09/6041", "text": "Liang Shi"}, {"@pid": "136/4933", "text": "Shouzhen Gu"}]}, "title": "Architectural Exploration on Racetrack Memories.", "venue": "SoCC", "pages": "31-36", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/XuSZSG20", "doi": "10.1109/SOCC49529.2020.9524792", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524792", "url": "https://dblp.org/rec/conf/socc/XuSZSG20"}, "url": "URL#1464218"}, {"@score": "1", "@id": "1464219", "info": {"authors": {"author": [{"@pid": "09/3925", "text": "Li Yang"}, {"@pid": "184/1264", "text": "Zhezhi He"}, {"@pid": "149/0425", "text": "Shaahin Angizi"}, {"@pid": "129/1701", "text": "Deliang Fan"}]}, "title": "Processing-in-Memory Accelerator for Dynamic Neural Network with Run-Time Tuning of Accuracy, Power and Latency.", "venue": "SoCC", "pages": "117-122", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/YangHAF20", "doi": "10.1109/SOCC49529.2020.9524770", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524770", "url": "https://dblp.org/rec/conf/socc/YangHAF20"}, "url": "URL#1464219"}, {"@score": "1", "@id": "1464220", "info": {"authors": {"author": [{"@pid": "205/3007", "text": "Geng Yuan"}, {"@pid": "47/5714", "text": "Xiaolong Ma"}, {"@pid": "81/6595-1", "text": "Sheng Lin 0001"}, {"@pid": "238/0343", "text": "Zhengang Li"}, {"@pid": "274/1449", "text": "Jieren Deng"}, {"@pid": "175/2489", "text": "Caiwen Ding"}]}, "title": "A DNN Compression Framework for SOT-MRAM-based Processing-In-Memory Engine.", "venue": "SoCC", "pages": "37-42", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/YuanMLLDD20", "doi": "10.1109/SOCC49529.2020.9524757", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524757", "url": "https://dblp.org/rec/conf/socc/YuanMLLDD20"}, "url": "URL#1464220"}, {"@score": "1", "@id": "1464221", "info": {"authors": {"author": [{"@pid": "10/6219", "text": "Jinyu Zhan"}, {"@pid": "22/1805", "text": "Ying Li"}, {"@pid": "21/3839-16", "text": "Wei Jiang 0016"}, {"@pid": "68/6322", "text": "Jianping Zhu"}]}, "title": "FPGA Based Co-design of Storage-side Query Filter for Big Data Systems.", "venue": "SoCC", "pages": "25-30", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ZhanLJZ20", "doi": "10.1109/SOCC49529.2020.9524801", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524801", "url": "https://dblp.org/rec/conf/socc/ZhanLJZ20"}, "url": "URL#1464221"}, {"@score": "1", "@id": "1464222", "info": {"authors": {"author": [{"@pid": "73/9430", "text": "Renyuan Zhang"}, {"@pid": "240/9443", "text": "Tati Erlina"}, {"@pid": "153/2581", "text": "Tinh Van Nguyen"}, {"@pid": "70/1442", "text": "Yasuhiko Nakashima"}]}, "title": "Hybrid Stochastic Computing Circuits in Continuous Statistics Domain.", "venue": "SoCC", "pages": "225-230", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ZhangENN20", "doi": "10.1109/SOCC49529.2020.9524786", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524786", "url": "https://dblp.org/rec/conf/socc/ZhangENN20"}, "url": "URL#1464222"}, {"@score": "1", "@id": "1464223", "info": {"authors": {"author": [{"@pid": "55/2363", "text": "Jianhua Zhang"}, {"@pid": "78/4512", "text": "Ming Zou"}, {"@pid": "36/4168", "text": "Lai Wei"}, {"@pid": "15/4248", "text": "Meng Ma"}, {"@pid": "32/2258", "text": "Bingli Jiao"}]}, "title": "Downlink-Centric User Scheduling for Full-Duplex MU-MIMO Systems.", "venue": "SoCC", "pages": "158-162", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ZhangZWMJ20", "doi": "10.1109/SOCC49529.2020.9524789", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524789", "url": "https://dblp.org/rec/conf/socc/ZhangZWMJ20"}, "url": "URL#1464223"}, {"@score": "1", "@id": "1464224", "info": {"authors": {"author": [{"@pid": "27/8127", "text": "Yuchen Zhao"}, {"@pid": "39/3602", "text": "Zhuo Zou"}, {"@pid": "15/7206", "text": "Lirong Zheng 0001"}]}, "title": "An Inverter-based On-chip Voltage Reference Generator for Low Power Application.", "venue": "SoCC", "pages": "153-157", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/socc/ZhaoZZ20", "doi": "10.1109/SOCC49529.2020.9524793", "ee": "https://doi.org/10.1109/SOCC49529.2020.9524793", "url": "https://dblp.org/rec/conf/socc/ZhaoZZ20"}, "url": "URL#1464224"}, {"@score": "1", "@id": "1483372", "info": {"title": "33rd IEEE International System-on-Chip Conference, SoCC 2020, Las Vegas, NV, USA, September 8-11, 2020", "venue": "SoCC", "publisher": "IEEE", "year": "2020", "type": "Editorship", "key": "conf/socc/2020", "doi": "10.1109/SOCC49529.2020", "ee": "https://doi.org/10.1109/SOCC49529.2020", "url": "https://dblp.org/rec/conf/socc/2020"}, "url": "URL#1483372"}]}}}