--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/roger/Desktop/ftyf/toto/Mojo-Base-VHDL/ise_files/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o
mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3050 paths analyzed, 865 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.310ns.
--------------------------------------------------------------------------------

Paths for end point controle/Etat_present_FSM_FFd3 (SLICE_X11Y14.C2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/state_q_FSM_FFd1 (FF)
  Destination:          controle/Etat_present_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/state_q_FSM_FFd1 to controle/Etat_present_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.476   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd1
    SLICE_X7Y12.B2       net (fanout=16)       1.327   avr_interface/serial_tx/state_q_FSM_FFd1
    SLICE_X7Y12.BMUX     Tilo                  0.337   avr_interface/serial_tx/ctr_q<6>
                                                       avr_interface/serial_tx/Mmux_busy_r11
    SLICE_X11Y14.D5      net (fanout=4)        0.761   controle/Etat_present_FSM_FFd3-In1
    SLICE_X11Y14.D       Tilo                  0.259   controle/Etat_present_FSM_FFd3
                                                       controle/Etat_present_FSM_FFd3-In2
    SLICE_X11Y14.C2      net (fanout=1)        1.736   controle/Etat_present_FSM_FFd3-In2
    SLICE_X11Y14.CLK     Tas                   0.373   controle/Etat_present_FSM_FFd3
                                                       controle/Etat_present_FSM_FFd3-In3
                                                       controle/Etat_present_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.445ns logic, 3.824ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/state_q_FSM_FFd2 (FF)
  Destination:          controle/Etat_present_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/state_q_FSM_FFd2 to controle/Etat_present_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.CQ      Tcko                  0.476   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd2
    SLICE_X7Y12.B5       net (fanout=10)       1.002   avr_interface/serial_tx/state_q_FSM_FFd2
    SLICE_X7Y12.BMUX     Tilo                  0.337   avr_interface/serial_tx/ctr_q<6>
                                                       avr_interface/serial_tx/Mmux_busy_r11
    SLICE_X11Y14.D5      net (fanout=4)        0.761   controle/Etat_present_FSM_FFd3-In1
    SLICE_X11Y14.D       Tilo                  0.259   controle/Etat_present_FSM_FFd3
                                                       controle/Etat_present_FSM_FFd3-In2
    SLICE_X11Y14.C2      net (fanout=1)        1.736   controle/Etat_present_FSM_FFd3-In2
    SLICE_X11Y14.CLK     Tas                   0.373   controle/Etat_present_FSM_FFd3
                                                       controle/Etat_present_FSM_FFd3-In3
                                                       controle/Etat_present_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.445ns logic, 3.499ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/block_q (FF)
  Destination:          controle/Etat_present_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/block_q to controle/Etat_present_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   avr_interface/serial_tx/block_q
                                                       avr_interface/serial_tx/block_q
    SLICE_X7Y12.B3       net (fanout=9)        0.862   avr_interface/serial_tx/block_q
    SLICE_X7Y12.BMUX     Tilo                  0.337   avr_interface/serial_tx/ctr_q<6>
                                                       avr_interface/serial_tx/Mmux_busy_r11
    SLICE_X11Y14.D5      net (fanout=4)        0.761   controle/Etat_present_FSM_FFd3-In1
    SLICE_X11Y14.D       Tilo                  0.259   controle/Etat_present_FSM_FFd3
                                                       controle/Etat_present_FSM_FFd3-In2
    SLICE_X11Y14.C2      net (fanout=1)        1.736   controle/Etat_present_FSM_FFd3-In2
    SLICE_X11Y14.CLK     Tas                   0.373   controle/Etat_present_FSM_FFd3
                                                       controle/Etat_present_FSM_FFd3-In3
                                                       controle/Etat_present_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.494ns logic, 3.359ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point controle/byte_counter_q_0_P_0 (SLICE_X10Y15.CX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_1_C_1 (FF)
  Destination:          controle/byte_counter_q_0_P_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 4)
  Clock Path Skew:      0.041ns (0.693 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_1_C_1 to controle/byte_counter_q_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.DQ      Tcko                  0.476   controle/byte_counter_q_1_C_1
                                                       controle/byte_counter_q_1_C_1
    SLICE_X9Y16.B4       net (fanout=2)        0.566   controle/byte_counter_q_1_C_1
    SLICE_X9Y16.B        Tilo                  0.259   controle/byte_counter_q<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_lut<0>_SW0
    SLICE_X10Y15.A2      net (fanout=1)        0.731   N75
    SLICE_X10Y15.COUT    Topcya                0.472   controle/byte_counter_q_2_P_2
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<3>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<3>
    SLICE_X10Y16.CMUX    Tcinc                 0.296   controle/byte_counter_q_1_C_1
                                                       controle/Mmux_byte_counter_d121_cy
    SLICE_X11Y15.A4      net (fanout=14)       0.534   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<6>
    SLICE_X11Y15.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mmux_byte_counter_d11
    SLICE_X10Y15.CX      net (fanout=1)        1.556   controle/byte_counter_d<0>
    SLICE_X10Y15.CLK     Tdick                 0.114   controle/byte_counter_q_2_P_2
                                                       controle/byte_counter_q_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.876ns logic, 3.390ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_0_C_0 (FF)
  Destination:          controle/byte_counter_q_0_P_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.198 - 0.209)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_0_C_0 to controle/byte_counter_q_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.430   controle/byte_counter_q_0_C_0
                                                       controle/byte_counter_q_0_C_0
    SLICE_X9Y16.B6       net (fanout=2)        0.541   controle/byte_counter_q_0_C_0
    SLICE_X9Y16.B        Tilo                  0.259   controle/byte_counter_q<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_lut<0>_SW0
    SLICE_X10Y15.A2      net (fanout=1)        0.731   N75
    SLICE_X10Y15.COUT    Topcya                0.472   controle/byte_counter_q_2_P_2
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<3>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<3>
    SLICE_X10Y16.CMUX    Tcinc                 0.296   controle/byte_counter_q_1_C_1
                                                       controle/Mmux_byte_counter_d121_cy
    SLICE_X11Y15.A4      net (fanout=14)       0.534   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<6>
    SLICE_X11Y15.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mmux_byte_counter_d11
    SLICE_X10Y15.CX      net (fanout=1)        1.556   controle/byte_counter_d<0>
    SLICE_X10Y15.CLK     Tdick                 0.114   controle/byte_counter_q_2_P_2
                                                       controle/byte_counter_q_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.830ns logic, 3.365ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/byte_counter_q_2_C_2 (FF)
  Destination:          controle/byte_counter_q_0_P_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 4)
  Clock Path Skew:      0.041ns (0.693 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/byte_counter_q_2_C_2 to controle/byte_counter_q_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.BQ      Tcko                  0.430   controle/byte_counter_q_2_C_2
                                                       controle/byte_counter_q_2_C_2
    SLICE_X9Y16.B5       net (fanout=2)        0.449   controle/byte_counter_q_2_C_2
    SLICE_X9Y16.B        Tilo                  0.259   controle/byte_counter_q<3>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_lut<0>_SW0
    SLICE_X10Y15.A2      net (fanout=1)        0.731   N75
    SLICE_X10Y15.COUT    Topcya                0.472   controle/byte_counter_q_2_P_2
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_lut<0>
                                                       controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<3>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<3>
    SLICE_X10Y16.CMUX    Tcinc                 0.296   controle/byte_counter_q_1_C_1
                                                       controle/Mmux_byte_counter_d121_cy
    SLICE_X11Y15.A4      net (fanout=14)       0.534   controle/Mcompar_byte_counter_q[31]_GND_5_o_LessThan_44_o_cy<6>
    SLICE_X11Y15.A       Tilo                  0.259   controle/byte_counter_q_0_C_0
                                                       controle/Mmux_byte_counter_d11
    SLICE_X10Y15.CX      net (fanout=1)        1.556   controle/byte_counter_d<0>
    SLICE_X10Y15.CLK     Tdick                 0.114   controle/byte_counter_q_2_P_2
                                                       controle/byte_counter_q_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (1.830ns logic, 3.273ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/bytes_to_read_q_0 (SLICE_X8Y25.D6), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/lidar_i2c/count_delay_q_18_C_18 (FF)
  Destination:          controle/lidar_i2c/bytes_to_read_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.707 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/lidar_i2c/count_delay_q_18_C_18 to controle/lidar_i2c/bytes_to_read_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   controle/lidar_i2c/count_delay_q_18_C_18
                                                       controle/lidar_i2c/count_delay_q_18_C_18
    SLICE_X9Y33.A5       net (fanout=2)        0.751   controle/lidar_i2c/count_delay_q_18_C_18
    SLICE_X9Y33.AMUX     Tilo                  0.337   controle/lidar_i2c/count_delay_d_10
                                                       controle/lidar_i2c/count_delay_q_181
    SLICE_X10Y29.D5      net (fanout=1)        1.317   controle/lidar_i2c/count_delay_q<18>
    SLICE_X10Y29.COUT    Topcyd                0.290   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_lut<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
    SLICE_X10Y30.CMUX    Tcinc                 0.296   controle/lidar_i2c/count_delay_q_9_C_9
                                                       controle/lidar_i2c/Mmux_enable_d22_cy
    SLICE_X8Y25.D6       net (fanout=7)        1.002   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<6>
    SLICE_X8Y25.CLK      Tas                   0.449   controle/lidar_i2c/bytes_to_read_q<0>
                                                       controle/lidar_i2c/bytes_to_read_q_0_rstpot_F
                                                       controle/lidar_i2c/bytes_to_read_q_0_rstpot
                                                       controle/lidar_i2c/bytes_to_read_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (1.897ns logic, 3.073ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/lidar_i2c/count_delay_q_14_P_14 (FF)
  Destination:          controle/lidar_i2c/bytes_to_read_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.315 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/lidar_i2c/count_delay_q_14_P_14 to controle/lidar_i2c/bytes_to_read_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AMUX    Tshcko                0.518   controle/lidar_i2c/count_delay_q_16_P_16
                                                       controle/lidar_i2c/count_delay_q_14_P_14
    SLICE_X4Y31.B4       net (fanout=2)        1.133   controle/lidar_i2c/count_delay_q_14_P_14
    SLICE_X4Y31.B        Tilo                  0.254   controle/lidar_i2c/i2c_interface/sclp_q
                                                       controle/lidar_i2c/count_delay_q_141
    SLICE_X10Y29.C4      net (fanout=1)        0.896   controle/lidar_i2c/count_delay_q<14>
    SLICE_X10Y29.COUT    Topcyc                0.325   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_lut<2>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
    SLICE_X10Y30.CMUX    Tcinc                 0.296   controle/lidar_i2c/count_delay_q_9_C_9
                                                       controle/lidar_i2c/Mmux_enable_d22_cy
    SLICE_X8Y25.D6       net (fanout=7)        1.002   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<6>
    SLICE_X8Y25.CLK      Tas                   0.449   controle/lidar_i2c/bytes_to_read_q<0>
                                                       controle/lidar_i2c/bytes_to_read_q_0_rstpot_F
                                                       controle/lidar_i2c/bytes_to_read_q_0_rstpot
                                                       controle/lidar_i2c/bytes_to_read_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (1.842ns logic, 3.034ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/lidar_i2c/count_delay_q_14_C_14 (FF)
  Destination:          controle/lidar_i2c/bytes_to_read_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.315 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/lidar_i2c/count_delay_q_14_C_14 to controle/lidar_i2c/bytes_to_read_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   controle/lidar_i2c/count_delay_q_17_C_17
                                                       controle/lidar_i2c/count_delay_q_14_C_14
    SLICE_X4Y31.B1       net (fanout=2)        1.137   controle/lidar_i2c/count_delay_q_14_C_14
    SLICE_X4Y31.B        Tilo                  0.254   controle/lidar_i2c/i2c_interface/sclp_q
                                                       controle/lidar_i2c/count_delay_q_141
    SLICE_X10Y29.C4      net (fanout=1)        0.896   controle/lidar_i2c/count_delay_q<14>
    SLICE_X10Y29.COUT    Topcyc                0.325   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_lut<2>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<3>
    SLICE_X10Y30.CMUX    Tcinc                 0.296   controle/lidar_i2c/count_delay_q_9_C_9
                                                       controle/lidar_i2c/Mmux_enable_d22_cy
    SLICE_X8Y25.D6       net (fanout=7)        1.002   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_50_o_cy<6>
    SLICE_X8Y25.CLK      Tas                   0.449   controle/lidar_i2c/bytes_to_read_q<0>
                                                       controle/lidar_i2c/bytes_to_read_q_0_rstpot_F
                                                       controle/lidar_i2c/bytes_to_read_q_0_rstpot
                                                       controle/lidar_i2c/bytes_to_read_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (1.800ns logic, 3.038ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/i2c_interface/rx_q_4 (SLICE_X6Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_4 (FF)
  Destination:          controle/lidar_i2c/i2c_interface/rx_q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_4 to controle/lidar_i2c/i2c_interface/rx_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.AQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<7>
                                                       controle/lidar_i2c/i2c_interface/rx_q_4
    SLICE_X6Y24.A6       net (fanout=2)        0.023   controle/lidar_i2c/i2c_interface/rx_q<4>
    SLICE_X6Y24.CLK      Tah         (-Th)    -0.190   controle/lidar_i2c/i2c_interface/rx_q<7>
                                                       controle/lidar_i2c/i2c_interface/Mmux_rx_q[4]_SDA_MUX_204_o11
                                                       controle/lidar_i2c/i2c_interface/rx_q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/i2c_interface/rx_q_7 (SLICE_X6Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_7 (FF)
  Destination:          controle/lidar_i2c/i2c_interface/rx_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_7 to controle/lidar_i2c/i2c_interface/rx_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.DQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<7>
                                                       controle/lidar_i2c/i2c_interface/rx_q_7
    SLICE_X6Y24.D6       net (fanout=2)        0.023   controle/lidar_i2c/i2c_interface/rx_q<7>
    SLICE_X6Y24.CLK      Tah         (-Th)    -0.190   controle/lidar_i2c/i2c_interface/rx_q<7>
                                                       controle/lidar_i2c/i2c_interface/Mmux_rx_q[7]_SDA_MUX_201_o11
                                                       controle/lidar_i2c/i2c_interface/rx_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/i2c_interface/rx_q_0 (SLICE_X6Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/rx_q_0 (FF)
  Destination:          controle/lidar_i2c/i2c_interface/rx_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/rx_q_0 to controle/lidar_i2c/i2c_interface/rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/rx_q_0
    SLICE_X6Y25.A6       net (fanout=2)        0.023   controle/lidar_i2c/i2c_interface/rx_q<0>
    SLICE_X6Y25.CLK      Tah         (-Th)    -0.190   controle/lidar_i2c/i2c_interface/rx_q<3>
                                                       controle/lidar_i2c/i2c_interface/Mmux_rx_q[0]_SDA_MUX_208_o11
                                                       controle/lidar_i2c/i2c_interface/rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q<3>/CLK
  Logical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q_0/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q<3>/CLK
  Logical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q_1/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3050 paths, 0 nets, and 1239 connections

Design statistics:
   Minimum period:   5.310ns{1}   (Maximum frequency: 188.324MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 22 16:47:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



