

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Tue Apr 16 02:03:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       S19
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    11.013|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2031|  2031|  2031|  2031|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  2029|  2029|        28|         26|          1|    78|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 26, D = 28, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 30 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_12), !map !7"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_11), !map !15"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_10), !map !21"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_9), !map !27"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_8), !map !33"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_7), !map !39"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_6), !map !45"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_5), !map !51"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_4), !map !57"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_3), !map !63"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_2), !map !69"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_1), !map !75"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_0), !map !81"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([676 x float]* %conv_out_5), !map !87"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([676 x float]* %conv_out_4), !map !93"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([676 x float]* %conv_out_3), !map !98"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([676 x float]* %conv_out_2), !map !103"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([676 x float]* %conv_out_1), !map !108"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([676 x float]* %conv_out_0), !map !113"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.36>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [maxpool/max_pool.cpp:10]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_53, %Row_Loop ]" [maxpool/max_pool.cpp:29]   --->   Operation 53 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 54 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [maxpool/max_pool.cpp:10]   --->   Operation 55 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [maxpool/max_pool.cpp:10]   --->   Operation 56 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [maxpool/max_pool.cpp:10]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [maxpool/max_pool.cpp:10]   --->   Operation 58 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 59 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln29_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [maxpool/max_pool.cpp:29]   --->   Operation 60 'select' 'select_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.98ns)   --->   "%select_ln29_53 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 61 'select' 'select_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_52, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %shl_ln to i11" [maxpool/max_pool.cpp:36]   --->   Operation 63 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i11 26, %zext_ln36_1" [maxpool/max_pool.cpp:29]   --->   Operation 64 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i11 %mul_ln29 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 65 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i11 %mul_ln29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 66 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 67 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln29_92 = or i10 %trunc_ln29, 2" [maxpool/max_pool.cpp:29]   --->   Operation 68 'or' 'or_ln29_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i10 %or_ln29_92 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 69 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_0_addr_4 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 70 'getelementptr' 'conv_out_0_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 71 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%conv_out_1_addr_4 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 72 'getelementptr' 'conv_out_1_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 73 'getelementptr' 'conv_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_out_2_addr_4 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 74 'getelementptr' 'conv_out_2_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%conv_out_3_addr = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 75 'getelementptr' 'conv_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv_out_3_addr_4 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 76 'getelementptr' 'conv_out_3_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_4_addr = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 77 'getelementptr' 'conv_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%conv_out_4_addr_4 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 78 'getelementptr' 'conv_out_4_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_out_5_addr = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 79 'getelementptr' 'conv_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_out_5_addr_4 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 80 'getelementptr' 'conv_out_5_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%conv_out_0_load = load float* %conv_out_0_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 81 'load' 'conv_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 82 'load' 'conv_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%conv_out_2_load = load float* %conv_out_2_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 83 'load' 'conv_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_out_3_load = load float* %conv_out_3_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 84 'load' 'conv_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_out_4_load = load float* %conv_out_4_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 85 'load' 'conv_out_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_out_5_load = load float* %conv_out_5_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 86 'load' 'conv_out_5_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%conv_out_0_load_4 = load float* %conv_out_0_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 87 'load' 'conv_out_0_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_out_1_load_4 = load float* %conv_out_1_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 88 'load' 'conv_out_1_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%conv_out_2_load_4 = load float* %conv_out_2_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 89 'load' 'conv_out_2_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_out_3_load_4 = load float* %conv_out_3_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 90 'load' 'conv_out_3_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%conv_out_4_load_4 = load float* %conv_out_4_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 91 'load' 'conv_out_4_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_out_5_load_4 = load float* %conv_out_5_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 92 'load' 'conv_out_5_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 3 <SV = 2> <Delay = 11.0>
ST_3 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 4, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 93 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i10 %add_ln29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 94 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_0_addr_8 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 95 'getelementptr' 'conv_out_0_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln29_2 = add i10 6, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 96 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i10 %add_ln29_2 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 97 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%conv_out_0_addr_12 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 98 'getelementptr' 'conv_out_0_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%conv_out_1_addr_8 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 99 'getelementptr' 'conv_out_1_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%conv_out_1_addr_12 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 100 'getelementptr' 'conv_out_1_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%conv_out_2_addr_8 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 101 'getelementptr' 'conv_out_2_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_out_2_addr_12 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 102 'getelementptr' 'conv_out_2_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_out_3_addr_8 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 103 'getelementptr' 'conv_out_3_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%conv_out_3_addr_12 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 104 'getelementptr' 'conv_out_3_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%conv_out_4_addr_8 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 105 'getelementptr' 'conv_out_4_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_out_4_addr_12 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 106 'getelementptr' 'conv_out_4_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_5_addr_8 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 107 'getelementptr' 'conv_out_5_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%conv_out_5_addr_12 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 108 'getelementptr' 'conv_out_5_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%conv_out_0_load = load float* %conv_out_0_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 109 'load' 'conv_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 110 'load' 'conv_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%conv_out_2_load = load float* %conv_out_2_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 111 'load' 'conv_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%conv_out_3_load = load float* %conv_out_3_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 112 'load' 'conv_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%conv_out_4_load = load float* %conv_out_4_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 113 'load' 'conv_out_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%conv_out_5_load = load float* %conv_out_5_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 114 'load' 'conv_out_5_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 115 [1/1] (2.32ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load, float %conv_out_1_load, float %conv_out_2_load, float %conv_out_3_load, float %conv_out_4_load, float %conv_out_5_load, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 115 'mux' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %tmp_2, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 116 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 117 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i5 %or_ln26 to i11" [maxpool/max_pool.cpp:29]   --->   Operation 118 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i11 26, %zext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 119 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i11 %mul_ln29_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 120 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%conv_out_0_load_4 = load float* %conv_out_0_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 121 'load' 'conv_out_0_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%conv_out_1_load_4 = load float* %conv_out_1_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 122 'load' 'conv_out_1_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%conv_out_2_load_4 = load float* %conv_out_2_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 123 'load' 'conv_out_2_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%conv_out_3_load_4 = load float* %conv_out_3_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 124 'load' 'conv_out_3_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%conv_out_4_load_4 = load float* %conv_out_4_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 125 'load' 'conv_out_4_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_out_5_load_4 = load float* %conv_out_5_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 126 'load' 'conv_out_5_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 127 [1/1] (2.32ns)   --->   "%tmp_16 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_4, float %conv_out_1_load_4, float %conv_out_2_load_4, float %conv_out_3_load_4, float %conv_out_4_load_4, float %conv_out_5_load_4, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 127 'mux' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %tmp_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 128 'fcmp' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%conv_out_0_load_8 = load float* %conv_out_0_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 129 'load' 'conv_out_0_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_out_1_load_8 = load float* %conv_out_1_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 130 'load' 'conv_out_1_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%conv_out_2_load_8 = load float* %conv_out_2_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 131 'load' 'conv_out_2_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%conv_out_3_load_8 = load float* %conv_out_3_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 132 'load' 'conv_out_3_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 133 [2/2] (3.25ns)   --->   "%conv_out_4_load_8 = load float* %conv_out_4_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 133 'load' 'conv_out_4_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 134 [2/2] (3.25ns)   --->   "%conv_out_5_load_8 = load float* %conv_out_5_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 134 'load' 'conv_out_5_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 135 [2/2] (3.25ns)   --->   "%conv_out_0_load_12 = load float* %conv_out_0_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 135 'load' 'conv_out_0_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%conv_out_1_load_12 = load float* %conv_out_1_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 136 'load' 'conv_out_1_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%conv_out_2_load_12 = load float* %conv_out_2_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 137 'load' 'conv_out_2_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 138 [2/2] (3.25ns)   --->   "%conv_out_3_load_12 = load float* %conv_out_3_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 138 'load' 'conv_out_3_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%conv_out_4_load_12 = load float* %conv_out_4_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 139 'load' 'conv_out_4_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%conv_out_5_load_12 = load float* %conv_out_5_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 140 'load' 'conv_out_5_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 4 <SV = 3> <Delay = 11.0>
ST_4 : Operation 141 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 8, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 141 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i10 %add_ln29_4 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 142 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%conv_out_0_addr_16 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 143 'getelementptr' 'conv_out_0_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.73ns)   --->   "%add_ln29_6 = add i10 10, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 144 'add' 'add_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i10 %add_ln29_6 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 145 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%conv_out_0_addr_20 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 146 'getelementptr' 'conv_out_0_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%conv_out_1_addr_16 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 147 'getelementptr' 'conv_out_1_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%conv_out_1_addr_20 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 148 'getelementptr' 'conv_out_1_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%conv_out_2_addr_16 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 149 'getelementptr' 'conv_out_2_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%conv_out_2_addr_20 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 150 'getelementptr' 'conv_out_2_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%conv_out_3_addr_16 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 151 'getelementptr' 'conv_out_3_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%conv_out_3_addr_20 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 152 'getelementptr' 'conv_out_3_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%conv_out_4_addr_16 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 153 'getelementptr' 'conv_out_4_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%conv_out_4_addr_20 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 154 'getelementptr' 'conv_out_4_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%conv_out_5_addr_16 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 155 'getelementptr' 'conv_out_5_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%conv_out_5_addr_20 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 156 'getelementptr' 'conv_out_5_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %tmp_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 157 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 158 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 159 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_3, -1" [maxpool/max_pool.cpp:29]   --->   Operation 160 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 161 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 162 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %tmp_2, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 163 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_4" [maxpool/max_pool.cpp:29]   --->   Operation 164 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %tmp_2, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 165 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %tmp_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 166 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 167 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 168 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_17, -1" [maxpool/max_pool.cpp:29]   --->   Operation 169 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 170 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 171 'or' 'or_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %tmp_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 172 'fcmp' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %tmp_18" [maxpool/max_pool.cpp:29]   --->   Operation 173 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_7, float %tmp_16, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 174 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%conv_out_0_load_8 = load float* %conv_out_0_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 175 'load' 'conv_out_0_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 176 [1/2] (3.25ns)   --->   "%conv_out_1_load_8 = load float* %conv_out_1_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 176 'load' 'conv_out_1_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 177 [1/2] (3.25ns)   --->   "%conv_out_2_load_8 = load float* %conv_out_2_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 177 'load' 'conv_out_2_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 178 [1/2] (3.25ns)   --->   "%conv_out_3_load_8 = load float* %conv_out_3_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 178 'load' 'conv_out_3_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 179 [1/2] (3.25ns)   --->   "%conv_out_4_load_8 = load float* %conv_out_4_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 179 'load' 'conv_out_4_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 180 [1/2] (3.25ns)   --->   "%conv_out_5_load_8 = load float* %conv_out_5_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 180 'load' 'conv_out_5_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_8, float %conv_out_1_load_8, float %conv_out_2_load_8, float %conv_out_3_load_8, float %conv_out_4_load_8, float %conv_out_5_load_8, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 181 'mux' 'tmp_31' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %tmp_31, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 182 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/2] (3.25ns)   --->   "%conv_out_0_load_12 = load float* %conv_out_0_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 183 'load' 'conv_out_0_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%conv_out_1_load_12 = load float* %conv_out_1_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 184 'load' 'conv_out_1_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 185 [1/2] (3.25ns)   --->   "%conv_out_2_load_12 = load float* %conv_out_2_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 185 'load' 'conv_out_2_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 186 [1/2] (3.25ns)   --->   "%conv_out_3_load_12 = load float* %conv_out_3_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 186 'load' 'conv_out_3_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 187 [1/2] (3.25ns)   --->   "%conv_out_4_load_12 = load float* %conv_out_4_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 187 'load' 'conv_out_4_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 188 [1/2] (3.25ns)   --->   "%conv_out_5_load_12 = load float* %conv_out_5_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 188 'load' 'conv_out_5_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 189 [1/1] (2.32ns)   --->   "%tmp_46 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_12, float %conv_out_1_load_12, float %conv_out_2_load_12, float %conv_out_3_load_12, float %conv_out_4_load_12, float %conv_out_5_load_12, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 189 'mux' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [2/2] (5.43ns)   --->   "%tmp_48 = fcmp ogt float %tmp_46, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 190 'fcmp' 'tmp_48' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [2/2] (3.25ns)   --->   "%conv_out_0_load_16 = load float* %conv_out_0_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 191 'load' 'conv_out_0_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 192 [2/2] (3.25ns)   --->   "%conv_out_1_load_16 = load float* %conv_out_1_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 192 'load' 'conv_out_1_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 193 [2/2] (3.25ns)   --->   "%conv_out_2_load_16 = load float* %conv_out_2_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 193 'load' 'conv_out_2_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 194 [2/2] (3.25ns)   --->   "%conv_out_3_load_16 = load float* %conv_out_3_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 194 'load' 'conv_out_3_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 195 [2/2] (3.25ns)   --->   "%conv_out_4_load_16 = load float* %conv_out_4_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 195 'load' 'conv_out_4_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 196 [2/2] (3.25ns)   --->   "%conv_out_5_load_16 = load float* %conv_out_5_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 196 'load' 'conv_out_5_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 197 [2/2] (3.25ns)   --->   "%conv_out_0_load_20 = load float* %conv_out_0_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 197 'load' 'conv_out_0_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 198 [2/2] (3.25ns)   --->   "%conv_out_1_load_20 = load float* %conv_out_1_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 198 'load' 'conv_out_1_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 199 [2/2] (3.25ns)   --->   "%conv_out_2_load_20 = load float* %conv_out_2_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 199 'load' 'conv_out_2_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 200 [2/2] (3.25ns)   --->   "%conv_out_3_load_20 = load float* %conv_out_3_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 200 'load' 'conv_out_3_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%conv_out_4_load_20 = load float* %conv_out_4_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 201 'load' 'conv_out_4_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 202 [2/2] (3.25ns)   --->   "%conv_out_5_load_20 = load float* %conv_out_5_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 202 'load' 'conv_out_5_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 5 <SV = 4> <Delay = 11.0>
ST_5 : Operation 203 [1/1] (1.73ns)   --->   "%add_ln29_8 = add i10 12, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 203 'add' 'add_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i10 %add_ln29_8 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 204 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%conv_out_0_addr_24 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 205 'getelementptr' 'conv_out_0_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.73ns)   --->   "%add_ln29_10 = add i10 14, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 206 'add' 'add_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i10 %add_ln29_10 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 207 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%conv_out_0_addr_28 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 208 'getelementptr' 'conv_out_0_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%conv_out_1_addr_24 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 209 'getelementptr' 'conv_out_1_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%conv_out_1_addr_28 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 210 'getelementptr' 'conv_out_1_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%conv_out_2_addr_24 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 211 'getelementptr' 'conv_out_2_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%conv_out_2_addr_28 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 212 'getelementptr' 'conv_out_2_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%conv_out_3_addr_24 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 213 'getelementptr' 'conv_out_3_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%conv_out_3_addr_28 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 214 'getelementptr' 'conv_out_3_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%conv_out_4_addr_24 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 215 'getelementptr' 'conv_out_4_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%conv_out_4_addr_28 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 216 'getelementptr' 'conv_out_4_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%conv_out_5_addr_24 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 217 'getelementptr' 'conv_out_5_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%conv_out_5_addr_28 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 218 'getelementptr' 'conv_out_5_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %tmp_31 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 219 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 220 'partselect' 'tmp_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_14 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 221 'trunc' 'trunc_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_32, -1" [maxpool/max_pool.cpp:29]   --->   Operation 222 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_16, 0" [maxpool/max_pool.cpp:29]   --->   Operation 223 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 224 'or' 'or_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %tmp_31, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 225 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_33" [maxpool/max_pool.cpp:29]   --->   Operation 226 'and' 'and_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_14, float %tmp_31, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 227 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %tmp_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 228 'bitcast' 'bitcast_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 229 'partselect' 'tmp_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_21 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 230 'trunc' 'trunc_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_47, -1" [maxpool/max_pool.cpp:29]   --->   Operation 231 'icmp' 'icmp_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_23, 0" [maxpool/max_pool.cpp:29]   --->   Operation 232 'icmp' 'icmp_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 233 'or' 'or_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/2] (5.43ns)   --->   "%tmp_48 = fcmp ogt float %tmp_46, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 234 'fcmp' 'tmp_48' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%and_ln29_21 = and i1 %or_ln29_21, %tmp_48" [maxpool/max_pool.cpp:29]   --->   Operation 235 'and' 'and_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_21, float %tmp_46, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 236 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 237 [1/2] (3.25ns)   --->   "%conv_out_0_load_16 = load float* %conv_out_0_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 237 'load' 'conv_out_0_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 238 [1/2] (3.25ns)   --->   "%conv_out_1_load_16 = load float* %conv_out_1_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 238 'load' 'conv_out_1_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 239 [1/2] (3.25ns)   --->   "%conv_out_2_load_16 = load float* %conv_out_2_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 239 'load' 'conv_out_2_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 240 [1/2] (3.25ns)   --->   "%conv_out_3_load_16 = load float* %conv_out_3_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 240 'load' 'conv_out_3_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 241 [1/2] (3.25ns)   --->   "%conv_out_4_load_16 = load float* %conv_out_4_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 241 'load' 'conv_out_4_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 242 [1/2] (3.25ns)   --->   "%conv_out_5_load_16 = load float* %conv_out_5_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 242 'load' 'conv_out_5_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 243 [1/1] (2.32ns)   --->   "%tmp_61 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_16, float %conv_out_1_load_16, float %conv_out_2_load_16, float %conv_out_3_load_16, float %conv_out_4_load_16, float %conv_out_5_load_16, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 243 'mux' 'tmp_61' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [2/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %tmp_61, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 244 'fcmp' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/2] (3.25ns)   --->   "%conv_out_0_load_20 = load float* %conv_out_0_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 245 'load' 'conv_out_0_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 246 [1/2] (3.25ns)   --->   "%conv_out_1_load_20 = load float* %conv_out_1_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 246 'load' 'conv_out_1_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 247 [1/2] (3.25ns)   --->   "%conv_out_2_load_20 = load float* %conv_out_2_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 247 'load' 'conv_out_2_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 248 [1/2] (3.25ns)   --->   "%conv_out_3_load_20 = load float* %conv_out_3_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 248 'load' 'conv_out_3_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 249 [1/2] (3.25ns)   --->   "%conv_out_4_load_20 = load float* %conv_out_4_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 249 'load' 'conv_out_4_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 250 [1/2] (3.25ns)   --->   "%conv_out_5_load_20 = load float* %conv_out_5_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 250 'load' 'conv_out_5_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 251 [1/1] (2.32ns)   --->   "%tmp_76 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_20, float %conv_out_1_load_20, float %conv_out_2_load_20, float %conv_out_3_load_20, float %conv_out_4_load_20, float %conv_out_5_load_20, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 251 'mux' 'tmp_76' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [2/2] (5.43ns)   --->   "%tmp_78 = fcmp ogt float %tmp_76, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 252 'fcmp' 'tmp_78' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [2/2] (3.25ns)   --->   "%conv_out_0_load_24 = load float* %conv_out_0_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 253 'load' 'conv_out_0_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 254 [2/2] (3.25ns)   --->   "%conv_out_1_load_24 = load float* %conv_out_1_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 254 'load' 'conv_out_1_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 255 [2/2] (3.25ns)   --->   "%conv_out_2_load_24 = load float* %conv_out_2_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 255 'load' 'conv_out_2_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 256 [2/2] (3.25ns)   --->   "%conv_out_3_load_24 = load float* %conv_out_3_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 256 'load' 'conv_out_3_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 257 [2/2] (3.25ns)   --->   "%conv_out_4_load_24 = load float* %conv_out_4_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 257 'load' 'conv_out_4_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 258 [2/2] (3.25ns)   --->   "%conv_out_5_load_24 = load float* %conv_out_5_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 258 'load' 'conv_out_5_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 259 [2/2] (3.25ns)   --->   "%conv_out_0_load_28 = load float* %conv_out_0_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 259 'load' 'conv_out_0_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 260 [2/2] (3.25ns)   --->   "%conv_out_1_load_28 = load float* %conv_out_1_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 260 'load' 'conv_out_1_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 261 [2/2] (3.25ns)   --->   "%conv_out_2_load_28 = load float* %conv_out_2_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 261 'load' 'conv_out_2_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 262 [2/2] (3.25ns)   --->   "%conv_out_3_load_28 = load float* %conv_out_3_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 262 'load' 'conv_out_3_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 263 [2/2] (3.25ns)   --->   "%conv_out_4_load_28 = load float* %conv_out_4_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 263 'load' 'conv_out_4_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 264 [2/2] (3.25ns)   --->   "%conv_out_5_load_28 = load float* %conv_out_5_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 264 'load' 'conv_out_5_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 6 <SV = 5> <Delay = 11.0>
ST_6 : Operation 265 [1/1] (1.73ns)   --->   "%add_ln29_12 = add i10 16, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 265 'add' 'add_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i10 %add_ln29_12 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 266 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%conv_out_0_addr_32 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 267 'getelementptr' 'conv_out_0_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln29_14 = add i10 18, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 268 'add' 'add_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i10 %add_ln29_14 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 269 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%conv_out_0_addr_36 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 270 'getelementptr' 'conv_out_0_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%conv_out_1_addr_32 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 271 'getelementptr' 'conv_out_1_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%conv_out_1_addr_36 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 272 'getelementptr' 'conv_out_1_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%conv_out_2_addr_32 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 273 'getelementptr' 'conv_out_2_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%conv_out_2_addr_36 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 274 'getelementptr' 'conv_out_2_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%conv_out_3_addr_32 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 275 'getelementptr' 'conv_out_3_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%conv_out_3_addr_36 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 276 'getelementptr' 'conv_out_3_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%conv_out_4_addr_32 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 277 'getelementptr' 'conv_out_4_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%conv_out_4_addr_36 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 278 'getelementptr' 'conv_out_4_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%conv_out_5_addr_32 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 279 'getelementptr' 'conv_out_5_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%conv_out_5_addr_36 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 280 'getelementptr' 'conv_out_5_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast float %tmp_61 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 281 'bitcast' 'bitcast_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_28, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 282 'partselect' 'tmp_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i32 %bitcast_ln29_28 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 283 'trunc' 'trunc_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (1.55ns)   --->   "%icmp_ln29_56 = icmp ne i8 %tmp_62, -1" [maxpool/max_pool.cpp:29]   --->   Operation 284 'icmp' 'icmp_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (2.44ns)   --->   "%icmp_ln29_57 = icmp eq i23 %trunc_ln29_30, 0" [maxpool/max_pool.cpp:29]   --->   Operation 285 'icmp' 'icmp_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, %icmp_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 286 'or' 'or_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %tmp_61, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 287 'fcmp' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%and_ln29_28 = and i1 %or_ln29_28, %tmp_63" [maxpool/max_pool.cpp:29]   --->   Operation 288 'and' 'and_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_16 = select i1 %and_ln29_28, float %tmp_61, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 289 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln29_35 = bitcast float %tmp_76 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 290 'bitcast' 'bitcast_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_35, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 291 'partselect' 'tmp_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln29_37 = trunc i32 %bitcast_ln29_35 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 292 'trunc' 'trunc_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (1.55ns)   --->   "%icmp_ln29_70 = icmp ne i8 %tmp_77, -1" [maxpool/max_pool.cpp:29]   --->   Operation 293 'icmp' 'icmp_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (2.44ns)   --->   "%icmp_ln29_71 = icmp eq i23 %trunc_ln29_37, 0" [maxpool/max_pool.cpp:29]   --->   Operation 294 'icmp' 'icmp_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%or_ln29_35 = or i1 %icmp_ln29_71, %icmp_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 295 'or' 'or_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/2] (5.43ns)   --->   "%tmp_78 = fcmp ogt float %tmp_76, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 296 'fcmp' 'tmp_78' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%and_ln29_35 = and i1 %or_ln29_35, %tmp_78" [maxpool/max_pool.cpp:29]   --->   Operation 297 'and' 'and_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_20 = select i1 %and_ln29_35, float %tmp_76, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 298 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 299 [1/2] (3.25ns)   --->   "%conv_out_0_load_24 = load float* %conv_out_0_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 299 'load' 'conv_out_0_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 300 [1/2] (3.25ns)   --->   "%conv_out_1_load_24 = load float* %conv_out_1_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 300 'load' 'conv_out_1_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 301 [1/2] (3.25ns)   --->   "%conv_out_2_load_24 = load float* %conv_out_2_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 301 'load' 'conv_out_2_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 302 [1/2] (3.25ns)   --->   "%conv_out_3_load_24 = load float* %conv_out_3_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 302 'load' 'conv_out_3_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 303 [1/2] (3.25ns)   --->   "%conv_out_4_load_24 = load float* %conv_out_4_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 303 'load' 'conv_out_4_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 304 [1/2] (3.25ns)   --->   "%conv_out_5_load_24 = load float* %conv_out_5_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 304 'load' 'conv_out_5_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 305 [1/1] (2.32ns)   --->   "%tmp_91 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_24, float %conv_out_1_load_24, float %conv_out_2_load_24, float %conv_out_3_load_24, float %conv_out_4_load_24, float %conv_out_5_load_24, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 305 'mux' 'tmp_91' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [2/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %tmp_91, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 306 'fcmp' 'tmp_93' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/2] (3.25ns)   --->   "%conv_out_0_load_28 = load float* %conv_out_0_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 307 'load' 'conv_out_0_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 308 [1/2] (3.25ns)   --->   "%conv_out_1_load_28 = load float* %conv_out_1_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 308 'load' 'conv_out_1_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 309 [1/2] (3.25ns)   --->   "%conv_out_2_load_28 = load float* %conv_out_2_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 309 'load' 'conv_out_2_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 310 [1/2] (3.25ns)   --->   "%conv_out_3_load_28 = load float* %conv_out_3_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 310 'load' 'conv_out_3_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 311 [1/2] (3.25ns)   --->   "%conv_out_4_load_28 = load float* %conv_out_4_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 311 'load' 'conv_out_4_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 312 [1/2] (3.25ns)   --->   "%conv_out_5_load_28 = load float* %conv_out_5_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 312 'load' 'conv_out_5_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 313 [1/1] (2.32ns)   --->   "%tmp_106 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_28, float %conv_out_1_load_28, float %conv_out_2_load_28, float %conv_out_3_load_28, float %conv_out_4_load_28, float %conv_out_5_load_28, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 313 'mux' 'tmp_106' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [2/2] (5.43ns)   --->   "%tmp_108 = fcmp ogt float %tmp_106, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 314 'fcmp' 'tmp_108' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [2/2] (3.25ns)   --->   "%conv_out_0_load_32 = load float* %conv_out_0_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 315 'load' 'conv_out_0_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 316 [2/2] (3.25ns)   --->   "%conv_out_1_load_32 = load float* %conv_out_1_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 316 'load' 'conv_out_1_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 317 [2/2] (3.25ns)   --->   "%conv_out_2_load_32 = load float* %conv_out_2_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 317 'load' 'conv_out_2_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 318 [2/2] (3.25ns)   --->   "%conv_out_3_load_32 = load float* %conv_out_3_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 318 'load' 'conv_out_3_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 319 [2/2] (3.25ns)   --->   "%conv_out_4_load_32 = load float* %conv_out_4_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 319 'load' 'conv_out_4_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 320 [2/2] (3.25ns)   --->   "%conv_out_5_load_32 = load float* %conv_out_5_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 320 'load' 'conv_out_5_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 321 [2/2] (3.25ns)   --->   "%conv_out_0_load_36 = load float* %conv_out_0_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 321 'load' 'conv_out_0_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 322 [2/2] (3.25ns)   --->   "%conv_out_1_load_36 = load float* %conv_out_1_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 322 'load' 'conv_out_1_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 323 [2/2] (3.25ns)   --->   "%conv_out_2_load_36 = load float* %conv_out_2_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 323 'load' 'conv_out_2_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 324 [2/2] (3.25ns)   --->   "%conv_out_3_load_36 = load float* %conv_out_3_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 324 'load' 'conv_out_3_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 325 [2/2] (3.25ns)   --->   "%conv_out_4_load_36 = load float* %conv_out_4_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 325 'load' 'conv_out_4_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 326 [2/2] (3.25ns)   --->   "%conv_out_5_load_36 = load float* %conv_out_5_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 326 'load' 'conv_out_5_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 7 <SV = 6> <Delay = 11.0>
ST_7 : Operation 327 [1/1] (1.73ns)   --->   "%add_ln29_16 = add i10 20, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 327 'add' 'add_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i10 %add_ln29_16 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 328 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%conv_out_0_addr_40 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 329 'getelementptr' 'conv_out_0_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (1.73ns)   --->   "%add_ln29_18 = add i10 22, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 330 'add' 'add_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i10 %add_ln29_18 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 331 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%conv_out_0_addr_44 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 332 'getelementptr' 'conv_out_0_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%conv_out_1_addr_40 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 333 'getelementptr' 'conv_out_1_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%conv_out_1_addr_44 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 334 'getelementptr' 'conv_out_1_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%conv_out_2_addr_40 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 335 'getelementptr' 'conv_out_2_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%conv_out_2_addr_44 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 336 'getelementptr' 'conv_out_2_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%conv_out_3_addr_40 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 337 'getelementptr' 'conv_out_3_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%conv_out_3_addr_44 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 338 'getelementptr' 'conv_out_3_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%conv_out_4_addr_40 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 339 'getelementptr' 'conv_out_4_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%conv_out_4_addr_44 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 340 'getelementptr' 'conv_out_4_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%conv_out_5_addr_40 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 341 'getelementptr' 'conv_out_5_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%conv_out_5_addr_44 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 342 'getelementptr' 'conv_out_5_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln29_42 = bitcast float %tmp_91 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 343 'bitcast' 'bitcast_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_42, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 344 'partselect' 'tmp_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln29_44 = trunc i32 %bitcast_ln29_42 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 345 'trunc' 'trunc_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (1.55ns)   --->   "%icmp_ln29_84 = icmp ne i8 %tmp_92, -1" [maxpool/max_pool.cpp:29]   --->   Operation 346 'icmp' 'icmp_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (2.44ns)   --->   "%icmp_ln29_85 = icmp eq i23 %trunc_ln29_44, 0" [maxpool/max_pool.cpp:29]   --->   Operation 347 'icmp' 'icmp_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%or_ln29_42 = or i1 %icmp_ln29_85, %icmp_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 348 'or' 'or_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %tmp_91, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 349 'fcmp' 'tmp_93' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%and_ln29_42 = and i1 %or_ln29_42, %tmp_93" [maxpool/max_pool.cpp:29]   --->   Operation 350 'and' 'and_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_24 = select i1 %and_ln29_42, float %tmp_91, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 351 'select' 'select_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln29_49 = bitcast float %tmp_106 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 352 'bitcast' 'bitcast_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_49, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 353 'partselect' 'tmp_107' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln29_51 = trunc i32 %bitcast_ln29_49 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 354 'trunc' 'trunc_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (1.55ns)   --->   "%icmp_ln29_98 = icmp ne i8 %tmp_107, -1" [maxpool/max_pool.cpp:29]   --->   Operation 355 'icmp' 'icmp_ln29_98' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (2.44ns)   --->   "%icmp_ln29_99 = icmp eq i23 %trunc_ln29_51, 0" [maxpool/max_pool.cpp:29]   --->   Operation 356 'icmp' 'icmp_ln29_99' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%or_ln29_49 = or i1 %icmp_ln29_99, %icmp_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 357 'or' 'or_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/2] (5.43ns)   --->   "%tmp_108 = fcmp ogt float %tmp_106, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 358 'fcmp' 'tmp_108' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%and_ln29_49 = and i1 %or_ln29_49, %tmp_108" [maxpool/max_pool.cpp:29]   --->   Operation 359 'and' 'and_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_28 = select i1 %and_ln29_49, float %tmp_106, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 360 'select' 'select_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 361 [1/2] (3.25ns)   --->   "%conv_out_0_load_32 = load float* %conv_out_0_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 361 'load' 'conv_out_0_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 362 [1/2] (3.25ns)   --->   "%conv_out_1_load_32 = load float* %conv_out_1_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 362 'load' 'conv_out_1_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 363 [1/2] (3.25ns)   --->   "%conv_out_2_load_32 = load float* %conv_out_2_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 363 'load' 'conv_out_2_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 364 [1/2] (3.25ns)   --->   "%conv_out_3_load_32 = load float* %conv_out_3_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 364 'load' 'conv_out_3_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 365 [1/2] (3.25ns)   --->   "%conv_out_4_load_32 = load float* %conv_out_4_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 365 'load' 'conv_out_4_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 366 [1/2] (3.25ns)   --->   "%conv_out_5_load_32 = load float* %conv_out_5_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 366 'load' 'conv_out_5_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 367 [1/1] (2.32ns)   --->   "%tmp_121 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_32, float %conv_out_1_load_32, float %conv_out_2_load_32, float %conv_out_3_load_32, float %conv_out_4_load_32, float %conv_out_5_load_32, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 367 'mux' 'tmp_121' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [2/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %tmp_121, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 368 'fcmp' 'tmp_123' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/2] (3.25ns)   --->   "%conv_out_0_load_36 = load float* %conv_out_0_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 369 'load' 'conv_out_0_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 370 [1/2] (3.25ns)   --->   "%conv_out_1_load_36 = load float* %conv_out_1_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 370 'load' 'conv_out_1_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 371 [1/2] (3.25ns)   --->   "%conv_out_2_load_36 = load float* %conv_out_2_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 371 'load' 'conv_out_2_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 372 [1/2] (3.25ns)   --->   "%conv_out_3_load_36 = load float* %conv_out_3_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 372 'load' 'conv_out_3_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 373 [1/2] (3.25ns)   --->   "%conv_out_4_load_36 = load float* %conv_out_4_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 373 'load' 'conv_out_4_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 374 [1/2] (3.25ns)   --->   "%conv_out_5_load_36 = load float* %conv_out_5_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 374 'load' 'conv_out_5_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 375 [1/1] (2.32ns)   --->   "%tmp_136 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_36, float %conv_out_1_load_36, float %conv_out_2_load_36, float %conv_out_3_load_36, float %conv_out_4_load_36, float %conv_out_5_load_36, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 375 'mux' 'tmp_136' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [2/2] (5.43ns)   --->   "%tmp_138 = fcmp ogt float %tmp_136, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 376 'fcmp' 'tmp_138' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [2/2] (3.25ns)   --->   "%conv_out_0_load_40 = load float* %conv_out_0_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 377 'load' 'conv_out_0_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 378 [2/2] (3.25ns)   --->   "%conv_out_1_load_40 = load float* %conv_out_1_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 378 'load' 'conv_out_1_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 379 [2/2] (3.25ns)   --->   "%conv_out_2_load_40 = load float* %conv_out_2_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 379 'load' 'conv_out_2_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 380 [2/2] (3.25ns)   --->   "%conv_out_3_load_40 = load float* %conv_out_3_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 380 'load' 'conv_out_3_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 381 [2/2] (3.25ns)   --->   "%conv_out_4_load_40 = load float* %conv_out_4_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 381 'load' 'conv_out_4_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 382 [2/2] (3.25ns)   --->   "%conv_out_5_load_40 = load float* %conv_out_5_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 382 'load' 'conv_out_5_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 383 [2/2] (3.25ns)   --->   "%conv_out_0_load_44 = load float* %conv_out_0_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 383 'load' 'conv_out_0_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 384 [2/2] (3.25ns)   --->   "%conv_out_1_load_44 = load float* %conv_out_1_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 384 'load' 'conv_out_1_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 385 [2/2] (3.25ns)   --->   "%conv_out_2_load_44 = load float* %conv_out_2_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 385 'load' 'conv_out_2_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 386 [2/2] (3.25ns)   --->   "%conv_out_3_load_44 = load float* %conv_out_3_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 386 'load' 'conv_out_3_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 387 [2/2] (3.25ns)   --->   "%conv_out_4_load_44 = load float* %conv_out_4_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 387 'load' 'conv_out_4_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 388 [2/2] (3.25ns)   --->   "%conv_out_5_load_44 = load float* %conv_out_5_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 388 'load' 'conv_out_5_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 8 <SV = 7> <Delay = 11.0>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln29_91 = or i10 %trunc_ln29, 1" [maxpool/max_pool.cpp:29]   --->   Operation 389 'or' 'or_ln29_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i10 %or_ln29_91 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 390 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%conv_out_0_addr_1 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 391 'getelementptr' 'conv_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (1.73ns)   --->   "%add_ln29_20 = add i10 24, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 392 'add' 'add_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i10 %add_ln29_20 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 393 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%conv_out_0_addr_48 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 394 'getelementptr' 'conv_out_0_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%conv_out_1_addr_1 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 395 'getelementptr' 'conv_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%conv_out_1_addr_48 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 396 'getelementptr' 'conv_out_1_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%conv_out_2_addr_1 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 397 'getelementptr' 'conv_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%conv_out_2_addr_48 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 398 'getelementptr' 'conv_out_2_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%conv_out_3_addr_1 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 399 'getelementptr' 'conv_out_3_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%conv_out_3_addr_48 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 400 'getelementptr' 'conv_out_3_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%conv_out_4_addr_1 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 401 'getelementptr' 'conv_out_4_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%conv_out_4_addr_48 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 402 'getelementptr' 'conv_out_4_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%conv_out_5_addr_1 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 403 'getelementptr' 'conv_out_5_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%conv_out_5_addr_48 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 404 'getelementptr' 'conv_out_5_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 405 [2/2] (3.25ns)   --->   "%conv_out_0_load_1 = load float* %conv_out_0_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 405 'load' 'conv_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 406 [2/2] (3.25ns)   --->   "%conv_out_1_load_1 = load float* %conv_out_1_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 406 'load' 'conv_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 407 [2/2] (3.25ns)   --->   "%conv_out_2_load_1 = load float* %conv_out_2_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 407 'load' 'conv_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 408 [2/2] (3.25ns)   --->   "%conv_out_3_load_1 = load float* %conv_out_3_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 408 'load' 'conv_out_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 409 [2/2] (3.25ns)   --->   "%conv_out_4_load_1 = load float* %conv_out_4_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 409 'load' 'conv_out_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 410 [2/2] (3.25ns)   --->   "%conv_out_5_load_1 = load float* %conv_out_5_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 410 'load' 'conv_out_5_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln29_56 = bitcast float %tmp_121 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 411 'bitcast' 'bitcast_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_56, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 412 'partselect' 'tmp_122' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln29_58 = trunc i32 %bitcast_ln29_56 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 413 'trunc' 'trunc_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (1.55ns)   --->   "%icmp_ln29_112 = icmp ne i8 %tmp_122, -1" [maxpool/max_pool.cpp:29]   --->   Operation 414 'icmp' 'icmp_ln29_112' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (2.44ns)   --->   "%icmp_ln29_113 = icmp eq i23 %trunc_ln29_58, 0" [maxpool/max_pool.cpp:29]   --->   Operation 415 'icmp' 'icmp_ln29_113' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%or_ln29_56 = or i1 %icmp_ln29_113, %icmp_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 416 'or' 'or_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 417 [1/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %tmp_121, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 417 'fcmp' 'tmp_123' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%and_ln29_56 = and i1 %or_ln29_56, %tmp_123" [maxpool/max_pool.cpp:29]   --->   Operation 418 'and' 'and_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_32 = select i1 %and_ln29_56, float %tmp_121, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 419 'select' 'select_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln29_63 = bitcast float %tmp_136 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 420 'bitcast' 'bitcast_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_63, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 421 'partselect' 'tmp_137' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln29_65 = trunc i32 %bitcast_ln29_63 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 422 'trunc' 'trunc_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (1.55ns)   --->   "%icmp_ln29_126 = icmp ne i8 %tmp_137, -1" [maxpool/max_pool.cpp:29]   --->   Operation 423 'icmp' 'icmp_ln29_126' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (2.44ns)   --->   "%icmp_ln29_127 = icmp eq i23 %trunc_ln29_65, 0" [maxpool/max_pool.cpp:29]   --->   Operation 424 'icmp' 'icmp_ln29_127' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%or_ln29_63 = or i1 %icmp_ln29_127, %icmp_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 425 'or' 'or_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/2] (5.43ns)   --->   "%tmp_138 = fcmp ogt float %tmp_136, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 426 'fcmp' 'tmp_138' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%and_ln29_63 = and i1 %or_ln29_63, %tmp_138" [maxpool/max_pool.cpp:29]   --->   Operation 427 'and' 'and_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_36 = select i1 %and_ln29_63, float %tmp_136, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 428 'select' 'select_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 429 [1/2] (3.25ns)   --->   "%conv_out_0_load_40 = load float* %conv_out_0_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 429 'load' 'conv_out_0_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 430 [1/2] (3.25ns)   --->   "%conv_out_1_load_40 = load float* %conv_out_1_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 430 'load' 'conv_out_1_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 431 [1/2] (3.25ns)   --->   "%conv_out_2_load_40 = load float* %conv_out_2_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 431 'load' 'conv_out_2_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 432 [1/2] (3.25ns)   --->   "%conv_out_3_load_40 = load float* %conv_out_3_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 432 'load' 'conv_out_3_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 433 [1/2] (3.25ns)   --->   "%conv_out_4_load_40 = load float* %conv_out_4_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 433 'load' 'conv_out_4_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 434 [1/2] (3.25ns)   --->   "%conv_out_5_load_40 = load float* %conv_out_5_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 434 'load' 'conv_out_5_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 435 [1/1] (2.32ns)   --->   "%tmp_151 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_40, float %conv_out_1_load_40, float %conv_out_2_load_40, float %conv_out_3_load_40, float %conv_out_4_load_40, float %conv_out_5_load_40, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 435 'mux' 'tmp_151' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [2/2] (5.43ns)   --->   "%tmp_153 = fcmp ogt float %tmp_151, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 436 'fcmp' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [1/2] (3.25ns)   --->   "%conv_out_0_load_44 = load float* %conv_out_0_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 437 'load' 'conv_out_0_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 438 [1/2] (3.25ns)   --->   "%conv_out_1_load_44 = load float* %conv_out_1_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 438 'load' 'conv_out_1_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 439 [1/2] (3.25ns)   --->   "%conv_out_2_load_44 = load float* %conv_out_2_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 439 'load' 'conv_out_2_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 440 [1/2] (3.25ns)   --->   "%conv_out_3_load_44 = load float* %conv_out_3_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 440 'load' 'conv_out_3_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 441 [1/2] (3.25ns)   --->   "%conv_out_4_load_44 = load float* %conv_out_4_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 441 'load' 'conv_out_4_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 442 [1/2] (3.25ns)   --->   "%conv_out_5_load_44 = load float* %conv_out_5_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 442 'load' 'conv_out_5_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 443 [1/1] (2.32ns)   --->   "%tmp_166 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_44, float %conv_out_1_load_44, float %conv_out_2_load_44, float %conv_out_3_load_44, float %conv_out_4_load_44, float %conv_out_5_load_44, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 443 'mux' 'tmp_166' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [2/2] (5.43ns)   --->   "%tmp_168 = fcmp ogt float %tmp_166, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 444 'fcmp' 'tmp_168' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [2/2] (3.25ns)   --->   "%conv_out_0_load_48 = load float* %conv_out_0_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 445 'load' 'conv_out_0_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 446 [2/2] (3.25ns)   --->   "%conv_out_1_load_48 = load float* %conv_out_1_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 446 'load' 'conv_out_1_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 447 [2/2] (3.25ns)   --->   "%conv_out_2_load_48 = load float* %conv_out_2_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 447 'load' 'conv_out_2_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 448 [2/2] (3.25ns)   --->   "%conv_out_3_load_48 = load float* %conv_out_3_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 448 'load' 'conv_out_3_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 449 [2/2] (3.25ns)   --->   "%conv_out_4_load_48 = load float* %conv_out_4_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 449 'load' 'conv_out_4_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 450 [2/2] (3.25ns)   --->   "%conv_out_5_load_48 = load float* %conv_out_5_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 450 'load' 'conv_out_5_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 9 <SV = 8> <Delay = 11.0>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln29_93 = or i10 %trunc_ln29, 3" [maxpool/max_pool.cpp:29]   --->   Operation 451 'or' 'or_ln29_93' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i10 %or_ln29_93 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 452 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%conv_out_0_addr_5 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 453 'getelementptr' 'conv_out_0_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i10 5, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 454 'add' 'add_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i10 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 455 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%conv_out_0_addr_9 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 456 'getelementptr' 'conv_out_0_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%conv_out_1_addr_5 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 457 'getelementptr' 'conv_out_1_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%conv_out_1_addr_9 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 458 'getelementptr' 'conv_out_1_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%conv_out_2_addr_5 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 459 'getelementptr' 'conv_out_2_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.00ns)   --->   "%conv_out_2_addr_9 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 460 'getelementptr' 'conv_out_2_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%conv_out_3_addr_5 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 461 'getelementptr' 'conv_out_3_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%conv_out_3_addr_9 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 462 'getelementptr' 'conv_out_3_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%conv_out_4_addr_5 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 463 'getelementptr' 'conv_out_4_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%conv_out_4_addr_9 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 464 'getelementptr' 'conv_out_4_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%conv_out_5_addr_5 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 465 'getelementptr' 'conv_out_5_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%conv_out_5_addr_9 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 466 'getelementptr' 'conv_out_5_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 467 [1/2] (3.25ns)   --->   "%conv_out_0_load_1 = load float* %conv_out_0_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 467 'load' 'conv_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 468 [1/2] (3.25ns)   --->   "%conv_out_1_load_1 = load float* %conv_out_1_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 468 'load' 'conv_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 469 [1/2] (3.25ns)   --->   "%conv_out_2_load_1 = load float* %conv_out_2_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 469 'load' 'conv_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 470 [1/2] (3.25ns)   --->   "%conv_out_3_load_1 = load float* %conv_out_3_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 470 'load' 'conv_out_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 471 [1/2] (3.25ns)   --->   "%conv_out_4_load_1 = load float* %conv_out_4_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 471 'load' 'conv_out_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 472 [1/2] (3.25ns)   --->   "%conv_out_5_load_1 = load float* %conv_out_5_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 472 'load' 'conv_out_5_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 473 [1/1] (2.32ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_1, float %conv_out_1_load_1, float %conv_out_2_load_1, float %conv_out_3_load_1, float %conv_out_4_load_1, float %conv_out_5_load_1, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 473 'mux' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_5, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 474 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 475 [2/2] (3.25ns)   --->   "%conv_out_0_load_5 = load float* %conv_out_0_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 475 'load' 'conv_out_0_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 476 [2/2] (3.25ns)   --->   "%conv_out_1_load_5 = load float* %conv_out_1_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 476 'load' 'conv_out_1_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 477 [2/2] (3.25ns)   --->   "%conv_out_2_load_5 = load float* %conv_out_2_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 477 'load' 'conv_out_2_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 478 [2/2] (3.25ns)   --->   "%conv_out_3_load_5 = load float* %conv_out_3_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 478 'load' 'conv_out_3_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 479 [2/2] (3.25ns)   --->   "%conv_out_4_load_5 = load float* %conv_out_4_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 479 'load' 'conv_out_4_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 480 [2/2] (3.25ns)   --->   "%conv_out_5_load_5 = load float* %conv_out_5_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 480 'load' 'conv_out_5_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 481 [2/2] (3.25ns)   --->   "%conv_out_0_load_9 = load float* %conv_out_0_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 481 'load' 'conv_out_0_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 482 [2/2] (3.25ns)   --->   "%conv_out_1_load_9 = load float* %conv_out_1_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 482 'load' 'conv_out_1_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 483 [2/2] (3.25ns)   --->   "%conv_out_2_load_9 = load float* %conv_out_2_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 483 'load' 'conv_out_2_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 484 [2/2] (3.25ns)   --->   "%conv_out_3_load_9 = load float* %conv_out_3_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 484 'load' 'conv_out_3_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 485 [2/2] (3.25ns)   --->   "%conv_out_4_load_9 = load float* %conv_out_4_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 485 'load' 'conv_out_4_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 486 [2/2] (3.25ns)   --->   "%conv_out_5_load_9 = load float* %conv_out_5_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 486 'load' 'conv_out_5_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln29_70 = bitcast float %tmp_151 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 487 'bitcast' 'bitcast_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_70, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 488 'partselect' 'tmp_152' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln29_72 = trunc i32 %bitcast_ln29_70 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 489 'trunc' 'trunc_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (1.55ns)   --->   "%icmp_ln29_140 = icmp ne i8 %tmp_152, -1" [maxpool/max_pool.cpp:29]   --->   Operation 490 'icmp' 'icmp_ln29_140' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/1] (2.44ns)   --->   "%icmp_ln29_141 = icmp eq i23 %trunc_ln29_72, 0" [maxpool/max_pool.cpp:29]   --->   Operation 491 'icmp' 'icmp_ln29_141' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%or_ln29_70 = or i1 %icmp_ln29_141, %icmp_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 492 'or' 'or_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 493 [1/2] (5.43ns)   --->   "%tmp_153 = fcmp ogt float %tmp_151, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 493 'fcmp' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%and_ln29_70 = and i1 %or_ln29_70, %tmp_153" [maxpool/max_pool.cpp:29]   --->   Operation 494 'and' 'and_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_40 = select i1 %and_ln29_70, float %tmp_151, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 495 'select' 'select_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 496 [1/1] (0.00ns)   --->   "%bitcast_ln29_77 = bitcast float %tmp_166 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 496 'bitcast' 'bitcast_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_77, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 497 'partselect' 'tmp_167' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln29_79 = trunc i32 %bitcast_ln29_77 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 498 'trunc' 'trunc_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (1.55ns)   --->   "%icmp_ln29_154 = icmp ne i8 %tmp_167, -1" [maxpool/max_pool.cpp:29]   --->   Operation 499 'icmp' 'icmp_ln29_154' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/1] (2.44ns)   --->   "%icmp_ln29_155 = icmp eq i23 %trunc_ln29_79, 0" [maxpool/max_pool.cpp:29]   --->   Operation 500 'icmp' 'icmp_ln29_155' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%or_ln29_77 = or i1 %icmp_ln29_155, %icmp_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 501 'or' 'or_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [1/2] (5.43ns)   --->   "%tmp_168 = fcmp ogt float %tmp_166, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 502 'fcmp' 'tmp_168' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%and_ln29_77 = and i1 %or_ln29_77, %tmp_168" [maxpool/max_pool.cpp:29]   --->   Operation 503 'and' 'and_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_44 = select i1 %and_ln29_77, float %tmp_166, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 504 'select' 'select_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 505 [1/2] (3.25ns)   --->   "%conv_out_0_load_48 = load float* %conv_out_0_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 505 'load' 'conv_out_0_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 506 [1/2] (3.25ns)   --->   "%conv_out_1_load_48 = load float* %conv_out_1_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 506 'load' 'conv_out_1_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 507 [1/2] (3.25ns)   --->   "%conv_out_2_load_48 = load float* %conv_out_2_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 507 'load' 'conv_out_2_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 508 [1/2] (3.25ns)   --->   "%conv_out_3_load_48 = load float* %conv_out_3_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 508 'load' 'conv_out_3_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 509 [1/2] (3.25ns)   --->   "%conv_out_4_load_48 = load float* %conv_out_4_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 509 'load' 'conv_out_4_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 510 [1/2] (3.25ns)   --->   "%conv_out_5_load_48 = load float* %conv_out_5_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 510 'load' 'conv_out_5_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 511 [1/1] (2.32ns)   --->   "%tmp_181 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_48, float %conv_out_1_load_48, float %conv_out_2_load_48, float %conv_out_3_load_48, float %conv_out_4_load_48, float %conv_out_5_load_48, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 511 'mux' 'tmp_181' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 512 [2/2] (5.43ns)   --->   "%tmp_183 = fcmp ogt float %tmp_181, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 512 'fcmp' 'tmp_183' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.0>
ST_10 : Operation 513 [1/1] (1.73ns)   --->   "%add_ln29_3 = add i10 7, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 513 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i10 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 514 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%conv_out_0_addr_13 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 515 'getelementptr' 'conv_out_0_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (1.73ns)   --->   "%add_ln29_5 = add i10 9, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 516 'add' 'add_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i10 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 517 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%conv_out_0_addr_17 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 518 'getelementptr' 'conv_out_0_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%conv_out_1_addr_13 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 519 'getelementptr' 'conv_out_1_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%conv_out_1_addr_17 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 520 'getelementptr' 'conv_out_1_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%conv_out_2_addr_13 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 521 'getelementptr' 'conv_out_2_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%conv_out_2_addr_17 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 522 'getelementptr' 'conv_out_2_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%conv_out_3_addr_13 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 523 'getelementptr' 'conv_out_3_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%conv_out_3_addr_17 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 524 'getelementptr' 'conv_out_3_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%conv_out_4_addr_13 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 525 'getelementptr' 'conv_out_4_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (0.00ns)   --->   "%conv_out_4_addr_17 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 526 'getelementptr' 'conv_out_4_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 527 [1/1] (0.00ns)   --->   "%conv_out_5_addr_13 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 527 'getelementptr' 'conv_out_5_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 528 [1/1] (0.00ns)   --->   "%conv_out_5_addr_17 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 528 'getelementptr' 'conv_out_5_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %tmp_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 529 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 530 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 531 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 532 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 533 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 534 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_6, -1" [maxpool/max_pool.cpp:29]   --->   Operation 535 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 536 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 537 'or' 'or_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 538 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 539 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 539 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 540 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 541 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 542 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_5, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 542 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_8" [maxpool/max_pool.cpp:29]   --->   Operation 543 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 544 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %tmp_5, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 544 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 545 [1/2] (3.25ns)   --->   "%conv_out_0_load_5 = load float* %conv_out_0_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 545 'load' 'conv_out_0_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 546 [1/2] (3.25ns)   --->   "%conv_out_1_load_5 = load float* %conv_out_1_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 546 'load' 'conv_out_1_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 547 [1/2] (3.25ns)   --->   "%conv_out_2_load_5 = load float* %conv_out_2_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 547 'load' 'conv_out_2_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 548 [1/2] (3.25ns)   --->   "%conv_out_3_load_5 = load float* %conv_out_3_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 548 'load' 'conv_out_3_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 549 [1/2] (3.25ns)   --->   "%conv_out_4_load_5 = load float* %conv_out_4_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 549 'load' 'conv_out_4_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 550 [1/2] (3.25ns)   --->   "%conv_out_5_load_5 = load float* %conv_out_5_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 550 'load' 'conv_out_5_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 551 [1/1] (2.32ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_5, float %conv_out_1_load_5, float %conv_out_2_load_5, float %conv_out_3_load_5, float %conv_out_4_load_5, float %conv_out_5_load_5, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 551 'mux' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 552 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %tmp_19, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 552 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/2] (3.25ns)   --->   "%conv_out_0_load_9 = load float* %conv_out_0_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 553 'load' 'conv_out_0_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 554 [1/2] (3.25ns)   --->   "%conv_out_1_load_9 = load float* %conv_out_1_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 554 'load' 'conv_out_1_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 555 [1/2] (3.25ns)   --->   "%conv_out_2_load_9 = load float* %conv_out_2_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 555 'load' 'conv_out_2_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 556 [1/2] (3.25ns)   --->   "%conv_out_3_load_9 = load float* %conv_out_3_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 556 'load' 'conv_out_3_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 557 [1/2] (3.25ns)   --->   "%conv_out_4_load_9 = load float* %conv_out_4_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 557 'load' 'conv_out_4_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 558 [1/2] (3.25ns)   --->   "%conv_out_5_load_9 = load float* %conv_out_5_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 558 'load' 'conv_out_5_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 559 [1/1] (2.32ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_9, float %conv_out_1_load_9, float %conv_out_2_load_9, float %conv_out_3_load_9, float %conv_out_4_load_9, float %conv_out_5_load_9, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 559 'mux' 'tmp_34' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 560 [2/2] (5.43ns)   --->   "%tmp_37 = fcmp ogt float %tmp_34, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 560 'fcmp' 'tmp_37' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 561 [2/2] (3.25ns)   --->   "%conv_out_0_load_13 = load float* %conv_out_0_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 561 'load' 'conv_out_0_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 562 [2/2] (3.25ns)   --->   "%conv_out_1_load_13 = load float* %conv_out_1_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 562 'load' 'conv_out_1_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 563 [2/2] (3.25ns)   --->   "%conv_out_2_load_13 = load float* %conv_out_2_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 563 'load' 'conv_out_2_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 564 [2/2] (3.25ns)   --->   "%conv_out_3_load_13 = load float* %conv_out_3_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 564 'load' 'conv_out_3_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 565 [2/2] (3.25ns)   --->   "%conv_out_4_load_13 = load float* %conv_out_4_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 565 'load' 'conv_out_4_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 566 [2/2] (3.25ns)   --->   "%conv_out_5_load_13 = load float* %conv_out_5_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 566 'load' 'conv_out_5_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 567 [2/2] (3.25ns)   --->   "%conv_out_0_load_17 = load float* %conv_out_0_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 567 'load' 'conv_out_0_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 568 [2/2] (3.25ns)   --->   "%conv_out_1_load_17 = load float* %conv_out_1_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 568 'load' 'conv_out_1_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 569 [2/2] (3.25ns)   --->   "%conv_out_2_load_17 = load float* %conv_out_2_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 569 'load' 'conv_out_2_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 570 [2/2] (3.25ns)   --->   "%conv_out_3_load_17 = load float* %conv_out_3_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 570 'load' 'conv_out_3_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 571 [2/2] (3.25ns)   --->   "%conv_out_4_load_17 = load float* %conv_out_4_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 571 'load' 'conv_out_4_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 572 [2/2] (3.25ns)   --->   "%conv_out_5_load_17 = load float* %conv_out_5_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 572 'load' 'conv_out_5_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln29_84 = bitcast float %tmp_181 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 573 'bitcast' 'bitcast_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_182 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_84, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 574 'partselect' 'tmp_182' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln29_86 = trunc i32 %bitcast_ln29_84 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 575 'trunc' 'trunc_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (1.55ns)   --->   "%icmp_ln29_168 = icmp ne i8 %tmp_182, -1" [maxpool/max_pool.cpp:29]   --->   Operation 576 'icmp' 'icmp_ln29_168' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 577 [1/1] (2.44ns)   --->   "%icmp_ln29_169 = icmp eq i23 %trunc_ln29_86, 0" [maxpool/max_pool.cpp:29]   --->   Operation 577 'icmp' 'icmp_ln29_169' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%or_ln29_84 = or i1 %icmp_ln29_169, %icmp_ln29_168" [maxpool/max_pool.cpp:29]   --->   Operation 578 'or' 'or_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 579 [1/2] (5.43ns)   --->   "%tmp_183 = fcmp ogt float %tmp_181, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 579 'fcmp' 'tmp_183' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%and_ln29_84 = and i1 %or_ln29_84, %tmp_183" [maxpool/max_pool.cpp:29]   --->   Operation 580 'and' 'and_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 581 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_48 = select i1 %and_ln29_84, float %tmp_181, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 581 'select' 'select_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.0>
ST_11 : Operation 582 [1/1] (1.73ns)   --->   "%add_ln29_7 = add i10 11, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 582 'add' 'add_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i10 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 583 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (0.00ns)   --->   "%conv_out_0_addr_21 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 584 'getelementptr' 'conv_out_0_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 585 [1/1] (1.73ns)   --->   "%add_ln29_9 = add i10 13, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 585 'add' 'add_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i10 %add_ln29_9 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 586 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 587 [1/1] (0.00ns)   --->   "%conv_out_0_addr_25 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 587 'getelementptr' 'conv_out_0_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 588 [1/1] (0.00ns)   --->   "%conv_out_1_addr_21 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 588 'getelementptr' 'conv_out_1_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 589 [1/1] (0.00ns)   --->   "%conv_out_1_addr_25 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 589 'getelementptr' 'conv_out_1_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 590 [1/1] (0.00ns)   --->   "%conv_out_2_addr_21 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 590 'getelementptr' 'conv_out_2_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 591 [1/1] (0.00ns)   --->   "%conv_out_2_addr_25 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 591 'getelementptr' 'conv_out_2_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 592 [1/1] (0.00ns)   --->   "%conv_out_3_addr_21 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 592 'getelementptr' 'conv_out_3_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 593 [1/1] (0.00ns)   --->   "%conv_out_3_addr_25 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 593 'getelementptr' 'conv_out_3_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 594 [1/1] (0.00ns)   --->   "%conv_out_4_addr_21 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 594 'getelementptr' 'conv_out_4_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 595 [1/1] (0.00ns)   --->   "%conv_out_4_addr_25 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 595 'getelementptr' 'conv_out_4_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 596 [1/1] (0.00ns)   --->   "%conv_out_5_addr_21 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 596 'getelementptr' 'conv_out_5_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 597 [1/1] (0.00ns)   --->   "%conv_out_5_addr_25 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 597 'getelementptr' 'conv_out_5_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %tmp_19 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 598 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 599 'partselect' 'tmp_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 600 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 601 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 602 'partselect' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 603 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 604 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 605 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 605 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 606 'or' 'or_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 607 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 607 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 608 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 608 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 609 'or' 'or_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 610 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 611 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %tmp_19, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 611 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 612 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_22" [maxpool/max_pool.cpp:29]   --->   Operation 612 'and' 'and_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 613 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_9, float %tmp_19, float %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 613 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 614 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %tmp_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 614 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 615 'partselect' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_15 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 616 'trunc' 'trunc_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %select_ln29_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 617 'bitcast' 'bitcast_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 618 'partselect' 'tmp_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_16 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 619 'trunc' 'trunc_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 620 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_35, -1" [maxpool/max_pool.cpp:29]   --->   Operation 620 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_17, 0" [maxpool/max_pool.cpp:29]   --->   Operation 621 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 622 'or' 'or_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_36, -1" [maxpool/max_pool.cpp:29]   --->   Operation 623 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_18, 0" [maxpool/max_pool.cpp:29]   --->   Operation 624 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 625 'or' 'or_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%and_ln29_15 = and i1 %or_ln29_15, %or_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 626 'and' 'and_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [1/2] (5.43ns)   --->   "%tmp_37 = fcmp ogt float %tmp_34, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 627 'fcmp' 'tmp_37' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_16 = and i1 %and_ln29_15, %tmp_37" [maxpool/max_pool.cpp:29]   --->   Operation 628 'and' 'and_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_16, float %tmp_34, float %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 629 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 630 [1/2] (3.25ns)   --->   "%conv_out_0_load_13 = load float* %conv_out_0_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 630 'load' 'conv_out_0_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 631 [1/2] (3.25ns)   --->   "%conv_out_1_load_13 = load float* %conv_out_1_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 631 'load' 'conv_out_1_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 632 [1/2] (3.25ns)   --->   "%conv_out_2_load_13 = load float* %conv_out_2_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 632 'load' 'conv_out_2_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 633 [1/2] (3.25ns)   --->   "%conv_out_3_load_13 = load float* %conv_out_3_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 633 'load' 'conv_out_3_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 634 [1/2] (3.25ns)   --->   "%conv_out_4_load_13 = load float* %conv_out_4_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 634 'load' 'conv_out_4_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 635 [1/2] (3.25ns)   --->   "%conv_out_5_load_13 = load float* %conv_out_5_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 635 'load' 'conv_out_5_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 636 [1/1] (2.32ns)   --->   "%tmp_49 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_13, float %conv_out_1_load_13, float %conv_out_2_load_13, float %conv_out_3_load_13, float %conv_out_4_load_13, float %conv_out_5_load_13, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 636 'mux' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %tmp_49, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 637 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [1/2] (3.25ns)   --->   "%conv_out_0_load_17 = load float* %conv_out_0_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 638 'load' 'conv_out_0_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 639 [1/2] (3.25ns)   --->   "%conv_out_1_load_17 = load float* %conv_out_1_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 639 'load' 'conv_out_1_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 640 [1/2] (3.25ns)   --->   "%conv_out_2_load_17 = load float* %conv_out_2_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 640 'load' 'conv_out_2_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 641 [1/2] (3.25ns)   --->   "%conv_out_3_load_17 = load float* %conv_out_3_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 641 'load' 'conv_out_3_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 642 [1/2] (3.25ns)   --->   "%conv_out_4_load_17 = load float* %conv_out_4_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 642 'load' 'conv_out_4_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 643 [1/2] (3.25ns)   --->   "%conv_out_5_load_17 = load float* %conv_out_5_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 643 'load' 'conv_out_5_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 644 [1/1] (2.32ns)   --->   "%tmp_64 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_17, float %conv_out_1_load_17, float %conv_out_2_load_17, float %conv_out_3_load_17, float %conv_out_4_load_17, float %conv_out_5_load_17, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 644 'mux' 'tmp_64' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 645 [2/2] (5.43ns)   --->   "%tmp_67 = fcmp ogt float %tmp_64, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 645 'fcmp' 'tmp_67' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 646 [2/2] (3.25ns)   --->   "%conv_out_0_load_21 = load float* %conv_out_0_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 646 'load' 'conv_out_0_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 647 [2/2] (3.25ns)   --->   "%conv_out_1_load_21 = load float* %conv_out_1_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 647 'load' 'conv_out_1_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 648 [2/2] (3.25ns)   --->   "%conv_out_2_load_21 = load float* %conv_out_2_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 648 'load' 'conv_out_2_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 649 [2/2] (3.25ns)   --->   "%conv_out_3_load_21 = load float* %conv_out_3_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 649 'load' 'conv_out_3_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 650 [2/2] (3.25ns)   --->   "%conv_out_4_load_21 = load float* %conv_out_4_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 650 'load' 'conv_out_4_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 651 [2/2] (3.25ns)   --->   "%conv_out_5_load_21 = load float* %conv_out_5_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 651 'load' 'conv_out_5_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 652 [2/2] (3.25ns)   --->   "%conv_out_0_load_25 = load float* %conv_out_0_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 652 'load' 'conv_out_0_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 653 [2/2] (3.25ns)   --->   "%conv_out_1_load_25 = load float* %conv_out_1_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 653 'load' 'conv_out_1_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 654 [2/2] (3.25ns)   --->   "%conv_out_2_load_25 = load float* %conv_out_2_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 654 'load' 'conv_out_2_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 655 [2/2] (3.25ns)   --->   "%conv_out_3_load_25 = load float* %conv_out_3_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 655 'load' 'conv_out_3_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 656 [2/2] (3.25ns)   --->   "%conv_out_4_load_25 = load float* %conv_out_4_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 656 'load' 'conv_out_4_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 657 [2/2] (3.25ns)   --->   "%conv_out_5_load_25 = load float* %conv_out_5_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 657 'load' 'conv_out_5_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 12 <SV = 11> <Delay = 11.0>
ST_12 : Operation 658 [1/1] (1.73ns)   --->   "%add_ln29_11 = add i10 15, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 658 'add' 'add_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i10 %add_ln29_11 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 659 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 660 [1/1] (0.00ns)   --->   "%conv_out_0_addr_29 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 660 'getelementptr' 'conv_out_0_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 661 [1/1] (1.73ns)   --->   "%add_ln29_13 = add i10 17, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 661 'add' 'add_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i10 %add_ln29_13 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 662 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%conv_out_0_addr_33 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 663 'getelementptr' 'conv_out_0_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%conv_out_1_addr_29 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 664 'getelementptr' 'conv_out_1_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%conv_out_1_addr_33 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 665 'getelementptr' 'conv_out_1_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%conv_out_2_addr_29 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 666 'getelementptr' 'conv_out_2_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%conv_out_2_addr_33 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 667 'getelementptr' 'conv_out_2_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%conv_out_3_addr_29 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 668 'getelementptr' 'conv_out_3_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%conv_out_3_addr_33 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 669 'getelementptr' 'conv_out_3_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%conv_out_4_addr_29 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 670 'getelementptr' 'conv_out_4_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 671 [1/1] (0.00ns)   --->   "%conv_out_4_addr_33 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 671 'getelementptr' 'conv_out_4_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 672 [1/1] (0.00ns)   --->   "%conv_out_5_addr_29 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 672 'getelementptr' 'conv_out_5_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%conv_out_5_addr_33 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 673 'getelementptr' 'conv_out_5_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %tmp_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 674 'bitcast' 'bitcast_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 675 'partselect' 'tmp_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_22 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 676 'trunc' 'trunc_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %select_ln29_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 677 'bitcast' 'bitcast_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 678 'partselect' 'tmp_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_23 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 679 'trunc' 'trunc_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 680 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_50, -1" [maxpool/max_pool.cpp:29]   --->   Operation 680 'icmp' 'icmp_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_24, 0" [maxpool/max_pool.cpp:29]   --->   Operation 681 'icmp' 'icmp_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 682 'or' 'or_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_51, -1" [maxpool/max_pool.cpp:29]   --->   Operation 683 'icmp' 'icmp_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_25, 0" [maxpool/max_pool.cpp:29]   --->   Operation 684 'icmp' 'icmp_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 685 'or' 'or_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 686 'and' 'and_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 687 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %tmp_49, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 687 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 688 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_52" [maxpool/max_pool.cpp:29]   --->   Operation 688 'and' 'and_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 689 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_13 = select i1 %and_ln29_23, float %tmp_49, float %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 689 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast float %tmp_64 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 690 'bitcast' 'bitcast_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 691 'partselect' 'tmp_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i32 %bitcast_ln29_29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 692 'trunc' 'trunc_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast float %select_ln29_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 693 'bitcast' 'bitcast_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_30, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 694 'partselect' 'tmp_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i32 %bitcast_ln29_30 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 695 'trunc' 'trunc_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (1.55ns)   --->   "%icmp_ln29_58 = icmp ne i8 %tmp_65, -1" [maxpool/max_pool.cpp:29]   --->   Operation 696 'icmp' 'icmp_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 697 [1/1] (2.44ns)   --->   "%icmp_ln29_59 = icmp eq i23 %trunc_ln29_31, 0" [maxpool/max_pool.cpp:29]   --->   Operation 697 'icmp' 'icmp_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, %icmp_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 698 'or' 'or_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 699 [1/1] (1.55ns)   --->   "%icmp_ln29_60 = icmp ne i8 %tmp_66, -1" [maxpool/max_pool.cpp:29]   --->   Operation 699 'icmp' 'icmp_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 700 [1/1] (2.44ns)   --->   "%icmp_ln29_61 = icmp eq i23 %trunc_ln29_32, 0" [maxpool/max_pool.cpp:29]   --->   Operation 700 'icmp' 'icmp_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, %icmp_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 701 'or' 'or_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%and_ln29_29 = and i1 %or_ln29_29, %or_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 702 'and' 'and_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 703 [1/2] (5.43ns)   --->   "%tmp_67 = fcmp ogt float %tmp_64, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 703 'fcmp' 'tmp_67' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_30 = and i1 %and_ln29_29, %tmp_67" [maxpool/max_pool.cpp:29]   --->   Operation 704 'and' 'and_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 705 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %and_ln29_30, float %tmp_64, float %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 705 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 706 [1/2] (3.25ns)   --->   "%conv_out_0_load_21 = load float* %conv_out_0_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 706 'load' 'conv_out_0_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 707 [1/2] (3.25ns)   --->   "%conv_out_1_load_21 = load float* %conv_out_1_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 707 'load' 'conv_out_1_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 708 [1/2] (3.25ns)   --->   "%conv_out_2_load_21 = load float* %conv_out_2_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 708 'load' 'conv_out_2_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 709 [1/2] (3.25ns)   --->   "%conv_out_3_load_21 = load float* %conv_out_3_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 709 'load' 'conv_out_3_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 710 [1/2] (3.25ns)   --->   "%conv_out_4_load_21 = load float* %conv_out_4_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 710 'load' 'conv_out_4_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 711 [1/2] (3.25ns)   --->   "%conv_out_5_load_21 = load float* %conv_out_5_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 711 'load' 'conv_out_5_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 712 [1/1] (2.32ns)   --->   "%tmp_79 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_21, float %conv_out_1_load_21, float %conv_out_2_load_21, float %conv_out_3_load_21, float %conv_out_4_load_21, float %conv_out_5_load_21, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 712 'mux' 'tmp_79' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %tmp_79, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 713 'fcmp' 'tmp_82' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [1/2] (3.25ns)   --->   "%conv_out_0_load_25 = load float* %conv_out_0_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 714 'load' 'conv_out_0_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 715 [1/2] (3.25ns)   --->   "%conv_out_1_load_25 = load float* %conv_out_1_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 715 'load' 'conv_out_1_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 716 [1/2] (3.25ns)   --->   "%conv_out_2_load_25 = load float* %conv_out_2_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 716 'load' 'conv_out_2_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 717 [1/2] (3.25ns)   --->   "%conv_out_3_load_25 = load float* %conv_out_3_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 717 'load' 'conv_out_3_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 718 [1/2] (3.25ns)   --->   "%conv_out_4_load_25 = load float* %conv_out_4_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 718 'load' 'conv_out_4_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 719 [1/2] (3.25ns)   --->   "%conv_out_5_load_25 = load float* %conv_out_5_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 719 'load' 'conv_out_5_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 720 [1/1] (2.32ns)   --->   "%tmp_94 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_25, float %conv_out_1_load_25, float %conv_out_2_load_25, float %conv_out_3_load_25, float %conv_out_4_load_25, float %conv_out_5_load_25, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 720 'mux' 'tmp_94' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [2/2] (5.43ns)   --->   "%tmp_97 = fcmp ogt float %tmp_94, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 721 'fcmp' 'tmp_97' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [2/2] (3.25ns)   --->   "%conv_out_0_load_29 = load float* %conv_out_0_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 722 'load' 'conv_out_0_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 723 [2/2] (3.25ns)   --->   "%conv_out_1_load_29 = load float* %conv_out_1_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 723 'load' 'conv_out_1_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 724 [2/2] (3.25ns)   --->   "%conv_out_2_load_29 = load float* %conv_out_2_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 724 'load' 'conv_out_2_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 725 [2/2] (3.25ns)   --->   "%conv_out_3_load_29 = load float* %conv_out_3_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 725 'load' 'conv_out_3_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 726 [2/2] (3.25ns)   --->   "%conv_out_4_load_29 = load float* %conv_out_4_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 726 'load' 'conv_out_4_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 727 [2/2] (3.25ns)   --->   "%conv_out_5_load_29 = load float* %conv_out_5_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 727 'load' 'conv_out_5_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 728 [2/2] (3.25ns)   --->   "%conv_out_0_load_33 = load float* %conv_out_0_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 728 'load' 'conv_out_0_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 729 [2/2] (3.25ns)   --->   "%conv_out_1_load_33 = load float* %conv_out_1_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 729 'load' 'conv_out_1_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 730 [2/2] (3.25ns)   --->   "%conv_out_2_load_33 = load float* %conv_out_2_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 730 'load' 'conv_out_2_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 731 [2/2] (3.25ns)   --->   "%conv_out_3_load_33 = load float* %conv_out_3_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 731 'load' 'conv_out_3_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 732 [2/2] (3.25ns)   --->   "%conv_out_4_load_33 = load float* %conv_out_4_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 732 'load' 'conv_out_4_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 733 [2/2] (3.25ns)   --->   "%conv_out_5_load_33 = load float* %conv_out_5_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 733 'load' 'conv_out_5_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 13 <SV = 12> <Delay = 11.0>
ST_13 : Operation 734 [1/1] (1.73ns)   --->   "%add_ln29_15 = add i10 19, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 734 'add' 'add_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i10 %add_ln29_15 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 735 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%conv_out_0_addr_37 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 736 'getelementptr' 'conv_out_0_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (1.73ns)   --->   "%add_ln29_17 = add i10 21, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 737 'add' 'add_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i10 %add_ln29_17 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 738 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%conv_out_0_addr_41 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 739 'getelementptr' 'conv_out_0_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%conv_out_1_addr_37 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 740 'getelementptr' 'conv_out_1_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (0.00ns)   --->   "%conv_out_1_addr_41 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 741 'getelementptr' 'conv_out_1_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 742 [1/1] (0.00ns)   --->   "%conv_out_2_addr_37 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 742 'getelementptr' 'conv_out_2_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%conv_out_2_addr_41 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 743 'getelementptr' 'conv_out_2_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%conv_out_3_addr_37 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 744 'getelementptr' 'conv_out_3_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%conv_out_3_addr_41 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 745 'getelementptr' 'conv_out_3_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%conv_out_4_addr_37 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 746 'getelementptr' 'conv_out_4_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%conv_out_4_addr_41 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 747 'getelementptr' 'conv_out_4_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (0.00ns)   --->   "%conv_out_5_addr_37 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 748 'getelementptr' 'conv_out_5_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%conv_out_5_addr_41 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 749 'getelementptr' 'conv_out_5_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%bitcast_ln29_36 = bitcast float %tmp_79 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 750 'bitcast' 'bitcast_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_36, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 751 'partselect' 'tmp_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln29_38 = trunc i32 %bitcast_ln29_36 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 752 'trunc' 'trunc_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 753 [1/1] (0.00ns)   --->   "%bitcast_ln29_37 = bitcast float %select_ln29_20 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 753 'bitcast' 'bitcast_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_37, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 754 'partselect' 'tmp_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln29_39 = trunc i32 %bitcast_ln29_37 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 755 'trunc' 'trunc_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 756 [1/1] (1.55ns)   --->   "%icmp_ln29_72 = icmp ne i8 %tmp_80, -1" [maxpool/max_pool.cpp:29]   --->   Operation 756 'icmp' 'icmp_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 757 [1/1] (2.44ns)   --->   "%icmp_ln29_73 = icmp eq i23 %trunc_ln29_38, 0" [maxpool/max_pool.cpp:29]   --->   Operation 757 'icmp' 'icmp_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_36 = or i1 %icmp_ln29_73, %icmp_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 758 'or' 'or_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 759 [1/1] (1.55ns)   --->   "%icmp_ln29_74 = icmp ne i8 %tmp_81, -1" [maxpool/max_pool.cpp:29]   --->   Operation 759 'icmp' 'icmp_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 760 [1/1] (2.44ns)   --->   "%icmp_ln29_75 = icmp eq i23 %trunc_ln29_39, 0" [maxpool/max_pool.cpp:29]   --->   Operation 760 'icmp' 'icmp_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_37 = or i1 %icmp_ln29_75, %icmp_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 761 'or' 'or_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%and_ln29_36 = and i1 %or_ln29_36, %or_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 762 'and' 'and_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 763 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %tmp_79, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 763 'fcmp' 'tmp_82' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 764 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_37 = and i1 %and_ln29_36, %tmp_82" [maxpool/max_pool.cpp:29]   --->   Operation 764 'and' 'and_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 765 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_21 = select i1 %and_ln29_37, float %tmp_79, float %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 765 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%bitcast_ln29_43 = bitcast float %tmp_94 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 766 'bitcast' 'bitcast_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_43, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 767 'partselect' 'tmp_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln29_45 = trunc i32 %bitcast_ln29_43 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 768 'trunc' 'trunc_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (0.00ns)   --->   "%bitcast_ln29_44 = bitcast float %select_ln29_24 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 769 'bitcast' 'bitcast_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_44, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 770 'partselect' 'tmp_96' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln29_46 = trunc i32 %bitcast_ln29_44 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 771 'trunc' 'trunc_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 772 [1/1] (1.55ns)   --->   "%icmp_ln29_86 = icmp ne i8 %tmp_95, -1" [maxpool/max_pool.cpp:29]   --->   Operation 772 'icmp' 'icmp_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 773 [1/1] (2.44ns)   --->   "%icmp_ln29_87 = icmp eq i23 %trunc_ln29_45, 0" [maxpool/max_pool.cpp:29]   --->   Operation 773 'icmp' 'icmp_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_43 = or i1 %icmp_ln29_87, %icmp_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 774 'or' 'or_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/1] (1.55ns)   --->   "%icmp_ln29_88 = icmp ne i8 %tmp_96, -1" [maxpool/max_pool.cpp:29]   --->   Operation 775 'icmp' 'icmp_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 776 [1/1] (2.44ns)   --->   "%icmp_ln29_89 = icmp eq i23 %trunc_ln29_46, 0" [maxpool/max_pool.cpp:29]   --->   Operation 776 'icmp' 'icmp_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_44 = or i1 %icmp_ln29_89, %icmp_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 777 'or' 'or_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%and_ln29_43 = and i1 %or_ln29_43, %or_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 778 'and' 'and_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [1/2] (5.43ns)   --->   "%tmp_97 = fcmp ogt float %tmp_94, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 779 'fcmp' 'tmp_97' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_44 = and i1 %and_ln29_43, %tmp_97" [maxpool/max_pool.cpp:29]   --->   Operation 780 'and' 'and_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_25 = select i1 %and_ln29_44, float %tmp_94, float %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 781 'select' 'select_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 782 [1/2] (3.25ns)   --->   "%conv_out_0_load_29 = load float* %conv_out_0_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 782 'load' 'conv_out_0_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 783 [1/2] (3.25ns)   --->   "%conv_out_1_load_29 = load float* %conv_out_1_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 783 'load' 'conv_out_1_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 784 [1/2] (3.25ns)   --->   "%conv_out_2_load_29 = load float* %conv_out_2_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 784 'load' 'conv_out_2_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 785 [1/2] (3.25ns)   --->   "%conv_out_3_load_29 = load float* %conv_out_3_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 785 'load' 'conv_out_3_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 786 [1/2] (3.25ns)   --->   "%conv_out_4_load_29 = load float* %conv_out_4_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 786 'load' 'conv_out_4_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 787 [1/2] (3.25ns)   --->   "%conv_out_5_load_29 = load float* %conv_out_5_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 787 'load' 'conv_out_5_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 788 [1/1] (2.32ns)   --->   "%tmp_109 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_29, float %conv_out_1_load_29, float %conv_out_2_load_29, float %conv_out_3_load_29, float %conv_out_4_load_29, float %conv_out_5_load_29, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 788 'mux' 'tmp_109' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [2/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %tmp_109, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 789 'fcmp' 'tmp_112' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 790 [1/2] (3.25ns)   --->   "%conv_out_0_load_33 = load float* %conv_out_0_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 790 'load' 'conv_out_0_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 791 [1/2] (3.25ns)   --->   "%conv_out_1_load_33 = load float* %conv_out_1_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 791 'load' 'conv_out_1_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 792 [1/2] (3.25ns)   --->   "%conv_out_2_load_33 = load float* %conv_out_2_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 792 'load' 'conv_out_2_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 793 [1/2] (3.25ns)   --->   "%conv_out_3_load_33 = load float* %conv_out_3_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 793 'load' 'conv_out_3_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 794 [1/2] (3.25ns)   --->   "%conv_out_4_load_33 = load float* %conv_out_4_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 794 'load' 'conv_out_4_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 795 [1/2] (3.25ns)   --->   "%conv_out_5_load_33 = load float* %conv_out_5_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 795 'load' 'conv_out_5_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 796 [1/1] (2.32ns)   --->   "%tmp_124 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_33, float %conv_out_1_load_33, float %conv_out_2_load_33, float %conv_out_3_load_33, float %conv_out_4_load_33, float %conv_out_5_load_33, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 796 'mux' 'tmp_124' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 797 [2/2] (5.43ns)   --->   "%tmp_127 = fcmp ogt float %tmp_124, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 797 'fcmp' 'tmp_127' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 798 [2/2] (3.25ns)   --->   "%conv_out_0_load_37 = load float* %conv_out_0_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 798 'load' 'conv_out_0_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 799 [2/2] (3.25ns)   --->   "%conv_out_1_load_37 = load float* %conv_out_1_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 799 'load' 'conv_out_1_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 800 [2/2] (3.25ns)   --->   "%conv_out_2_load_37 = load float* %conv_out_2_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 800 'load' 'conv_out_2_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 801 [2/2] (3.25ns)   --->   "%conv_out_3_load_37 = load float* %conv_out_3_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 801 'load' 'conv_out_3_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 802 [2/2] (3.25ns)   --->   "%conv_out_4_load_37 = load float* %conv_out_4_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 802 'load' 'conv_out_4_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 803 [2/2] (3.25ns)   --->   "%conv_out_5_load_37 = load float* %conv_out_5_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 803 'load' 'conv_out_5_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 804 [2/2] (3.25ns)   --->   "%conv_out_0_load_41 = load float* %conv_out_0_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 804 'load' 'conv_out_0_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 805 [2/2] (3.25ns)   --->   "%conv_out_1_load_41 = load float* %conv_out_1_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 805 'load' 'conv_out_1_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 806 [2/2] (3.25ns)   --->   "%conv_out_2_load_41 = load float* %conv_out_2_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 806 'load' 'conv_out_2_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 807 [2/2] (3.25ns)   --->   "%conv_out_3_load_41 = load float* %conv_out_3_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 807 'load' 'conv_out_3_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 808 [2/2] (3.25ns)   --->   "%conv_out_4_load_41 = load float* %conv_out_4_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 808 'load' 'conv_out_4_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_13 : Operation 809 [2/2] (3.25ns)   --->   "%conv_out_5_load_41 = load float* %conv_out_5_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 809 'load' 'conv_out_5_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 14 <SV = 13> <Delay = 11.0>
ST_14 : Operation 810 [1/1] (1.73ns)   --->   "%add_ln29_19 = add i10 23, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 810 'add' 'add_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i10 %add_ln29_19 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 811 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 812 [1/1] (0.00ns)   --->   "%conv_out_0_addr_45 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 812 'getelementptr' 'conv_out_0_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 813 [1/1] (1.73ns)   --->   "%add_ln29_21 = add i10 25, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 813 'add' 'add_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i10 %add_ln29_21 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 814 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 815 [1/1] (0.00ns)   --->   "%conv_out_0_addr_49 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 815 'getelementptr' 'conv_out_0_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 816 [1/1] (0.00ns)   --->   "%conv_out_1_addr_45 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 816 'getelementptr' 'conv_out_1_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 817 [1/1] (0.00ns)   --->   "%conv_out_1_addr_49 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 817 'getelementptr' 'conv_out_1_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 818 [1/1] (0.00ns)   --->   "%conv_out_2_addr_45 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 818 'getelementptr' 'conv_out_2_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 819 [1/1] (0.00ns)   --->   "%conv_out_2_addr_49 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 819 'getelementptr' 'conv_out_2_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 820 [1/1] (0.00ns)   --->   "%conv_out_3_addr_45 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 820 'getelementptr' 'conv_out_3_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 821 [1/1] (0.00ns)   --->   "%conv_out_3_addr_49 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 821 'getelementptr' 'conv_out_3_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 822 [1/1] (0.00ns)   --->   "%conv_out_4_addr_45 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 822 'getelementptr' 'conv_out_4_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 823 [1/1] (0.00ns)   --->   "%conv_out_4_addr_49 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 823 'getelementptr' 'conv_out_4_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 824 [1/1] (0.00ns)   --->   "%conv_out_5_addr_45 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 824 'getelementptr' 'conv_out_5_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 825 [1/1] (0.00ns)   --->   "%conv_out_5_addr_49 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 825 'getelementptr' 'conv_out_5_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln29_50 = bitcast float %tmp_109 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 826 'bitcast' 'bitcast_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_50, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 827 'partselect' 'tmp_110' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln29_52 = trunc i32 %bitcast_ln29_50 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 828 'trunc' 'trunc_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 829 [1/1] (0.00ns)   --->   "%bitcast_ln29_51 = bitcast float %select_ln29_28 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 829 'bitcast' 'bitcast_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_51, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 830 'partselect' 'tmp_111' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln29_53 = trunc i32 %bitcast_ln29_51 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 831 'trunc' 'trunc_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 832 [1/1] (1.55ns)   --->   "%icmp_ln29_100 = icmp ne i8 %tmp_110, -1" [maxpool/max_pool.cpp:29]   --->   Operation 832 'icmp' 'icmp_ln29_100' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 833 [1/1] (2.44ns)   --->   "%icmp_ln29_101 = icmp eq i23 %trunc_ln29_52, 0" [maxpool/max_pool.cpp:29]   --->   Operation 833 'icmp' 'icmp_ln29_101' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_50 = or i1 %icmp_ln29_101, %icmp_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 834 'or' 'or_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 835 [1/1] (1.55ns)   --->   "%icmp_ln29_102 = icmp ne i8 %tmp_111, -1" [maxpool/max_pool.cpp:29]   --->   Operation 835 'icmp' 'icmp_ln29_102' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 836 [1/1] (2.44ns)   --->   "%icmp_ln29_103 = icmp eq i23 %trunc_ln29_53, 0" [maxpool/max_pool.cpp:29]   --->   Operation 836 'icmp' 'icmp_ln29_103' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_51 = or i1 %icmp_ln29_103, %icmp_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 837 'or' 'or_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%and_ln29_50 = and i1 %or_ln29_50, %or_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 838 'and' 'and_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 839 [1/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %tmp_109, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 839 'fcmp' 'tmp_112' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 840 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_51 = and i1 %and_ln29_50, %tmp_112" [maxpool/max_pool.cpp:29]   --->   Operation 840 'and' 'and_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 841 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_29 = select i1 %and_ln29_51, float %tmp_109, float %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 841 'select' 'select_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 842 [1/1] (0.00ns)   --->   "%bitcast_ln29_57 = bitcast float %tmp_124 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 842 'bitcast' 'bitcast_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_57, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 843 'partselect' 'tmp_125' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln29_59 = trunc i32 %bitcast_ln29_57 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 844 'trunc' 'trunc_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln29_58 = bitcast float %select_ln29_32 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 845 'bitcast' 'bitcast_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_58, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 846 'partselect' 'tmp_126' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln29_60 = trunc i32 %bitcast_ln29_58 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 847 'trunc' 'trunc_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 848 [1/1] (1.55ns)   --->   "%icmp_ln29_114 = icmp ne i8 %tmp_125, -1" [maxpool/max_pool.cpp:29]   --->   Operation 848 'icmp' 'icmp_ln29_114' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 849 [1/1] (2.44ns)   --->   "%icmp_ln29_115 = icmp eq i23 %trunc_ln29_59, 0" [maxpool/max_pool.cpp:29]   --->   Operation 849 'icmp' 'icmp_ln29_115' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_57 = or i1 %icmp_ln29_115, %icmp_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 850 'or' 'or_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 851 [1/1] (1.55ns)   --->   "%icmp_ln29_116 = icmp ne i8 %tmp_126, -1" [maxpool/max_pool.cpp:29]   --->   Operation 851 'icmp' 'icmp_ln29_116' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 852 [1/1] (2.44ns)   --->   "%icmp_ln29_117 = icmp eq i23 %trunc_ln29_60, 0" [maxpool/max_pool.cpp:29]   --->   Operation 852 'icmp' 'icmp_ln29_117' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_58 = or i1 %icmp_ln29_117, %icmp_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 853 'or' 'or_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%and_ln29_57 = and i1 %or_ln29_57, %or_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 854 'and' 'and_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 855 [1/2] (5.43ns)   --->   "%tmp_127 = fcmp ogt float %tmp_124, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 855 'fcmp' 'tmp_127' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 856 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_58 = and i1 %and_ln29_57, %tmp_127" [maxpool/max_pool.cpp:29]   --->   Operation 856 'and' 'and_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 857 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_33 = select i1 %and_ln29_58, float %tmp_124, float %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 857 'select' 'select_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 858 [1/2] (3.25ns)   --->   "%conv_out_0_load_37 = load float* %conv_out_0_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 858 'load' 'conv_out_0_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 859 [1/2] (3.25ns)   --->   "%conv_out_1_load_37 = load float* %conv_out_1_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 859 'load' 'conv_out_1_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 860 [1/2] (3.25ns)   --->   "%conv_out_2_load_37 = load float* %conv_out_2_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 860 'load' 'conv_out_2_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 861 [1/2] (3.25ns)   --->   "%conv_out_3_load_37 = load float* %conv_out_3_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 861 'load' 'conv_out_3_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 862 [1/2] (3.25ns)   --->   "%conv_out_4_load_37 = load float* %conv_out_4_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 862 'load' 'conv_out_4_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 863 [1/2] (3.25ns)   --->   "%conv_out_5_load_37 = load float* %conv_out_5_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 863 'load' 'conv_out_5_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 864 [1/1] (2.32ns)   --->   "%tmp_139 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_37, float %conv_out_1_load_37, float %conv_out_2_load_37, float %conv_out_3_load_37, float %conv_out_4_load_37, float %conv_out_5_load_37, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 864 'mux' 'tmp_139' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 865 [2/2] (5.43ns)   --->   "%tmp_142 = fcmp ogt float %tmp_139, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 865 'fcmp' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 866 [1/2] (3.25ns)   --->   "%conv_out_0_load_41 = load float* %conv_out_0_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 866 'load' 'conv_out_0_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 867 [1/2] (3.25ns)   --->   "%conv_out_1_load_41 = load float* %conv_out_1_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 867 'load' 'conv_out_1_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 868 [1/2] (3.25ns)   --->   "%conv_out_2_load_41 = load float* %conv_out_2_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 868 'load' 'conv_out_2_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 869 [1/2] (3.25ns)   --->   "%conv_out_3_load_41 = load float* %conv_out_3_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 869 'load' 'conv_out_3_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 870 [1/2] (3.25ns)   --->   "%conv_out_4_load_41 = load float* %conv_out_4_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 870 'load' 'conv_out_4_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 871 [1/2] (3.25ns)   --->   "%conv_out_5_load_41 = load float* %conv_out_5_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 871 'load' 'conv_out_5_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 872 [1/1] (2.32ns)   --->   "%tmp_154 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_41, float %conv_out_1_load_41, float %conv_out_2_load_41, float %conv_out_3_load_41, float %conv_out_4_load_41, float %conv_out_5_load_41, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 872 'mux' 'tmp_154' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 873 [2/2] (5.43ns)   --->   "%tmp_157 = fcmp ogt float %tmp_154, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 873 'fcmp' 'tmp_157' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 874 [2/2] (3.25ns)   --->   "%conv_out_0_load_45 = load float* %conv_out_0_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 874 'load' 'conv_out_0_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 875 [2/2] (3.25ns)   --->   "%conv_out_1_load_45 = load float* %conv_out_1_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 875 'load' 'conv_out_1_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 876 [2/2] (3.25ns)   --->   "%conv_out_2_load_45 = load float* %conv_out_2_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 876 'load' 'conv_out_2_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 877 [2/2] (3.25ns)   --->   "%conv_out_3_load_45 = load float* %conv_out_3_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 877 'load' 'conv_out_3_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 878 [2/2] (3.25ns)   --->   "%conv_out_4_load_45 = load float* %conv_out_4_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 878 'load' 'conv_out_4_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 879 [2/2] (3.25ns)   --->   "%conv_out_5_load_45 = load float* %conv_out_5_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 879 'load' 'conv_out_5_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 880 [2/2] (3.25ns)   --->   "%conv_out_0_load_49 = load float* %conv_out_0_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 880 'load' 'conv_out_0_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 881 [2/2] (3.25ns)   --->   "%conv_out_1_load_49 = load float* %conv_out_1_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 881 'load' 'conv_out_1_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 882 [2/2] (3.25ns)   --->   "%conv_out_2_load_49 = load float* %conv_out_2_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 882 'load' 'conv_out_2_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 883 [2/2] (3.25ns)   --->   "%conv_out_3_load_49 = load float* %conv_out_3_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 883 'load' 'conv_out_3_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 884 [2/2] (3.25ns)   --->   "%conv_out_4_load_49 = load float* %conv_out_4_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 884 'load' 'conv_out_4_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_14 : Operation 885 [2/2] (3.25ns)   --->   "%conv_out_5_load_49 = load float* %conv_out_5_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 885 'load' 'conv_out_5_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 15 <SV = 14> <Delay = 11.0>
ST_15 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i11 %mul_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 886 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 887 [1/1] (0.00ns)   --->   "%conv_out_0_addr_2 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 887 'getelementptr' 'conv_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 888 [1/1] (1.73ns)   --->   "%add_ln29_22 = add i10 2, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 888 'add' 'add_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i10 %add_ln29_22 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 889 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 890 [1/1] (0.00ns)   --->   "%conv_out_0_addr_6 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 890 'getelementptr' 'conv_out_0_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 891 [1/1] (0.00ns)   --->   "%conv_out_1_addr_2 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 891 'getelementptr' 'conv_out_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 892 [1/1] (0.00ns)   --->   "%conv_out_1_addr_6 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 892 'getelementptr' 'conv_out_1_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 893 [1/1] (0.00ns)   --->   "%conv_out_2_addr_2 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 893 'getelementptr' 'conv_out_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 894 [1/1] (0.00ns)   --->   "%conv_out_2_addr_6 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 894 'getelementptr' 'conv_out_2_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 895 [1/1] (0.00ns)   --->   "%conv_out_3_addr_2 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 895 'getelementptr' 'conv_out_3_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 896 [1/1] (0.00ns)   --->   "%conv_out_3_addr_6 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 896 'getelementptr' 'conv_out_3_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 897 [1/1] (0.00ns)   --->   "%conv_out_4_addr_2 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 897 'getelementptr' 'conv_out_4_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 898 [1/1] (0.00ns)   --->   "%conv_out_4_addr_6 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 898 'getelementptr' 'conv_out_4_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 899 [1/1] (0.00ns)   --->   "%conv_out_5_addr_2 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 899 'getelementptr' 'conv_out_5_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 900 [1/1] (0.00ns)   --->   "%conv_out_5_addr_6 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 900 'getelementptr' 'conv_out_5_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 901 [2/2] (3.25ns)   --->   "%conv_out_0_load_2 = load float* %conv_out_0_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 901 'load' 'conv_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 902 [2/2] (3.25ns)   --->   "%conv_out_1_load_2 = load float* %conv_out_1_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 902 'load' 'conv_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 903 [2/2] (3.25ns)   --->   "%conv_out_2_load_2 = load float* %conv_out_2_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 903 'load' 'conv_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 904 [2/2] (3.25ns)   --->   "%conv_out_3_load_2 = load float* %conv_out_3_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 904 'load' 'conv_out_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 905 [2/2] (3.25ns)   --->   "%conv_out_4_load_2 = load float* %conv_out_4_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 905 'load' 'conv_out_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 906 [2/2] (3.25ns)   --->   "%conv_out_5_load_2 = load float* %conv_out_5_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 906 'load' 'conv_out_5_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 907 [2/2] (3.25ns)   --->   "%conv_out_0_load_6 = load float* %conv_out_0_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 907 'load' 'conv_out_0_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 908 [2/2] (3.25ns)   --->   "%conv_out_1_load_6 = load float* %conv_out_1_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 908 'load' 'conv_out_1_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 909 [2/2] (3.25ns)   --->   "%conv_out_2_load_6 = load float* %conv_out_2_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 909 'load' 'conv_out_2_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 910 [2/2] (3.25ns)   --->   "%conv_out_3_load_6 = load float* %conv_out_3_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 910 'load' 'conv_out_3_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 911 [2/2] (3.25ns)   --->   "%conv_out_4_load_6 = load float* %conv_out_4_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 911 'load' 'conv_out_4_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 912 [2/2] (3.25ns)   --->   "%conv_out_5_load_6 = load float* %conv_out_5_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 912 'load' 'conv_out_5_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 913 [1/1] (0.00ns)   --->   "%bitcast_ln29_64 = bitcast float %tmp_139 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 913 'bitcast' 'bitcast_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_64, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 914 'partselect' 'tmp_140' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln29_66 = trunc i32 %bitcast_ln29_64 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 915 'trunc' 'trunc_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 916 [1/1] (0.00ns)   --->   "%bitcast_ln29_65 = bitcast float %select_ln29_36 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 916 'bitcast' 'bitcast_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_65, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 917 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln29_67 = trunc i32 %bitcast_ln29_65 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 918 'trunc' 'trunc_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 919 [1/1] (1.55ns)   --->   "%icmp_ln29_128 = icmp ne i8 %tmp_140, -1" [maxpool/max_pool.cpp:29]   --->   Operation 919 'icmp' 'icmp_ln29_128' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 920 [1/1] (2.44ns)   --->   "%icmp_ln29_129 = icmp eq i23 %trunc_ln29_66, 0" [maxpool/max_pool.cpp:29]   --->   Operation 920 'icmp' 'icmp_ln29_129' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_64 = or i1 %icmp_ln29_129, %icmp_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 921 'or' 'or_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 922 [1/1] (1.55ns)   --->   "%icmp_ln29_130 = icmp ne i8 %tmp_141, -1" [maxpool/max_pool.cpp:29]   --->   Operation 922 'icmp' 'icmp_ln29_130' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 923 [1/1] (2.44ns)   --->   "%icmp_ln29_131 = icmp eq i23 %trunc_ln29_67, 0" [maxpool/max_pool.cpp:29]   --->   Operation 923 'icmp' 'icmp_ln29_131' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_65 = or i1 %icmp_ln29_131, %icmp_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 924 'or' 'or_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%and_ln29_64 = and i1 %or_ln29_64, %or_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 925 'and' 'and_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 926 [1/2] (5.43ns)   --->   "%tmp_142 = fcmp ogt float %tmp_139, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 926 'fcmp' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 927 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_65 = and i1 %and_ln29_64, %tmp_142" [maxpool/max_pool.cpp:29]   --->   Operation 927 'and' 'and_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 928 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_37 = select i1 %and_ln29_65, float %tmp_139, float %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 928 'select' 'select_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 929 [1/1] (0.00ns)   --->   "%bitcast_ln29_71 = bitcast float %tmp_154 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 929 'bitcast' 'bitcast_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_71, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 930 'partselect' 'tmp_155' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln29_73 = trunc i32 %bitcast_ln29_71 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 931 'trunc' 'trunc_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln29_72 = bitcast float %select_ln29_40 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 932 'bitcast' 'bitcast_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_156 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_72, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 933 'partselect' 'tmp_156' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln29_74 = trunc i32 %bitcast_ln29_72 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 934 'trunc' 'trunc_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 935 [1/1] (1.55ns)   --->   "%icmp_ln29_142 = icmp ne i8 %tmp_155, -1" [maxpool/max_pool.cpp:29]   --->   Operation 935 'icmp' 'icmp_ln29_142' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 936 [1/1] (2.44ns)   --->   "%icmp_ln29_143 = icmp eq i23 %trunc_ln29_73, 0" [maxpool/max_pool.cpp:29]   --->   Operation 936 'icmp' 'icmp_ln29_143' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_71 = or i1 %icmp_ln29_143, %icmp_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 937 'or' 'or_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 938 [1/1] (1.55ns)   --->   "%icmp_ln29_144 = icmp ne i8 %tmp_156, -1" [maxpool/max_pool.cpp:29]   --->   Operation 938 'icmp' 'icmp_ln29_144' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 939 [1/1] (2.44ns)   --->   "%icmp_ln29_145 = icmp eq i23 %trunc_ln29_74, 0" [maxpool/max_pool.cpp:29]   --->   Operation 939 'icmp' 'icmp_ln29_145' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_72 = or i1 %icmp_ln29_145, %icmp_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 940 'or' 'or_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%and_ln29_71 = and i1 %or_ln29_71, %or_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 941 'and' 'and_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 942 [1/2] (5.43ns)   --->   "%tmp_157 = fcmp ogt float %tmp_154, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 942 'fcmp' 'tmp_157' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 943 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_72 = and i1 %and_ln29_71, %tmp_157" [maxpool/max_pool.cpp:29]   --->   Operation 943 'and' 'and_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 944 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_41 = select i1 %and_ln29_72, float %tmp_154, float %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 944 'select' 'select_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 945 [1/2] (3.25ns)   --->   "%conv_out_0_load_45 = load float* %conv_out_0_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 945 'load' 'conv_out_0_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 946 [1/2] (3.25ns)   --->   "%conv_out_1_load_45 = load float* %conv_out_1_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 946 'load' 'conv_out_1_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 947 [1/2] (3.25ns)   --->   "%conv_out_2_load_45 = load float* %conv_out_2_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 947 'load' 'conv_out_2_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 948 [1/2] (3.25ns)   --->   "%conv_out_3_load_45 = load float* %conv_out_3_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 948 'load' 'conv_out_3_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 949 [1/2] (3.25ns)   --->   "%conv_out_4_load_45 = load float* %conv_out_4_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 949 'load' 'conv_out_4_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 950 [1/2] (3.25ns)   --->   "%conv_out_5_load_45 = load float* %conv_out_5_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 950 'load' 'conv_out_5_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 951 [1/1] (2.32ns)   --->   "%tmp_169 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_45, float %conv_out_1_load_45, float %conv_out_2_load_45, float %conv_out_3_load_45, float %conv_out_4_load_45, float %conv_out_5_load_45, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 951 'mux' 'tmp_169' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 952 [2/2] (5.43ns)   --->   "%tmp_172 = fcmp ogt float %tmp_169, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 952 'fcmp' 'tmp_172' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 953 [1/2] (3.25ns)   --->   "%conv_out_0_load_49 = load float* %conv_out_0_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 953 'load' 'conv_out_0_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 954 [1/2] (3.25ns)   --->   "%conv_out_1_load_49 = load float* %conv_out_1_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 954 'load' 'conv_out_1_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 955 [1/2] (3.25ns)   --->   "%conv_out_2_load_49 = load float* %conv_out_2_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 955 'load' 'conv_out_2_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 956 [1/2] (3.25ns)   --->   "%conv_out_3_load_49 = load float* %conv_out_3_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 956 'load' 'conv_out_3_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 957 [1/2] (3.25ns)   --->   "%conv_out_4_load_49 = load float* %conv_out_4_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 957 'load' 'conv_out_4_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 958 [1/2] (3.25ns)   --->   "%conv_out_5_load_49 = load float* %conv_out_5_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 958 'load' 'conv_out_5_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_15 : Operation 959 [1/1] (2.32ns)   --->   "%tmp_184 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_49, float %conv_out_1_load_49, float %conv_out_2_load_49, float %conv_out_3_load_49, float %conv_out_4_load_49, float %conv_out_5_load_49, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 959 'mux' 'tmp_184' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 960 [2/2] (5.43ns)   --->   "%tmp_187 = fcmp ogt float %tmp_184, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 960 'fcmp' 'tmp_187' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 11.0>
ST_16 : Operation 961 [1/1] (1.73ns)   --->   "%add_ln29_24 = add i10 4, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 961 'add' 'add_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i10 %add_ln29_24 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 962 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 963 [1/1] (0.00ns)   --->   "%conv_out_0_addr_10 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 963 'getelementptr' 'conv_out_0_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 964 [1/1] (1.73ns)   --->   "%add_ln29_26 = add i10 6, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 964 'add' 'add_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i10 %add_ln29_26 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 965 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 966 [1/1] (0.00ns)   --->   "%conv_out_0_addr_14 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 966 'getelementptr' 'conv_out_0_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 967 [1/1] (0.00ns)   --->   "%conv_out_1_addr_10 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 967 'getelementptr' 'conv_out_1_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 968 [1/1] (0.00ns)   --->   "%conv_out_1_addr_14 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 968 'getelementptr' 'conv_out_1_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 969 [1/1] (0.00ns)   --->   "%conv_out_2_addr_10 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 969 'getelementptr' 'conv_out_2_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 970 [1/1] (0.00ns)   --->   "%conv_out_2_addr_14 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 970 'getelementptr' 'conv_out_2_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 971 [1/1] (0.00ns)   --->   "%conv_out_3_addr_10 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 971 'getelementptr' 'conv_out_3_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 972 [1/1] (0.00ns)   --->   "%conv_out_3_addr_14 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 972 'getelementptr' 'conv_out_3_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 973 [1/1] (0.00ns)   --->   "%conv_out_4_addr_10 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 973 'getelementptr' 'conv_out_4_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 974 [1/1] (0.00ns)   --->   "%conv_out_4_addr_14 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 974 'getelementptr' 'conv_out_4_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 975 [1/1] (0.00ns)   --->   "%conv_out_5_addr_10 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 975 'getelementptr' 'conv_out_5_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 976 [1/1] (0.00ns)   --->   "%conv_out_5_addr_14 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 976 'getelementptr' 'conv_out_5_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 977 [1/2] (3.25ns)   --->   "%conv_out_0_load_2 = load float* %conv_out_0_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 977 'load' 'conv_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 978 [1/2] (3.25ns)   --->   "%conv_out_1_load_2 = load float* %conv_out_1_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 978 'load' 'conv_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 979 [1/2] (3.25ns)   --->   "%conv_out_2_load_2 = load float* %conv_out_2_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 979 'load' 'conv_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 980 [1/2] (3.25ns)   --->   "%conv_out_3_load_2 = load float* %conv_out_3_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 980 'load' 'conv_out_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 981 [1/2] (3.25ns)   --->   "%conv_out_4_load_2 = load float* %conv_out_4_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 981 'load' 'conv_out_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 982 [1/2] (3.25ns)   --->   "%conv_out_5_load_2 = load float* %conv_out_5_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 982 'load' 'conv_out_5_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 983 [1/1] (2.32ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_2, float %conv_out_1_load_2, float %conv_out_2_load_2, float %conv_out_3_load_2, float %conv_out_4_load_2, float %conv_out_5_load_2, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 983 'mux' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 984 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %tmp_9, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 984 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 985 [1/2] (3.25ns)   --->   "%conv_out_0_load_6 = load float* %conv_out_0_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 985 'load' 'conv_out_0_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 986 [1/2] (3.25ns)   --->   "%conv_out_1_load_6 = load float* %conv_out_1_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 986 'load' 'conv_out_1_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 987 [1/2] (3.25ns)   --->   "%conv_out_2_load_6 = load float* %conv_out_2_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 987 'load' 'conv_out_2_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 988 [1/2] (3.25ns)   --->   "%conv_out_3_load_6 = load float* %conv_out_3_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 988 'load' 'conv_out_3_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 989 [1/2] (3.25ns)   --->   "%conv_out_4_load_6 = load float* %conv_out_4_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 989 'load' 'conv_out_4_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 990 [1/2] (3.25ns)   --->   "%conv_out_5_load_6 = load float* %conv_out_5_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 990 'load' 'conv_out_5_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 991 [1/1] (2.32ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_6, float %conv_out_1_load_6, float %conv_out_2_load_6, float %conv_out_3_load_6, float %conv_out_4_load_6, float %conv_out_5_load_6, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 991 'mux' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 992 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp ogt float %tmp_23, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 992 'fcmp' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 993 [2/2] (3.25ns)   --->   "%conv_out_0_load_10 = load float* %conv_out_0_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 993 'load' 'conv_out_0_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 994 [2/2] (3.25ns)   --->   "%conv_out_1_load_10 = load float* %conv_out_1_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 994 'load' 'conv_out_1_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 995 [2/2] (3.25ns)   --->   "%conv_out_2_load_10 = load float* %conv_out_2_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 995 'load' 'conv_out_2_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 996 [2/2] (3.25ns)   --->   "%conv_out_3_load_10 = load float* %conv_out_3_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 996 'load' 'conv_out_3_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 997 [2/2] (3.25ns)   --->   "%conv_out_4_load_10 = load float* %conv_out_4_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 997 'load' 'conv_out_4_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 998 [2/2] (3.25ns)   --->   "%conv_out_5_load_10 = load float* %conv_out_5_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 998 'load' 'conv_out_5_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 999 [2/2] (3.25ns)   --->   "%conv_out_0_load_14 = load float* %conv_out_0_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 999 'load' 'conv_out_0_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 1000 [2/2] (3.25ns)   --->   "%conv_out_1_load_14 = load float* %conv_out_1_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1000 'load' 'conv_out_1_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 1001 [2/2] (3.25ns)   --->   "%conv_out_2_load_14 = load float* %conv_out_2_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1001 'load' 'conv_out_2_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 1002 [2/2] (3.25ns)   --->   "%conv_out_3_load_14 = load float* %conv_out_3_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1002 'load' 'conv_out_3_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 1003 [2/2] (3.25ns)   --->   "%conv_out_4_load_14 = load float* %conv_out_4_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1003 'load' 'conv_out_4_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 1004 [2/2] (3.25ns)   --->   "%conv_out_5_load_14 = load float* %conv_out_5_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1004 'load' 'conv_out_5_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_16 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln29_78 = bitcast float %tmp_169 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1005 'bitcast' 'bitcast_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_170 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_78, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1006 'partselect' 'tmp_170' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln29_80 = trunc i32 %bitcast_ln29_78 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1007 'trunc' 'trunc_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1008 [1/1] (0.00ns)   --->   "%bitcast_ln29_79 = bitcast float %select_ln29_44 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1008 'bitcast' 'bitcast_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_171 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_79, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1009 'partselect' 'tmp_171' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln29_81 = trunc i32 %bitcast_ln29_79 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1010 'trunc' 'trunc_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1011 [1/1] (1.55ns)   --->   "%icmp_ln29_156 = icmp ne i8 %tmp_170, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1011 'icmp' 'icmp_ln29_156' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1012 [1/1] (2.44ns)   --->   "%icmp_ln29_157 = icmp eq i23 %trunc_ln29_80, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1012 'icmp' 'icmp_ln29_157' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_78 = or i1 %icmp_ln29_157, %icmp_ln29_156" [maxpool/max_pool.cpp:29]   --->   Operation 1013 'or' 'or_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1014 [1/1] (1.55ns)   --->   "%icmp_ln29_158 = icmp ne i8 %tmp_171, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1014 'icmp' 'icmp_ln29_158' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1015 [1/1] (2.44ns)   --->   "%icmp_ln29_159 = icmp eq i23 %trunc_ln29_81, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1015 'icmp' 'icmp_ln29_159' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_79 = or i1 %icmp_ln29_159, %icmp_ln29_158" [maxpool/max_pool.cpp:29]   --->   Operation 1016 'or' 'or_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%and_ln29_78 = and i1 %or_ln29_78, %or_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 1017 'and' 'and_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1018 [1/2] (5.43ns)   --->   "%tmp_172 = fcmp ogt float %tmp_169, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1018 'fcmp' 'tmp_172' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1019 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_79 = and i1 %and_ln29_78, %tmp_172" [maxpool/max_pool.cpp:29]   --->   Operation 1019 'and' 'and_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1020 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_45 = select i1 %and_ln29_79, float %tmp_169, float %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1020 'select' 'select_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1021 [1/1] (0.00ns)   --->   "%bitcast_ln29_85 = bitcast float %tmp_184 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1021 'bitcast' 'bitcast_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_85, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1022 'partselect' 'tmp_185' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln29_87 = trunc i32 %bitcast_ln29_85 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1023 'trunc' 'trunc_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln29_86 = bitcast float %select_ln29_48 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1024 'bitcast' 'bitcast_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_186 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_86, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1025 'partselect' 'tmp_186' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln29_88 = trunc i32 %bitcast_ln29_86 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1026 'trunc' 'trunc_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1027 [1/1] (1.55ns)   --->   "%icmp_ln29_170 = icmp ne i8 %tmp_185, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1027 'icmp' 'icmp_ln29_170' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1028 [1/1] (2.44ns)   --->   "%icmp_ln29_171 = icmp eq i23 %trunc_ln29_87, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1028 'icmp' 'icmp_ln29_171' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_85 = or i1 %icmp_ln29_171, %icmp_ln29_170" [maxpool/max_pool.cpp:29]   --->   Operation 1029 'or' 'or_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1030 [1/1] (1.55ns)   --->   "%icmp_ln29_172 = icmp ne i8 %tmp_186, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1030 'icmp' 'icmp_ln29_172' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1031 [1/1] (2.44ns)   --->   "%icmp_ln29_173 = icmp eq i23 %trunc_ln29_88, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1031 'icmp' 'icmp_ln29_173' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_86 = or i1 %icmp_ln29_173, %icmp_ln29_172" [maxpool/max_pool.cpp:29]   --->   Operation 1032 'or' 'or_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%and_ln29_85 = and i1 %or_ln29_85, %or_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 1033 'and' 'and_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1034 [1/2] (5.43ns)   --->   "%tmp_187 = fcmp ogt float %tmp_184, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1034 'fcmp' 'tmp_187' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1035 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_86 = and i1 %and_ln29_85, %tmp_187" [maxpool/max_pool.cpp:29]   --->   Operation 1035 'and' 'and_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1036 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_49 = select i1 %and_ln29_86, float %tmp_184, float %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1036 'select' 'select_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 11.0>
ST_17 : Operation 1037 [1/1] (1.73ns)   --->   "%add_ln29_28 = add i10 8, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1037 'add' 'add_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i10 %add_ln29_28 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1038 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1039 [1/1] (0.00ns)   --->   "%conv_out_0_addr_18 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1039 'getelementptr' 'conv_out_0_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1040 [1/1] (1.73ns)   --->   "%add_ln29_30 = add i10 10, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1040 'add' 'add_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i10 %add_ln29_30 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1041 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1042 [1/1] (0.00ns)   --->   "%conv_out_0_addr_22 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1042 'getelementptr' 'conv_out_0_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1043 [1/1] (0.00ns)   --->   "%conv_out_1_addr_18 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1043 'getelementptr' 'conv_out_1_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1044 [1/1] (0.00ns)   --->   "%conv_out_1_addr_22 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1044 'getelementptr' 'conv_out_1_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1045 [1/1] (0.00ns)   --->   "%conv_out_2_addr_18 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1045 'getelementptr' 'conv_out_2_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1046 [1/1] (0.00ns)   --->   "%conv_out_2_addr_22 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1046 'getelementptr' 'conv_out_2_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%conv_out_3_addr_18 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1047 'getelementptr' 'conv_out_3_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1048 [1/1] (0.00ns)   --->   "%conv_out_3_addr_22 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1048 'getelementptr' 'conv_out_3_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1049 [1/1] (0.00ns)   --->   "%conv_out_4_addr_18 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1049 'getelementptr' 'conv_out_4_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1050 [1/1] (0.00ns)   --->   "%conv_out_4_addr_22 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1050 'getelementptr' 'conv_out_4_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1051 [1/1] (0.00ns)   --->   "%conv_out_5_addr_18 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1051 'getelementptr' 'conv_out_5_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1052 [1/1] (0.00ns)   --->   "%conv_out_5_addr_22 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1052 'getelementptr' 'conv_out_5_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %tmp_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1053 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1054 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1055 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1056 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1056 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1057 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1058 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1059 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_s, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1059 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1060 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_5, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1060 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1061 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1062 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1062 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1063 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_6, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1063 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 1064 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1065 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1066 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %tmp_9, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 1066 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1067 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_11" [maxpool/max_pool.cpp:29]   --->   Operation 1067 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1068 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %tmp_9, float %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 1068 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1069 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %tmp_23 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1069 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1070 'partselect' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1071 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1072 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %select_ln29_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1072 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1073 'partselect' 'tmp_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1074 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1075 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_24, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1075 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1076 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1076 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1077 'or' 'or_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1078 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_25, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1078 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1079 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1079 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1080 'or' 'or_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 1081 'and' 'and_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1082 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp ogt float %tmp_23, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 1082 'fcmp' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1083 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_26" [maxpool/max_pool.cpp:29]   --->   Operation 1083 'and' 'and_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1084 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_11, float %tmp_23, float %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 1084 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1085 [1/2] (3.25ns)   --->   "%conv_out_0_load_10 = load float* %conv_out_0_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1085 'load' 'conv_out_0_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1086 [1/2] (3.25ns)   --->   "%conv_out_1_load_10 = load float* %conv_out_1_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1086 'load' 'conv_out_1_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1087 [1/2] (3.25ns)   --->   "%conv_out_2_load_10 = load float* %conv_out_2_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1087 'load' 'conv_out_2_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1088 [1/2] (3.25ns)   --->   "%conv_out_3_load_10 = load float* %conv_out_3_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1088 'load' 'conv_out_3_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1089 [1/2] (3.25ns)   --->   "%conv_out_4_load_10 = load float* %conv_out_4_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1089 'load' 'conv_out_4_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1090 [1/2] (3.25ns)   --->   "%conv_out_5_load_10 = load float* %conv_out_5_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1090 'load' 'conv_out_5_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1091 [1/1] (2.32ns)   --->   "%tmp_38 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_10, float %conv_out_1_load_10, float %conv_out_2_load_10, float %conv_out_3_load_10, float %conv_out_4_load_10, float %conv_out_5_load_10, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1091 'mux' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1092 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %tmp_38, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 1092 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1093 [1/2] (3.25ns)   --->   "%conv_out_0_load_14 = load float* %conv_out_0_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1093 'load' 'conv_out_0_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1094 [1/2] (3.25ns)   --->   "%conv_out_1_load_14 = load float* %conv_out_1_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1094 'load' 'conv_out_1_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1095 [1/2] (3.25ns)   --->   "%conv_out_2_load_14 = load float* %conv_out_2_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1095 'load' 'conv_out_2_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1096 [1/2] (3.25ns)   --->   "%conv_out_3_load_14 = load float* %conv_out_3_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1096 'load' 'conv_out_3_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1097 [1/2] (3.25ns)   --->   "%conv_out_4_load_14 = load float* %conv_out_4_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1097 'load' 'conv_out_4_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1098 [1/2] (3.25ns)   --->   "%conv_out_5_load_14 = load float* %conv_out_5_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1098 'load' 'conv_out_5_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1099 [1/1] (2.32ns)   --->   "%tmp_53 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_14, float %conv_out_1_load_14, float %conv_out_2_load_14, float %conv_out_3_load_14, float %conv_out_4_load_14, float %conv_out_5_load_14, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1099 'mux' 'tmp_53' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1100 [2/2] (5.43ns)   --->   "%tmp_56 = fcmp ogt float %tmp_53, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1100 'fcmp' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1101 [2/2] (3.25ns)   --->   "%conv_out_0_load_18 = load float* %conv_out_0_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1101 'load' 'conv_out_0_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1102 [2/2] (3.25ns)   --->   "%conv_out_1_load_18 = load float* %conv_out_1_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1102 'load' 'conv_out_1_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1103 [2/2] (3.25ns)   --->   "%conv_out_2_load_18 = load float* %conv_out_2_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1103 'load' 'conv_out_2_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1104 [2/2] (3.25ns)   --->   "%conv_out_3_load_18 = load float* %conv_out_3_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1104 'load' 'conv_out_3_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1105 [2/2] (3.25ns)   --->   "%conv_out_4_load_18 = load float* %conv_out_4_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1105 'load' 'conv_out_4_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1106 [2/2] (3.25ns)   --->   "%conv_out_5_load_18 = load float* %conv_out_5_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1106 'load' 'conv_out_5_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1107 [2/2] (3.25ns)   --->   "%conv_out_0_load_22 = load float* %conv_out_0_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1107 'load' 'conv_out_0_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1108 [2/2] (3.25ns)   --->   "%conv_out_1_load_22 = load float* %conv_out_1_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1108 'load' 'conv_out_1_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1109 [2/2] (3.25ns)   --->   "%conv_out_2_load_22 = load float* %conv_out_2_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1109 'load' 'conv_out_2_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1110 [2/2] (3.25ns)   --->   "%conv_out_3_load_22 = load float* %conv_out_3_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1110 'load' 'conv_out_3_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1111 [2/2] (3.25ns)   --->   "%conv_out_4_load_22 = load float* %conv_out_4_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1111 'load' 'conv_out_4_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_17 : Operation 1112 [2/2] (3.25ns)   --->   "%conv_out_5_load_22 = load float* %conv_out_5_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1112 'load' 'conv_out_5_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 18 <SV = 17> <Delay = 11.0>
ST_18 : Operation 1113 [1/1] (1.73ns)   --->   "%add_ln29_32 = add i10 12, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1113 'add' 'add_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln29_39 = zext i10 %add_ln29_32 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1114 'zext' 'zext_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1115 [1/1] (0.00ns)   --->   "%conv_out_0_addr_26 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1115 'getelementptr' 'conv_out_0_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1116 [1/1] (1.73ns)   --->   "%add_ln29_34 = add i10 14, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1116 'add' 'add_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln29_41 = zext i10 %add_ln29_34 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1117 'zext' 'zext_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1118 [1/1] (0.00ns)   --->   "%conv_out_0_addr_30 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1118 'getelementptr' 'conv_out_0_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1119 [1/1] (0.00ns)   --->   "%conv_out_1_addr_26 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1119 'getelementptr' 'conv_out_1_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1120 [1/1] (0.00ns)   --->   "%conv_out_1_addr_30 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1120 'getelementptr' 'conv_out_1_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1121 [1/1] (0.00ns)   --->   "%conv_out_2_addr_26 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1121 'getelementptr' 'conv_out_2_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1122 [1/1] (0.00ns)   --->   "%conv_out_2_addr_30 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1122 'getelementptr' 'conv_out_2_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1123 [1/1] (0.00ns)   --->   "%conv_out_3_addr_26 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1123 'getelementptr' 'conv_out_3_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1124 [1/1] (0.00ns)   --->   "%conv_out_3_addr_30 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1124 'getelementptr' 'conv_out_3_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1125 [1/1] (0.00ns)   --->   "%conv_out_4_addr_26 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1125 'getelementptr' 'conv_out_4_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1126 [1/1] (0.00ns)   --->   "%conv_out_4_addr_30 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1126 'getelementptr' 'conv_out_4_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1127 [1/1] (0.00ns)   --->   "%conv_out_5_addr_26 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1127 'getelementptr' 'conv_out_5_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1128 [1/1] (0.00ns)   --->   "%conv_out_5_addr_30 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1128 'getelementptr' 'conv_out_5_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1129 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %tmp_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1129 'bitcast' 'bitcast_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1130 'partselect' 'tmp_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_17 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1131 'trunc' 'trunc_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1132 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %select_ln29_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1132 'bitcast' 'bitcast_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1133 'partselect' 'tmp_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_18 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1134 'trunc' 'trunc_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1135 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_39, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1135 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1136 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_19, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1136 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1137 'or' 'or_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1138 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_40, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1138 'icmp' 'icmp_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1139 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_20, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1139 'icmp' 'icmp_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1140 'or' 'or_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%and_ln29_17 = and i1 %or_ln29_17, %or_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1141 'and' 'and_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1142 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %tmp_38, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 1142 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1143 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_18 = and i1 %and_ln29_17, %tmp_41" [maxpool/max_pool.cpp:29]   --->   Operation 1143 'and' 'and_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1144 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_18, float %tmp_38, float %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 1144 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1145 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %tmp_53 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1145 'bitcast' 'bitcast_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1146 'partselect' 'tmp_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i32 %bitcast_ln29_24 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1147 'trunc' 'trunc_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1148 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %select_ln29_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1148 'bitcast' 'bitcast_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1149 'partselect' 'tmp_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i32 %bitcast_ln29_25 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1150 'trunc' 'trunc_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1151 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_54, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1151 'icmp' 'icmp_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1152 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_26, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1152 'icmp' 'icmp_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1153 'or' 'or_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1154 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_55, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1154 'icmp' 'icmp_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1155 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_27, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1155 'icmp' 'icmp_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1156 'or' 'or_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1157 'and' 'and_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1158 [1/2] (5.43ns)   --->   "%tmp_56 = fcmp ogt float %tmp_53, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1158 'fcmp' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1159 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_56" [maxpool/max_pool.cpp:29]   --->   Operation 1159 'and' 'and_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1160 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %and_ln29_25, float %tmp_53, float %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1160 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1161 [1/2] (3.25ns)   --->   "%conv_out_0_load_18 = load float* %conv_out_0_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1161 'load' 'conv_out_0_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1162 [1/2] (3.25ns)   --->   "%conv_out_1_load_18 = load float* %conv_out_1_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1162 'load' 'conv_out_1_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1163 [1/2] (3.25ns)   --->   "%conv_out_2_load_18 = load float* %conv_out_2_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1163 'load' 'conv_out_2_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1164 [1/2] (3.25ns)   --->   "%conv_out_3_load_18 = load float* %conv_out_3_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1164 'load' 'conv_out_3_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1165 [1/2] (3.25ns)   --->   "%conv_out_4_load_18 = load float* %conv_out_4_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1165 'load' 'conv_out_4_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1166 [1/2] (3.25ns)   --->   "%conv_out_5_load_18 = load float* %conv_out_5_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1166 'load' 'conv_out_5_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1167 [1/1] (2.32ns)   --->   "%tmp_68 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_18, float %conv_out_1_load_18, float %conv_out_2_load_18, float %conv_out_3_load_18, float %conv_out_4_load_18, float %conv_out_5_load_18, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1167 'mux' 'tmp_68' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1168 [2/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %tmp_68, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1168 'fcmp' 'tmp_71' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1169 [1/2] (3.25ns)   --->   "%conv_out_0_load_22 = load float* %conv_out_0_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1169 'load' 'conv_out_0_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1170 [1/2] (3.25ns)   --->   "%conv_out_1_load_22 = load float* %conv_out_1_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1170 'load' 'conv_out_1_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1171 [1/2] (3.25ns)   --->   "%conv_out_2_load_22 = load float* %conv_out_2_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1171 'load' 'conv_out_2_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1172 [1/2] (3.25ns)   --->   "%conv_out_3_load_22 = load float* %conv_out_3_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1172 'load' 'conv_out_3_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1173 [1/2] (3.25ns)   --->   "%conv_out_4_load_22 = load float* %conv_out_4_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1173 'load' 'conv_out_4_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1174 [1/2] (3.25ns)   --->   "%conv_out_5_load_22 = load float* %conv_out_5_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1174 'load' 'conv_out_5_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1175 [1/1] (2.32ns)   --->   "%tmp_83 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_22, float %conv_out_1_load_22, float %conv_out_2_load_22, float %conv_out_3_load_22, float %conv_out_4_load_22, float %conv_out_5_load_22, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1175 'mux' 'tmp_83' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1176 [2/2] (5.43ns)   --->   "%tmp_86 = fcmp ogt float %tmp_83, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1176 'fcmp' 'tmp_86' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1177 [2/2] (3.25ns)   --->   "%conv_out_0_load_26 = load float* %conv_out_0_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1177 'load' 'conv_out_0_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1178 [2/2] (3.25ns)   --->   "%conv_out_1_load_26 = load float* %conv_out_1_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1178 'load' 'conv_out_1_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1179 [2/2] (3.25ns)   --->   "%conv_out_2_load_26 = load float* %conv_out_2_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1179 'load' 'conv_out_2_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1180 [2/2] (3.25ns)   --->   "%conv_out_3_load_26 = load float* %conv_out_3_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1180 'load' 'conv_out_3_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1181 [2/2] (3.25ns)   --->   "%conv_out_4_load_26 = load float* %conv_out_4_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1181 'load' 'conv_out_4_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1182 [2/2] (3.25ns)   --->   "%conv_out_5_load_26 = load float* %conv_out_5_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1182 'load' 'conv_out_5_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1183 [2/2] (3.25ns)   --->   "%conv_out_0_load_30 = load float* %conv_out_0_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1183 'load' 'conv_out_0_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1184 [2/2] (3.25ns)   --->   "%conv_out_1_load_30 = load float* %conv_out_1_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1184 'load' 'conv_out_1_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1185 [2/2] (3.25ns)   --->   "%conv_out_2_load_30 = load float* %conv_out_2_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1185 'load' 'conv_out_2_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1186 [2/2] (3.25ns)   --->   "%conv_out_3_load_30 = load float* %conv_out_3_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1186 'load' 'conv_out_3_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1187 [2/2] (3.25ns)   --->   "%conv_out_4_load_30 = load float* %conv_out_4_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1187 'load' 'conv_out_4_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_18 : Operation 1188 [2/2] (3.25ns)   --->   "%conv_out_5_load_30 = load float* %conv_out_5_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1188 'load' 'conv_out_5_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 19 <SV = 18> <Delay = 11.0>
ST_19 : Operation 1189 [1/1] (1.73ns)   --->   "%add_ln29_36 = add i10 16, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1189 'add' 'add_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln29_43 = zext i10 %add_ln29_36 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1190 'zext' 'zext_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1191 [1/1] (0.00ns)   --->   "%conv_out_0_addr_34 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1191 'getelementptr' 'conv_out_0_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1192 [1/1] (1.73ns)   --->   "%add_ln29_38 = add i10 18, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1192 'add' 'add_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln29_45 = zext i10 %add_ln29_38 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1193 'zext' 'zext_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1194 [1/1] (0.00ns)   --->   "%conv_out_0_addr_38 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1194 'getelementptr' 'conv_out_0_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1195 [1/1] (0.00ns)   --->   "%conv_out_1_addr_34 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1195 'getelementptr' 'conv_out_1_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1196 [1/1] (0.00ns)   --->   "%conv_out_1_addr_38 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1196 'getelementptr' 'conv_out_1_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1197 [1/1] (0.00ns)   --->   "%conv_out_2_addr_34 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1197 'getelementptr' 'conv_out_2_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1198 [1/1] (0.00ns)   --->   "%conv_out_2_addr_38 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1198 'getelementptr' 'conv_out_2_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1199 [1/1] (0.00ns)   --->   "%conv_out_3_addr_34 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1199 'getelementptr' 'conv_out_3_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1200 [1/1] (0.00ns)   --->   "%conv_out_3_addr_38 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1200 'getelementptr' 'conv_out_3_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1201 [1/1] (0.00ns)   --->   "%conv_out_4_addr_34 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1201 'getelementptr' 'conv_out_4_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1202 [1/1] (0.00ns)   --->   "%conv_out_4_addr_38 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1202 'getelementptr' 'conv_out_4_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1203 [1/1] (0.00ns)   --->   "%conv_out_5_addr_34 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 1203 'getelementptr' 'conv_out_5_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1204 [1/1] (0.00ns)   --->   "%conv_out_5_addr_38 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1204 'getelementptr' 'conv_out_5_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1205 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast float %tmp_68 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1205 'bitcast' 'bitcast_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_31, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1206 'partselect' 'tmp_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i32 %bitcast_ln29_31 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1207 'trunc' 'trunc_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1208 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast float %select_ln29_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1208 'bitcast' 'bitcast_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_32, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1209 'partselect' 'tmp_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i32 %bitcast_ln29_32 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1210 'trunc' 'trunc_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1211 [1/1] (1.55ns)   --->   "%icmp_ln29_62 = icmp ne i8 %tmp_69, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1211 'icmp' 'icmp_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1212 [1/1] (2.44ns)   --->   "%icmp_ln29_63 = icmp eq i23 %trunc_ln29_33, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1212 'icmp' 'icmp_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, %icmp_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 1213 'or' 'or_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1214 [1/1] (1.55ns)   --->   "%icmp_ln29_64 = icmp ne i8 %tmp_70, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1214 'icmp' 'icmp_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1215 [1/1] (2.44ns)   --->   "%icmp_ln29_65 = icmp eq i23 %trunc_ln29_34, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1215 'icmp' 'icmp_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, %icmp_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 1216 'or' 'or_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%and_ln29_31 = and i1 %or_ln29_31, %or_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1217 'and' 'and_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1218 [1/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %tmp_68, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1218 'fcmp' 'tmp_71' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1219 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_32 = and i1 %and_ln29_31, %tmp_71" [maxpool/max_pool.cpp:29]   --->   Operation 1219 'and' 'and_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1220 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_18 = select i1 %and_ln29_32, float %tmp_68, float %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 1220 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1221 [1/1] (0.00ns)   --->   "%bitcast_ln29_38 = bitcast float %tmp_83 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1221 'bitcast' 'bitcast_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_38, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1222 'partselect' 'tmp_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln29_40 = trunc i32 %bitcast_ln29_38 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1223 'trunc' 'trunc_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln29_39 = bitcast float %select_ln29_21 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1224 'bitcast' 'bitcast_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_39, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1225 'partselect' 'tmp_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln29_41 = trunc i32 %bitcast_ln29_39 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1226 'trunc' 'trunc_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1227 [1/1] (1.55ns)   --->   "%icmp_ln29_76 = icmp ne i8 %tmp_84, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1227 'icmp' 'icmp_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1228 [1/1] (2.44ns)   --->   "%icmp_ln29_77 = icmp eq i23 %trunc_ln29_40, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1228 'icmp' 'icmp_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_38 = or i1 %icmp_ln29_77, %icmp_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1229 'or' 'or_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1230 [1/1] (1.55ns)   --->   "%icmp_ln29_78 = icmp ne i8 %tmp_85, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1230 'icmp' 'icmp_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1231 [1/1] (2.44ns)   --->   "%icmp_ln29_79 = icmp eq i23 %trunc_ln29_41, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1231 'icmp' 'icmp_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_39 = or i1 %icmp_ln29_79, %icmp_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 1232 'or' 'or_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%and_ln29_38 = and i1 %or_ln29_38, %or_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1233 'and' 'and_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1234 [1/2] (5.43ns)   --->   "%tmp_86 = fcmp ogt float %tmp_83, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1234 'fcmp' 'tmp_86' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1235 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_39 = and i1 %and_ln29_38, %tmp_86" [maxpool/max_pool.cpp:29]   --->   Operation 1235 'and' 'and_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1236 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_22 = select i1 %and_ln29_39, float %tmp_83, float %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 1236 'select' 'select_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1237 [1/2] (3.25ns)   --->   "%conv_out_0_load_26 = load float* %conv_out_0_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1237 'load' 'conv_out_0_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1238 [1/2] (3.25ns)   --->   "%conv_out_1_load_26 = load float* %conv_out_1_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1238 'load' 'conv_out_1_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1239 [1/2] (3.25ns)   --->   "%conv_out_2_load_26 = load float* %conv_out_2_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1239 'load' 'conv_out_2_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1240 [1/2] (3.25ns)   --->   "%conv_out_3_load_26 = load float* %conv_out_3_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1240 'load' 'conv_out_3_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1241 [1/2] (3.25ns)   --->   "%conv_out_4_load_26 = load float* %conv_out_4_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1241 'load' 'conv_out_4_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1242 [1/2] (3.25ns)   --->   "%conv_out_5_load_26 = load float* %conv_out_5_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1242 'load' 'conv_out_5_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1243 [1/1] (2.32ns)   --->   "%tmp_98 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_26, float %conv_out_1_load_26, float %conv_out_2_load_26, float %conv_out_3_load_26, float %conv_out_4_load_26, float %conv_out_5_load_26, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1243 'mux' 'tmp_98' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1244 [2/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %tmp_98, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1244 'fcmp' 'tmp_101' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1245 [1/2] (3.25ns)   --->   "%conv_out_0_load_30 = load float* %conv_out_0_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1245 'load' 'conv_out_0_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1246 [1/2] (3.25ns)   --->   "%conv_out_1_load_30 = load float* %conv_out_1_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1246 'load' 'conv_out_1_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1247 [1/2] (3.25ns)   --->   "%conv_out_2_load_30 = load float* %conv_out_2_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1247 'load' 'conv_out_2_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1248 [1/2] (3.25ns)   --->   "%conv_out_3_load_30 = load float* %conv_out_3_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1248 'load' 'conv_out_3_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1249 [1/2] (3.25ns)   --->   "%conv_out_4_load_30 = load float* %conv_out_4_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1249 'load' 'conv_out_4_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1250 [1/2] (3.25ns)   --->   "%conv_out_5_load_30 = load float* %conv_out_5_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1250 'load' 'conv_out_5_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1251 [1/1] (2.32ns)   --->   "%tmp_113 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_30, float %conv_out_1_load_30, float %conv_out_2_load_30, float %conv_out_3_load_30, float %conv_out_4_load_30, float %conv_out_5_load_30, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1251 'mux' 'tmp_113' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1252 [2/2] (5.43ns)   --->   "%tmp_116 = fcmp ogt float %tmp_113, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 1252 'fcmp' 'tmp_116' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1253 [2/2] (3.25ns)   --->   "%conv_out_0_load_34 = load float* %conv_out_0_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1253 'load' 'conv_out_0_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1254 [2/2] (3.25ns)   --->   "%conv_out_1_load_34 = load float* %conv_out_1_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1254 'load' 'conv_out_1_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1255 [2/2] (3.25ns)   --->   "%conv_out_2_load_34 = load float* %conv_out_2_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1255 'load' 'conv_out_2_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1256 [2/2] (3.25ns)   --->   "%conv_out_3_load_34 = load float* %conv_out_3_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1256 'load' 'conv_out_3_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1257 [2/2] (3.25ns)   --->   "%conv_out_4_load_34 = load float* %conv_out_4_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1257 'load' 'conv_out_4_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1258 [2/2] (3.25ns)   --->   "%conv_out_5_load_34 = load float* %conv_out_5_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1258 'load' 'conv_out_5_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1259 [2/2] (3.25ns)   --->   "%conv_out_0_load_38 = load float* %conv_out_0_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1259 'load' 'conv_out_0_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1260 [2/2] (3.25ns)   --->   "%conv_out_1_load_38 = load float* %conv_out_1_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1260 'load' 'conv_out_1_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1261 [2/2] (3.25ns)   --->   "%conv_out_2_load_38 = load float* %conv_out_2_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1261 'load' 'conv_out_2_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1262 [2/2] (3.25ns)   --->   "%conv_out_3_load_38 = load float* %conv_out_3_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1262 'load' 'conv_out_3_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1263 [2/2] (3.25ns)   --->   "%conv_out_4_load_38 = load float* %conv_out_4_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1263 'load' 'conv_out_4_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_19 : Operation 1264 [2/2] (3.25ns)   --->   "%conv_out_5_load_38 = load float* %conv_out_5_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1264 'load' 'conv_out_5_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 20 <SV = 19> <Delay = 11.0>
ST_20 : Operation 1265 [1/1] (1.73ns)   --->   "%add_ln29_40 = add i10 20, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1265 'add' 'add_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln29_47 = zext i10 %add_ln29_40 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1266 'zext' 'zext_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1267 [1/1] (0.00ns)   --->   "%conv_out_0_addr_42 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1267 'getelementptr' 'conv_out_0_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1268 [1/1] (1.73ns)   --->   "%add_ln29_42 = add i10 22, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1268 'add' 'add_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln29_49 = zext i10 %add_ln29_42 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1269 'zext' 'zext_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1270 [1/1] (0.00ns)   --->   "%conv_out_0_addr_46 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1270 'getelementptr' 'conv_out_0_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1271 [1/1] (0.00ns)   --->   "%conv_out_1_addr_42 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1271 'getelementptr' 'conv_out_1_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1272 [1/1] (0.00ns)   --->   "%conv_out_1_addr_46 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1272 'getelementptr' 'conv_out_1_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1273 [1/1] (0.00ns)   --->   "%conv_out_2_addr_42 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1273 'getelementptr' 'conv_out_2_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1274 [1/1] (0.00ns)   --->   "%conv_out_2_addr_46 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1274 'getelementptr' 'conv_out_2_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1275 [1/1] (0.00ns)   --->   "%conv_out_3_addr_42 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1275 'getelementptr' 'conv_out_3_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1276 [1/1] (0.00ns)   --->   "%conv_out_3_addr_46 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1276 'getelementptr' 'conv_out_3_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1277 [1/1] (0.00ns)   --->   "%conv_out_4_addr_42 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1277 'getelementptr' 'conv_out_4_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1278 [1/1] (0.00ns)   --->   "%conv_out_4_addr_46 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1278 'getelementptr' 'conv_out_4_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1279 [1/1] (0.00ns)   --->   "%conv_out_5_addr_42 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 1279 'getelementptr' 'conv_out_5_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1280 [1/1] (0.00ns)   --->   "%conv_out_5_addr_46 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1280 'getelementptr' 'conv_out_5_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1281 [1/1] (0.00ns)   --->   "%bitcast_ln29_45 = bitcast float %tmp_98 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1281 'bitcast' 'bitcast_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_45, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1282 'partselect' 'tmp_99' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln29_47 = trunc i32 %bitcast_ln29_45 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1283 'trunc' 'trunc_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1284 [1/1] (0.00ns)   --->   "%bitcast_ln29_46 = bitcast float %select_ln29_25 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1284 'bitcast' 'bitcast_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_46, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1285 'partselect' 'tmp_100' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1286 [1/1] (0.00ns)   --->   "%trunc_ln29_48 = trunc i32 %bitcast_ln29_46 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1286 'trunc' 'trunc_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1287 [1/1] (1.55ns)   --->   "%icmp_ln29_90 = icmp ne i8 %tmp_99, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1287 'icmp' 'icmp_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1288 [1/1] (2.44ns)   --->   "%icmp_ln29_91 = icmp eq i23 %trunc_ln29_47, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1288 'icmp' 'icmp_ln29_91' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_45 = or i1 %icmp_ln29_91, %icmp_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 1289 'or' 'or_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1290 [1/1] (1.55ns)   --->   "%icmp_ln29_92 = icmp ne i8 %tmp_100, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1290 'icmp' 'icmp_ln29_92' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1291 [1/1] (2.44ns)   --->   "%icmp_ln29_93 = icmp eq i23 %trunc_ln29_48, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1291 'icmp' 'icmp_ln29_93' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_46 = or i1 %icmp_ln29_93, %icmp_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 1292 'or' 'or_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%and_ln29_45 = and i1 %or_ln29_45, %or_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1293 'and' 'and_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1294 [1/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %tmp_98, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1294 'fcmp' 'tmp_101' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1295 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_46 = and i1 %and_ln29_45, %tmp_101" [maxpool/max_pool.cpp:29]   --->   Operation 1295 'and' 'and_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1296 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_26 = select i1 %and_ln29_46, float %tmp_98, float %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1296 'select' 'select_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1297 [1/1] (0.00ns)   --->   "%bitcast_ln29_52 = bitcast float %tmp_113 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1297 'bitcast' 'bitcast_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_52, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1298 'partselect' 'tmp_114' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln29_54 = trunc i32 %bitcast_ln29_52 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1299 'trunc' 'trunc_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1300 [1/1] (0.00ns)   --->   "%bitcast_ln29_53 = bitcast float %select_ln29_29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1300 'bitcast' 'bitcast_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_53, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1301 'partselect' 'tmp_115' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln29_55 = trunc i32 %bitcast_ln29_53 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1302 'trunc' 'trunc_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1303 [1/1] (1.55ns)   --->   "%icmp_ln29_104 = icmp ne i8 %tmp_114, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1303 'icmp' 'icmp_ln29_104' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1304 [1/1] (2.44ns)   --->   "%icmp_ln29_105 = icmp eq i23 %trunc_ln29_54, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1304 'icmp' 'icmp_ln29_105' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_52 = or i1 %icmp_ln29_105, %icmp_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 1305 'or' 'or_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1306 [1/1] (1.55ns)   --->   "%icmp_ln29_106 = icmp ne i8 %tmp_115, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1306 'icmp' 'icmp_ln29_106' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1307 [1/1] (2.44ns)   --->   "%icmp_ln29_107 = icmp eq i23 %trunc_ln29_55, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1307 'icmp' 'icmp_ln29_107' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_53 = or i1 %icmp_ln29_107, %icmp_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 1308 'or' 'or_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%and_ln29_52 = and i1 %or_ln29_52, %or_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 1309 'and' 'and_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1310 [1/2] (5.43ns)   --->   "%tmp_116 = fcmp ogt float %tmp_113, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 1310 'fcmp' 'tmp_116' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_53 = and i1 %and_ln29_52, %tmp_116" [maxpool/max_pool.cpp:29]   --->   Operation 1311 'and' 'and_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1312 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_30 = select i1 %and_ln29_53, float %tmp_113, float %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 1312 'select' 'select_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1313 [1/2] (3.25ns)   --->   "%conv_out_0_load_34 = load float* %conv_out_0_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1313 'load' 'conv_out_0_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1314 [1/2] (3.25ns)   --->   "%conv_out_1_load_34 = load float* %conv_out_1_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1314 'load' 'conv_out_1_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1315 [1/2] (3.25ns)   --->   "%conv_out_2_load_34 = load float* %conv_out_2_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1315 'load' 'conv_out_2_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1316 [1/2] (3.25ns)   --->   "%conv_out_3_load_34 = load float* %conv_out_3_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1316 'load' 'conv_out_3_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1317 [1/2] (3.25ns)   --->   "%conv_out_4_load_34 = load float* %conv_out_4_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1317 'load' 'conv_out_4_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1318 [1/2] (3.25ns)   --->   "%conv_out_5_load_34 = load float* %conv_out_5_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1318 'load' 'conv_out_5_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1319 [1/1] (2.32ns)   --->   "%tmp_128 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_34, float %conv_out_1_load_34, float %conv_out_2_load_34, float %conv_out_3_load_34, float %conv_out_4_load_34, float %conv_out_5_load_34, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1319 'mux' 'tmp_128' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1320 [2/2] (5.43ns)   --->   "%tmp_131 = fcmp ogt float %tmp_128, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1320 'fcmp' 'tmp_131' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1321 [1/2] (3.25ns)   --->   "%conv_out_0_load_38 = load float* %conv_out_0_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1321 'load' 'conv_out_0_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1322 [1/2] (3.25ns)   --->   "%conv_out_1_load_38 = load float* %conv_out_1_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1322 'load' 'conv_out_1_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1323 [1/2] (3.25ns)   --->   "%conv_out_2_load_38 = load float* %conv_out_2_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1323 'load' 'conv_out_2_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1324 [1/2] (3.25ns)   --->   "%conv_out_3_load_38 = load float* %conv_out_3_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1324 'load' 'conv_out_3_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1325 [1/2] (3.25ns)   --->   "%conv_out_4_load_38 = load float* %conv_out_4_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1325 'load' 'conv_out_4_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1326 [1/2] (3.25ns)   --->   "%conv_out_5_load_38 = load float* %conv_out_5_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1326 'load' 'conv_out_5_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1327 [1/1] (2.32ns)   --->   "%tmp_143 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_38, float %conv_out_1_load_38, float %conv_out_2_load_38, float %conv_out_3_load_38, float %conv_out_4_load_38, float %conv_out_5_load_38, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1327 'mux' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1328 [2/2] (5.43ns)   --->   "%tmp_146 = fcmp ogt float %tmp_143, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1328 'fcmp' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1329 [2/2] (3.25ns)   --->   "%conv_out_0_load_42 = load float* %conv_out_0_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1329 'load' 'conv_out_0_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1330 [2/2] (3.25ns)   --->   "%conv_out_1_load_42 = load float* %conv_out_1_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1330 'load' 'conv_out_1_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1331 [2/2] (3.25ns)   --->   "%conv_out_2_load_42 = load float* %conv_out_2_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1331 'load' 'conv_out_2_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1332 [2/2] (3.25ns)   --->   "%conv_out_3_load_42 = load float* %conv_out_3_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1332 'load' 'conv_out_3_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1333 [2/2] (3.25ns)   --->   "%conv_out_4_load_42 = load float* %conv_out_4_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1333 'load' 'conv_out_4_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1334 [2/2] (3.25ns)   --->   "%conv_out_5_load_42 = load float* %conv_out_5_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1334 'load' 'conv_out_5_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1335 [2/2] (3.25ns)   --->   "%conv_out_0_load_46 = load float* %conv_out_0_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1335 'load' 'conv_out_0_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1336 [2/2] (3.25ns)   --->   "%conv_out_1_load_46 = load float* %conv_out_1_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1336 'load' 'conv_out_1_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1337 [2/2] (3.25ns)   --->   "%conv_out_2_load_46 = load float* %conv_out_2_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1337 'load' 'conv_out_2_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1338 [2/2] (3.25ns)   --->   "%conv_out_3_load_46 = load float* %conv_out_3_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1338 'load' 'conv_out_3_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1339 [2/2] (3.25ns)   --->   "%conv_out_4_load_46 = load float* %conv_out_4_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1339 'load' 'conv_out_4_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_20 : Operation 1340 [2/2] (3.25ns)   --->   "%conv_out_5_load_46 = load float* %conv_out_5_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1340 'load' 'conv_out_5_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 21 <SV = 20> <Delay = 11.0>
ST_21 : Operation 1341 [1/1] (0.00ns)   --->   "%or_ln29_94 = or i10 %trunc_ln29_4, 1" [maxpool/max_pool.cpp:29]   --->   Operation 1341 'or' 'or_ln29_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i10 %or_ln29_94 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1342 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1343 [1/1] (0.00ns)   --->   "%conv_out_0_addr_3 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1343 'getelementptr' 'conv_out_0_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1344 [1/1] (1.73ns)   --->   "%add_ln29_44 = add i10 24, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1344 'add' 'add_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln29_51 = zext i10 %add_ln29_44 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1345 'zext' 'zext_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1346 [1/1] (0.00ns)   --->   "%conv_out_0_addr_50 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1346 'getelementptr' 'conv_out_0_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1347 [1/1] (0.00ns)   --->   "%conv_out_1_addr_3 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1347 'getelementptr' 'conv_out_1_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1348 [1/1] (0.00ns)   --->   "%conv_out_1_addr_50 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1348 'getelementptr' 'conv_out_1_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (0.00ns)   --->   "%conv_out_2_addr_3 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1349 'getelementptr' 'conv_out_2_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1350 [1/1] (0.00ns)   --->   "%conv_out_2_addr_50 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1350 'getelementptr' 'conv_out_2_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1351 [1/1] (0.00ns)   --->   "%conv_out_3_addr_3 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1351 'getelementptr' 'conv_out_3_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1352 [1/1] (0.00ns)   --->   "%conv_out_3_addr_50 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1352 'getelementptr' 'conv_out_3_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1353 [1/1] (0.00ns)   --->   "%conv_out_4_addr_3 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1353 'getelementptr' 'conv_out_4_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1354 [1/1] (0.00ns)   --->   "%conv_out_4_addr_50 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1354 'getelementptr' 'conv_out_4_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1355 [1/1] (0.00ns)   --->   "%conv_out_5_addr_3 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 1355 'getelementptr' 'conv_out_5_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1356 [1/1] (0.00ns)   --->   "%conv_out_5_addr_50 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 1356 'getelementptr' 'conv_out_5_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1357 [2/2] (3.25ns)   --->   "%conv_out_0_load_3 = load float* %conv_out_0_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1357 'load' 'conv_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1358 [2/2] (3.25ns)   --->   "%conv_out_1_load_3 = load float* %conv_out_1_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1358 'load' 'conv_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1359 [2/2] (3.25ns)   --->   "%conv_out_2_load_3 = load float* %conv_out_2_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1359 'load' 'conv_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1360 [2/2] (3.25ns)   --->   "%conv_out_3_load_3 = load float* %conv_out_3_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1360 'load' 'conv_out_3_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1361 [2/2] (3.25ns)   --->   "%conv_out_4_load_3 = load float* %conv_out_4_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1361 'load' 'conv_out_4_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1362 [2/2] (3.25ns)   --->   "%conv_out_5_load_3 = load float* %conv_out_5_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1362 'load' 'conv_out_5_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1363 [1/1] (0.00ns)   --->   "%bitcast_ln29_59 = bitcast float %tmp_128 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1363 'bitcast' 'bitcast_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_59, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1364 'partselect' 'tmp_129' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln29_61 = trunc i32 %bitcast_ln29_59 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1365 'trunc' 'trunc_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1366 [1/1] (0.00ns)   --->   "%bitcast_ln29_60 = bitcast float %select_ln29_33 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1366 'bitcast' 'bitcast_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_60, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1367 'partselect' 'tmp_130' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln29_62 = trunc i32 %bitcast_ln29_60 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1368 'trunc' 'trunc_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1369 [1/1] (1.55ns)   --->   "%icmp_ln29_118 = icmp ne i8 %tmp_129, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1369 'icmp' 'icmp_ln29_118' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1370 [1/1] (2.44ns)   --->   "%icmp_ln29_119 = icmp eq i23 %trunc_ln29_61, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1370 'icmp' 'icmp_ln29_119' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_59 = or i1 %icmp_ln29_119, %icmp_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 1371 'or' 'or_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1372 [1/1] (1.55ns)   --->   "%icmp_ln29_120 = icmp ne i8 %tmp_130, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1372 'icmp' 'icmp_ln29_120' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1373 [1/1] (2.44ns)   --->   "%icmp_ln29_121 = icmp eq i23 %trunc_ln29_62, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1373 'icmp' 'icmp_ln29_121' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_60 = or i1 %icmp_ln29_121, %icmp_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 1374 'or' 'or_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%and_ln29_59 = and i1 %or_ln29_59, %or_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 1375 'and' 'and_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1376 [1/2] (5.43ns)   --->   "%tmp_131 = fcmp ogt float %tmp_128, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1376 'fcmp' 'tmp_131' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1377 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_60 = and i1 %and_ln29_59, %tmp_131" [maxpool/max_pool.cpp:29]   --->   Operation 1377 'and' 'and_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1378 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_34 = select i1 %and_ln29_60, float %tmp_128, float %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1378 'select' 'select_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1379 [1/1] (0.00ns)   --->   "%bitcast_ln29_66 = bitcast float %tmp_143 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1379 'bitcast' 'bitcast_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_66, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1380 'partselect' 'tmp_144' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln29_68 = trunc i32 %bitcast_ln29_66 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1381 'trunc' 'trunc_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1382 [1/1] (0.00ns)   --->   "%bitcast_ln29_67 = bitcast float %select_ln29_37 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1382 'bitcast' 'bitcast_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_67, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1383 'partselect' 'tmp_145' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln29_69 = trunc i32 %bitcast_ln29_67 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1384 'trunc' 'trunc_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1385 [1/1] (1.55ns)   --->   "%icmp_ln29_132 = icmp ne i8 %tmp_144, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1385 'icmp' 'icmp_ln29_132' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1386 [1/1] (2.44ns)   --->   "%icmp_ln29_133 = icmp eq i23 %trunc_ln29_68, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1386 'icmp' 'icmp_ln29_133' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_66 = or i1 %icmp_ln29_133, %icmp_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 1387 'or' 'or_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1388 [1/1] (1.55ns)   --->   "%icmp_ln29_134 = icmp ne i8 %tmp_145, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1388 'icmp' 'icmp_ln29_134' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1389 [1/1] (2.44ns)   --->   "%icmp_ln29_135 = icmp eq i23 %trunc_ln29_69, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1389 'icmp' 'icmp_ln29_135' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_67 = or i1 %icmp_ln29_135, %icmp_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 1390 'or' 'or_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%and_ln29_66 = and i1 %or_ln29_66, %or_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 1391 'and' 'and_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1392 [1/2] (5.43ns)   --->   "%tmp_146 = fcmp ogt float %tmp_143, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1392 'fcmp' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1393 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_67 = and i1 %and_ln29_66, %tmp_146" [maxpool/max_pool.cpp:29]   --->   Operation 1393 'and' 'and_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1394 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_38 = select i1 %and_ln29_67, float %tmp_143, float %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1394 'select' 'select_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1395 [1/2] (3.25ns)   --->   "%conv_out_0_load_42 = load float* %conv_out_0_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1395 'load' 'conv_out_0_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1396 [1/2] (3.25ns)   --->   "%conv_out_1_load_42 = load float* %conv_out_1_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1396 'load' 'conv_out_1_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1397 [1/2] (3.25ns)   --->   "%conv_out_2_load_42 = load float* %conv_out_2_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1397 'load' 'conv_out_2_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1398 [1/2] (3.25ns)   --->   "%conv_out_3_load_42 = load float* %conv_out_3_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1398 'load' 'conv_out_3_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1399 [1/2] (3.25ns)   --->   "%conv_out_4_load_42 = load float* %conv_out_4_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1399 'load' 'conv_out_4_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1400 [1/2] (3.25ns)   --->   "%conv_out_5_load_42 = load float* %conv_out_5_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1400 'load' 'conv_out_5_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1401 [1/1] (2.32ns)   --->   "%tmp_158 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_42, float %conv_out_1_load_42, float %conv_out_2_load_42, float %conv_out_3_load_42, float %conv_out_4_load_42, float %conv_out_5_load_42, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1401 'mux' 'tmp_158' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1402 [2/2] (5.43ns)   --->   "%tmp_161 = fcmp ogt float %tmp_158, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1402 'fcmp' 'tmp_161' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1403 [1/2] (3.25ns)   --->   "%conv_out_0_load_46 = load float* %conv_out_0_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1403 'load' 'conv_out_0_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1404 [1/2] (3.25ns)   --->   "%conv_out_1_load_46 = load float* %conv_out_1_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1404 'load' 'conv_out_1_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1405 [1/2] (3.25ns)   --->   "%conv_out_2_load_46 = load float* %conv_out_2_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1405 'load' 'conv_out_2_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1406 [1/2] (3.25ns)   --->   "%conv_out_3_load_46 = load float* %conv_out_3_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1406 'load' 'conv_out_3_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1407 [1/2] (3.25ns)   --->   "%conv_out_4_load_46 = load float* %conv_out_4_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1407 'load' 'conv_out_4_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1408 [1/2] (3.25ns)   --->   "%conv_out_5_load_46 = load float* %conv_out_5_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1408 'load' 'conv_out_5_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1409 [1/1] (2.32ns)   --->   "%tmp_173 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_46, float %conv_out_1_load_46, float %conv_out_2_load_46, float %conv_out_3_load_46, float %conv_out_4_load_46, float %conv_out_5_load_46, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1409 'mux' 'tmp_173' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1410 [2/2] (5.43ns)   --->   "%tmp_176 = fcmp ogt float %tmp_173, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1410 'fcmp' 'tmp_176' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1411 [2/2] (3.25ns)   --->   "%conv_out_0_load_50 = load float* %conv_out_0_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1411 'load' 'conv_out_0_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1412 [2/2] (3.25ns)   --->   "%conv_out_1_load_50 = load float* %conv_out_1_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1412 'load' 'conv_out_1_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1413 [2/2] (3.25ns)   --->   "%conv_out_2_load_50 = load float* %conv_out_2_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1413 'load' 'conv_out_2_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1414 [2/2] (3.25ns)   --->   "%conv_out_3_load_50 = load float* %conv_out_3_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1414 'load' 'conv_out_3_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1415 [2/2] (3.25ns)   --->   "%conv_out_4_load_50 = load float* %conv_out_4_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1415 'load' 'conv_out_4_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_21 : Operation 1416 [2/2] (3.25ns)   --->   "%conv_out_5_load_50 = load float* %conv_out_5_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1416 'load' 'conv_out_5_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 22 <SV = 21> <Delay = 11.0>
ST_22 : Operation 1417 [1/1] (1.73ns)   --->   "%add_ln29_23 = add i10 3, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1417 'add' 'add_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i10 %add_ln29_23 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1418 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1419 [1/1] (0.00ns)   --->   "%conv_out_0_addr_7 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1419 'getelementptr' 'conv_out_0_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1420 [1/1] (1.73ns)   --->   "%add_ln29_25 = add i10 5, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1420 'add' 'add_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i10 %add_ln29_25 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1421 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1422 [1/1] (0.00ns)   --->   "%conv_out_0_addr_11 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1422 'getelementptr' 'conv_out_0_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1423 [1/1] (0.00ns)   --->   "%conv_out_1_addr_7 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1423 'getelementptr' 'conv_out_1_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1424 [1/1] (0.00ns)   --->   "%conv_out_1_addr_11 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1424 'getelementptr' 'conv_out_1_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1425 [1/1] (0.00ns)   --->   "%conv_out_2_addr_7 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1425 'getelementptr' 'conv_out_2_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1426 [1/1] (0.00ns)   --->   "%conv_out_2_addr_11 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1426 'getelementptr' 'conv_out_2_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1427 [1/1] (0.00ns)   --->   "%conv_out_3_addr_7 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1427 'getelementptr' 'conv_out_3_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1428 [1/1] (0.00ns)   --->   "%conv_out_3_addr_11 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1428 'getelementptr' 'conv_out_3_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1429 [1/1] (0.00ns)   --->   "%conv_out_4_addr_7 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1429 'getelementptr' 'conv_out_4_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1430 [1/1] (0.00ns)   --->   "%conv_out_4_addr_11 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1430 'getelementptr' 'conv_out_4_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1431 [1/1] (0.00ns)   --->   "%conv_out_5_addr_7 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1431 'getelementptr' 'conv_out_5_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1432 [1/1] (0.00ns)   --->   "%conv_out_5_addr_11 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 1432 'getelementptr' 'conv_out_5_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1433 [1/2] (3.25ns)   --->   "%conv_out_0_load_3 = load float* %conv_out_0_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1433 'load' 'conv_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1434 [1/2] (3.25ns)   --->   "%conv_out_1_load_3 = load float* %conv_out_1_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1434 'load' 'conv_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1435 [1/2] (3.25ns)   --->   "%conv_out_2_load_3 = load float* %conv_out_2_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1435 'load' 'conv_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1436 [1/2] (3.25ns)   --->   "%conv_out_3_load_3 = load float* %conv_out_3_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1436 'load' 'conv_out_3_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1437 [1/2] (3.25ns)   --->   "%conv_out_4_load_3 = load float* %conv_out_4_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1437 'load' 'conv_out_4_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1438 [1/2] (3.25ns)   --->   "%conv_out_5_load_3 = load float* %conv_out_5_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1438 'load' 'conv_out_5_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1439 [1/1] (2.32ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_3, float %conv_out_1_load_3, float %conv_out_2_load_3, float %conv_out_3_load_3, float %conv_out_4_load_3, float %conv_out_5_load_3, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1439 'mux' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1440 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %tmp_12, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 1440 'fcmp' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1441 [2/2] (3.25ns)   --->   "%conv_out_0_load_7 = load float* %conv_out_0_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1441 'load' 'conv_out_0_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1442 [2/2] (3.25ns)   --->   "%conv_out_1_load_7 = load float* %conv_out_1_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1442 'load' 'conv_out_1_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1443 [2/2] (3.25ns)   --->   "%conv_out_2_load_7 = load float* %conv_out_2_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1443 'load' 'conv_out_2_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1444 [2/2] (3.25ns)   --->   "%conv_out_3_load_7 = load float* %conv_out_3_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1444 'load' 'conv_out_3_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1445 [2/2] (3.25ns)   --->   "%conv_out_4_load_7 = load float* %conv_out_4_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1445 'load' 'conv_out_4_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1446 [2/2] (3.25ns)   --->   "%conv_out_5_load_7 = load float* %conv_out_5_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1446 'load' 'conv_out_5_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1447 [2/2] (3.25ns)   --->   "%conv_out_0_load_11 = load float* %conv_out_0_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1447 'load' 'conv_out_0_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1448 [2/2] (3.25ns)   --->   "%conv_out_1_load_11 = load float* %conv_out_1_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1448 'load' 'conv_out_1_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1449 [2/2] (3.25ns)   --->   "%conv_out_2_load_11 = load float* %conv_out_2_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1449 'load' 'conv_out_2_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1450 [2/2] (3.25ns)   --->   "%conv_out_3_load_11 = load float* %conv_out_3_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1450 'load' 'conv_out_3_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1451 [2/2] (3.25ns)   --->   "%conv_out_4_load_11 = load float* %conv_out_4_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1451 'load' 'conv_out_4_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1452 [2/2] (3.25ns)   --->   "%conv_out_5_load_11 = load float* %conv_out_5_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1452 'load' 'conv_out_5_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1453 [1/1] (0.00ns)   --->   "%bitcast_ln29_73 = bitcast float %tmp_158 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1453 'bitcast' 'bitcast_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_73, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1454 'partselect' 'tmp_159' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln29_75 = trunc i32 %bitcast_ln29_73 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1455 'trunc' 'trunc_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1456 [1/1] (0.00ns)   --->   "%bitcast_ln29_74 = bitcast float %select_ln29_41 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1456 'bitcast' 'bitcast_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_74, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1457 'partselect' 'tmp_160' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1458 [1/1] (0.00ns)   --->   "%trunc_ln29_76 = trunc i32 %bitcast_ln29_74 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1458 'trunc' 'trunc_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1459 [1/1] (1.55ns)   --->   "%icmp_ln29_146 = icmp ne i8 %tmp_159, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1459 'icmp' 'icmp_ln29_146' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1460 [1/1] (2.44ns)   --->   "%icmp_ln29_147 = icmp eq i23 %trunc_ln29_75, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1460 'icmp' 'icmp_ln29_147' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_73 = or i1 %icmp_ln29_147, %icmp_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 1461 'or' 'or_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1462 [1/1] (1.55ns)   --->   "%icmp_ln29_148 = icmp ne i8 %tmp_160, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1462 'icmp' 'icmp_ln29_148' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1463 [1/1] (2.44ns)   --->   "%icmp_ln29_149 = icmp eq i23 %trunc_ln29_76, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1463 'icmp' 'icmp_ln29_149' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_74 = or i1 %icmp_ln29_149, %icmp_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 1464 'or' 'or_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%and_ln29_73 = and i1 %or_ln29_73, %or_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 1465 'and' 'and_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1466 [1/2] (5.43ns)   --->   "%tmp_161 = fcmp ogt float %tmp_158, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1466 'fcmp' 'tmp_161' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1467 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_74 = and i1 %and_ln29_73, %tmp_161" [maxpool/max_pool.cpp:29]   --->   Operation 1467 'and' 'and_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1468 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_42 = select i1 %and_ln29_74, float %tmp_158, float %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1468 'select' 'select_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1469 [1/1] (0.00ns)   --->   "%bitcast_ln29_80 = bitcast float %tmp_173 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1469 'bitcast' 'bitcast_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_174 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_80, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1470 'partselect' 'tmp_174' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln29_82 = trunc i32 %bitcast_ln29_80 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1471 'trunc' 'trunc_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1472 [1/1] (0.00ns)   --->   "%bitcast_ln29_81 = bitcast float %select_ln29_45 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1472 'bitcast' 'bitcast_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_81, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1473 'partselect' 'tmp_175' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln29_83 = trunc i32 %bitcast_ln29_81 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1474 'trunc' 'trunc_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1475 [1/1] (1.55ns)   --->   "%icmp_ln29_160 = icmp ne i8 %tmp_174, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1475 'icmp' 'icmp_ln29_160' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1476 [1/1] (2.44ns)   --->   "%icmp_ln29_161 = icmp eq i23 %trunc_ln29_82, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1476 'icmp' 'icmp_ln29_161' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_80 = or i1 %icmp_ln29_161, %icmp_ln29_160" [maxpool/max_pool.cpp:29]   --->   Operation 1477 'or' 'or_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1478 [1/1] (1.55ns)   --->   "%icmp_ln29_162 = icmp ne i8 %tmp_175, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1478 'icmp' 'icmp_ln29_162' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1479 [1/1] (2.44ns)   --->   "%icmp_ln29_163 = icmp eq i23 %trunc_ln29_83, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1479 'icmp' 'icmp_ln29_163' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_81 = or i1 %icmp_ln29_163, %icmp_ln29_162" [maxpool/max_pool.cpp:29]   --->   Operation 1480 'or' 'or_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%and_ln29_80 = and i1 %or_ln29_80, %or_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 1481 'and' 'and_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1482 [1/2] (5.43ns)   --->   "%tmp_176 = fcmp ogt float %tmp_173, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1482 'fcmp' 'tmp_176' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1483 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_81 = and i1 %and_ln29_80, %tmp_176" [maxpool/max_pool.cpp:29]   --->   Operation 1483 'and' 'and_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1484 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_46 = select i1 %and_ln29_81, float %tmp_173, float %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 1484 'select' 'select_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1485 [1/2] (3.25ns)   --->   "%conv_out_0_load_50 = load float* %conv_out_0_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1485 'load' 'conv_out_0_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1486 [1/2] (3.25ns)   --->   "%conv_out_1_load_50 = load float* %conv_out_1_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1486 'load' 'conv_out_1_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1487 [1/2] (3.25ns)   --->   "%conv_out_2_load_50 = load float* %conv_out_2_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1487 'load' 'conv_out_2_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1488 [1/2] (3.25ns)   --->   "%conv_out_3_load_50 = load float* %conv_out_3_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1488 'load' 'conv_out_3_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1489 [1/2] (3.25ns)   --->   "%conv_out_4_load_50 = load float* %conv_out_4_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1489 'load' 'conv_out_4_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1490 [1/2] (3.25ns)   --->   "%conv_out_5_load_50 = load float* %conv_out_5_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1490 'load' 'conv_out_5_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_22 : Operation 1491 [1/1] (2.32ns)   --->   "%tmp_188 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_50, float %conv_out_1_load_50, float %conv_out_2_load_50, float %conv_out_3_load_50, float %conv_out_4_load_50, float %conv_out_5_load_50, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1491 'mux' 'tmp_188' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1492 [2/2] (5.43ns)   --->   "%tmp_191 = fcmp ogt float %tmp_188, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1492 'fcmp' 'tmp_191' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 11.0>
ST_23 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_53 to i8" [maxpool/max_pool.cpp:14]   --->   Operation 1493 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln29_52, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 1494 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %tmp to i8" [maxpool/max_pool.cpp:36]   --->   Operation 1495 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %shl_ln to i8" [maxpool/max_pool.cpp:36]   --->   Operation 1496 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i8 %zext_ln36, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 1497 'sub' 'sub_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1498 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln36 = add i8 %zext_ln14, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1498 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %add_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1499 'sext' 'sext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1500 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [78 x float]* %max_pool_out_0, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1500 'getelementptr' 'max_pool_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1501 [1/1] (1.73ns)   --->   "%add_ln29_27 = add i10 7, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1501 'add' 'add_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i10 %add_ln29_27 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1502 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1503 [1/1] (0.00ns)   --->   "%conv_out_0_addr_15 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1503 'getelementptr' 'conv_out_0_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1504 [1/1] (1.73ns)   --->   "%add_ln29_29 = add i10 9, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1504 'add' 'add_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i10 %add_ln29_29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1505 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1506 [1/1] (0.00ns)   --->   "%conv_out_0_addr_19 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1506 'getelementptr' 'conv_out_0_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1507 [1/1] (0.00ns)   --->   "%conv_out_1_addr_15 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1507 'getelementptr' 'conv_out_1_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1508 [1/1] (0.00ns)   --->   "%conv_out_1_addr_19 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1508 'getelementptr' 'conv_out_1_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1509 [1/1] (0.00ns)   --->   "%conv_out_2_addr_15 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1509 'getelementptr' 'conv_out_2_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1510 [1/1] (0.00ns)   --->   "%conv_out_2_addr_19 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1510 'getelementptr' 'conv_out_2_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1511 [1/1] (0.00ns)   --->   "%conv_out_3_addr_15 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1511 'getelementptr' 'conv_out_3_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1512 [1/1] (0.00ns)   --->   "%conv_out_3_addr_19 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1512 'getelementptr' 'conv_out_3_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1513 [1/1] (0.00ns)   --->   "%conv_out_4_addr_15 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1513 'getelementptr' 'conv_out_4_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1514 [1/1] (0.00ns)   --->   "%conv_out_4_addr_19 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1514 'getelementptr' 'conv_out_4_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1515 [1/1] (0.00ns)   --->   "%conv_out_5_addr_15 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1515 'getelementptr' 'conv_out_5_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1516 [1/1] (0.00ns)   --->   "%conv_out_5_addr_19 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 1516 'getelementptr' 'conv_out_5_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1517 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %tmp_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1517 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1518 'partselect' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1519 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1520 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1521 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1522 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1523 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_13, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1523 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1524 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_7, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1524 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1525 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1526 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_14, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1526 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1527 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1527 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 1528 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1529 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1530 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %tmp_12, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 1530 'fcmp' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1531 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_15" [maxpool/max_pool.cpp:29]   --->   Operation 1531 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1532 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %tmp_12, float %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 1532 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1533 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_0_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1533 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1534 [1/2] (3.25ns)   --->   "%conv_out_0_load_7 = load float* %conv_out_0_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1534 'load' 'conv_out_0_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1535 [1/2] (3.25ns)   --->   "%conv_out_1_load_7 = load float* %conv_out_1_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1535 'load' 'conv_out_1_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1536 [1/2] (3.25ns)   --->   "%conv_out_2_load_7 = load float* %conv_out_2_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1536 'load' 'conv_out_2_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1537 [1/2] (3.25ns)   --->   "%conv_out_3_load_7 = load float* %conv_out_3_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1537 'load' 'conv_out_3_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1538 [1/2] (3.25ns)   --->   "%conv_out_4_load_7 = load float* %conv_out_4_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1538 'load' 'conv_out_4_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1539 [1/2] (3.25ns)   --->   "%conv_out_5_load_7 = load float* %conv_out_5_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1539 'load' 'conv_out_5_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1540 [1/1] (2.32ns)   --->   "%tmp_27 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_7, float %conv_out_1_load_7, float %conv_out_2_load_7, float %conv_out_3_load_7, float %conv_out_4_load_7, float %conv_out_5_load_7, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1540 'mux' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1541 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %tmp_27, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1541 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1542 [1/2] (3.25ns)   --->   "%conv_out_0_load_11 = load float* %conv_out_0_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1542 'load' 'conv_out_0_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1543 [1/2] (3.25ns)   --->   "%conv_out_1_load_11 = load float* %conv_out_1_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1543 'load' 'conv_out_1_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1544 [1/2] (3.25ns)   --->   "%conv_out_2_load_11 = load float* %conv_out_2_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1544 'load' 'conv_out_2_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1545 [1/2] (3.25ns)   --->   "%conv_out_3_load_11 = load float* %conv_out_3_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1545 'load' 'conv_out_3_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1546 [1/2] (3.25ns)   --->   "%conv_out_4_load_11 = load float* %conv_out_4_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1546 'load' 'conv_out_4_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1547 [1/2] (3.25ns)   --->   "%conv_out_5_load_11 = load float* %conv_out_5_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1547 'load' 'conv_out_5_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1548 [1/1] (2.32ns)   --->   "%tmp_42 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_11, float %conv_out_1_load_11, float %conv_out_2_load_11, float %conv_out_3_load_11, float %conv_out_4_load_11, float %conv_out_5_load_11, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1548 'mux' 'tmp_42' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1549 [2/2] (5.43ns)   --->   "%tmp_45 = fcmp ogt float %tmp_42, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1549 'fcmp' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1550 [2/2] (3.25ns)   --->   "%conv_out_0_load_15 = load float* %conv_out_0_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1550 'load' 'conv_out_0_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1551 [2/2] (3.25ns)   --->   "%conv_out_1_load_15 = load float* %conv_out_1_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1551 'load' 'conv_out_1_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1552 [2/2] (3.25ns)   --->   "%conv_out_2_load_15 = load float* %conv_out_2_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1552 'load' 'conv_out_2_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1553 [2/2] (3.25ns)   --->   "%conv_out_3_load_15 = load float* %conv_out_3_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1553 'load' 'conv_out_3_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1554 [2/2] (3.25ns)   --->   "%conv_out_4_load_15 = load float* %conv_out_4_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1554 'load' 'conv_out_4_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1555 [2/2] (3.25ns)   --->   "%conv_out_5_load_15 = load float* %conv_out_5_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1555 'load' 'conv_out_5_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1556 [2/2] (3.25ns)   --->   "%conv_out_0_load_19 = load float* %conv_out_0_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1556 'load' 'conv_out_0_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1557 [2/2] (3.25ns)   --->   "%conv_out_1_load_19 = load float* %conv_out_1_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1557 'load' 'conv_out_1_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1558 [2/2] (3.25ns)   --->   "%conv_out_2_load_19 = load float* %conv_out_2_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1558 'load' 'conv_out_2_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1559 [2/2] (3.25ns)   --->   "%conv_out_3_load_19 = load float* %conv_out_3_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1559 'load' 'conv_out_3_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1560 [2/2] (3.25ns)   --->   "%conv_out_4_load_19 = load float* %conv_out_4_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1560 'load' 'conv_out_4_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1561 [2/2] (3.25ns)   --->   "%conv_out_5_load_19 = load float* %conv_out_5_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1561 'load' 'conv_out_5_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_23 : Operation 1562 [1/1] (0.00ns)   --->   "%bitcast_ln29_87 = bitcast float %tmp_188 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1562 'bitcast' 'bitcast_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_189 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_87, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1563 'partselect' 'tmp_189' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln29_89 = trunc i32 %bitcast_ln29_87 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1564 'trunc' 'trunc_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln29_88 = bitcast float %select_ln29_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1565 'bitcast' 'bitcast_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_88, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1566 'partselect' 'tmp_190' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln29_90 = trunc i32 %bitcast_ln29_88 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1567 'trunc' 'trunc_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 1568 [1/1] (1.55ns)   --->   "%icmp_ln29_174 = icmp ne i8 %tmp_189, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1568 'icmp' 'icmp_ln29_174' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1569 [1/1] (2.44ns)   --->   "%icmp_ln29_175 = icmp eq i23 %trunc_ln29_89, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1569 'icmp' 'icmp_ln29_175' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_87 = or i1 %icmp_ln29_175, %icmp_ln29_174" [maxpool/max_pool.cpp:29]   --->   Operation 1570 'or' 'or_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1571 [1/1] (1.55ns)   --->   "%icmp_ln29_176 = icmp ne i8 %tmp_190, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1571 'icmp' 'icmp_ln29_176' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1572 [1/1] (2.44ns)   --->   "%icmp_ln29_177 = icmp eq i23 %trunc_ln29_90, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1572 'icmp' 'icmp_ln29_177' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_88 = or i1 %icmp_ln29_177, %icmp_ln29_176" [maxpool/max_pool.cpp:29]   --->   Operation 1573 'or' 'or_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%and_ln29_87 = and i1 %or_ln29_87, %or_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1574 'and' 'and_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1575 [1/2] (5.43ns)   --->   "%tmp_191 = fcmp ogt float %tmp_188, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1575 'fcmp' 'tmp_191' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1576 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_88 = and i1 %and_ln29_87, %tmp_191" [maxpool/max_pool.cpp:29]   --->   Operation 1576 'and' 'and_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1577 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_50 = select i1 %and_ln29_88, float %tmp_188, float %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1577 'select' 'select_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 11.0>
ST_24 : Operation 1578 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [78 x float]* %max_pool_out_1, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1578 'getelementptr' 'max_pool_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1579 [1/1] (0.00ns)   --->   "%max_pool_out_2_addr = getelementptr [78 x float]* %max_pool_out_2, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1579 'getelementptr' 'max_pool_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1580 [1/1] (1.73ns)   --->   "%add_ln29_31 = add i10 11, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1580 'add' 'add_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln29_38 = zext i10 %add_ln29_31 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1581 'zext' 'zext_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1582 [1/1] (0.00ns)   --->   "%conv_out_0_addr_23 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1582 'getelementptr' 'conv_out_0_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1583 [1/1] (1.73ns)   --->   "%add_ln29_33 = add i10 13, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1583 'add' 'add_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln29_40 = zext i10 %add_ln29_33 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1584 'zext' 'zext_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1585 [1/1] (0.00ns)   --->   "%conv_out_0_addr_27 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1585 'getelementptr' 'conv_out_0_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1586 [1/1] (0.00ns)   --->   "%conv_out_1_addr_23 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1586 'getelementptr' 'conv_out_1_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1587 [1/1] (0.00ns)   --->   "%conv_out_1_addr_27 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1587 'getelementptr' 'conv_out_1_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1588 [1/1] (0.00ns)   --->   "%conv_out_2_addr_23 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1588 'getelementptr' 'conv_out_2_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1589 [1/1] (0.00ns)   --->   "%conv_out_2_addr_27 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1589 'getelementptr' 'conv_out_2_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1590 [1/1] (0.00ns)   --->   "%conv_out_3_addr_23 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1590 'getelementptr' 'conv_out_3_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1591 [1/1] (0.00ns)   --->   "%conv_out_3_addr_27 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1591 'getelementptr' 'conv_out_3_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1592 [1/1] (0.00ns)   --->   "%conv_out_4_addr_23 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1592 'getelementptr' 'conv_out_4_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1593 [1/1] (0.00ns)   --->   "%conv_out_4_addr_27 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1593 'getelementptr' 'conv_out_4_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1594 [1/1] (0.00ns)   --->   "%conv_out_5_addr_23 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1594 'getelementptr' 'conv_out_5_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1595 [1/1] (0.00ns)   --->   "%conv_out_5_addr_27 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1595 'getelementptr' 'conv_out_5_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1596 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %tmp_27 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1596 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1597 'partselect' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1598 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1599 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %select_ln29_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1599 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1600 'partselect' 'tmp_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1601 'trunc' 'trunc_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1602 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_28, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1602 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1603 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1603 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1604 'or' 'or_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1605 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_29, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1605 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1606 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_15, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1606 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1607 'or' 'or_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1608 'and' 'and_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1609 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %tmp_27, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1609 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1610 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_30" [maxpool/max_pool.cpp:29]   --->   Operation 1610 'and' 'and_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1611 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_13, float %tmp_27, float %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1611 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1612 [1/1] (3.25ns)   --->   "store float %select_ln29_7, float* %max_pool_out_1_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1612 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1613 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %tmp_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1613 'bitcast' 'bitcast_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1614 'partselect' 'tmp_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_19 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1615 'trunc' 'trunc_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1616 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %select_ln29_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1616 'bitcast' 'bitcast_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1617 'partselect' 'tmp_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1618 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_20 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1618 'trunc' 'trunc_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1619 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_43, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1619 'icmp' 'icmp_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1620 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_21, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1620 'icmp' 'icmp_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1621 'or' 'or_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1622 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_44, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1622 'icmp' 'icmp_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1623 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_22, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1623 'icmp' 'icmp_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1624 'or' 'or_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%and_ln29_19 = and i1 %or_ln29_19, %or_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1625 'and' 'and_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1626 [1/2] (5.43ns)   --->   "%tmp_45 = fcmp ogt float %tmp_42, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1626 'fcmp' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1627 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_20 = and i1 %and_ln29_19, %tmp_45" [maxpool/max_pool.cpp:29]   --->   Operation 1627 'and' 'and_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1628 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_20, float %tmp_42, float %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1628 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1629 [1/1] (3.25ns)   --->   "store float %select_ln29_11, float* %max_pool_out_2_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1629 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1630 [1/2] (3.25ns)   --->   "%conv_out_0_load_15 = load float* %conv_out_0_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1630 'load' 'conv_out_0_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1631 [1/2] (3.25ns)   --->   "%conv_out_1_load_15 = load float* %conv_out_1_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1631 'load' 'conv_out_1_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1632 [1/2] (3.25ns)   --->   "%conv_out_2_load_15 = load float* %conv_out_2_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1632 'load' 'conv_out_2_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1633 [1/2] (3.25ns)   --->   "%conv_out_3_load_15 = load float* %conv_out_3_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1633 'load' 'conv_out_3_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1634 [1/2] (3.25ns)   --->   "%conv_out_4_load_15 = load float* %conv_out_4_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1634 'load' 'conv_out_4_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1635 [1/2] (3.25ns)   --->   "%conv_out_5_load_15 = load float* %conv_out_5_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1635 'load' 'conv_out_5_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1636 [1/1] (2.32ns)   --->   "%tmp_57 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_15, float %conv_out_1_load_15, float %conv_out_2_load_15, float %conv_out_3_load_15, float %conv_out_4_load_15, float %conv_out_5_load_15, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1636 'mux' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1637 [2/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %tmp_57, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1637 'fcmp' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1638 [1/2] (3.25ns)   --->   "%conv_out_0_load_19 = load float* %conv_out_0_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1638 'load' 'conv_out_0_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1639 [1/2] (3.25ns)   --->   "%conv_out_1_load_19 = load float* %conv_out_1_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1639 'load' 'conv_out_1_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1640 [1/2] (3.25ns)   --->   "%conv_out_2_load_19 = load float* %conv_out_2_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1640 'load' 'conv_out_2_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1641 [1/2] (3.25ns)   --->   "%conv_out_3_load_19 = load float* %conv_out_3_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1641 'load' 'conv_out_3_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1642 [1/2] (3.25ns)   --->   "%conv_out_4_load_19 = load float* %conv_out_4_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1642 'load' 'conv_out_4_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1643 [1/2] (3.25ns)   --->   "%conv_out_5_load_19 = load float* %conv_out_5_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1643 'load' 'conv_out_5_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1644 [1/1] (2.32ns)   --->   "%tmp_72 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_19, float %conv_out_1_load_19, float %conv_out_2_load_19, float %conv_out_3_load_19, float %conv_out_4_load_19, float %conv_out_5_load_19, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1644 'mux' 'tmp_72' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1645 [2/2] (5.43ns)   --->   "%tmp_75 = fcmp ogt float %tmp_72, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1645 'fcmp' 'tmp_75' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1646 [2/2] (3.25ns)   --->   "%conv_out_0_load_23 = load float* %conv_out_0_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1646 'load' 'conv_out_0_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1647 [2/2] (3.25ns)   --->   "%conv_out_1_load_23 = load float* %conv_out_1_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1647 'load' 'conv_out_1_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1648 [2/2] (3.25ns)   --->   "%conv_out_2_load_23 = load float* %conv_out_2_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1648 'load' 'conv_out_2_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1649 [2/2] (3.25ns)   --->   "%conv_out_3_load_23 = load float* %conv_out_3_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1649 'load' 'conv_out_3_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1650 [2/2] (3.25ns)   --->   "%conv_out_4_load_23 = load float* %conv_out_4_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1650 'load' 'conv_out_4_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1651 [2/2] (3.25ns)   --->   "%conv_out_5_load_23 = load float* %conv_out_5_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1651 'load' 'conv_out_5_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1652 [2/2] (3.25ns)   --->   "%conv_out_0_load_27 = load float* %conv_out_0_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1652 'load' 'conv_out_0_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1653 [2/2] (3.25ns)   --->   "%conv_out_1_load_27 = load float* %conv_out_1_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1653 'load' 'conv_out_1_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1654 [2/2] (3.25ns)   --->   "%conv_out_2_load_27 = load float* %conv_out_2_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1654 'load' 'conv_out_2_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1655 [2/2] (3.25ns)   --->   "%conv_out_3_load_27 = load float* %conv_out_3_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1655 'load' 'conv_out_3_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1656 [2/2] (3.25ns)   --->   "%conv_out_4_load_27 = load float* %conv_out_4_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1656 'load' 'conv_out_4_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_24 : Operation 1657 [2/2] (3.25ns)   --->   "%conv_out_5_load_27 = load float* %conv_out_5_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1657 'load' 'conv_out_5_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 25 <SV = 24> <Delay = 11.0>
ST_25 : Operation 1658 [1/1] (0.00ns)   --->   "%max_pool_out_3_addr = getelementptr [78 x float]* %max_pool_out_3, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1658 'getelementptr' 'max_pool_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1659 [1/1] (0.00ns)   --->   "%max_pool_out_4_addr = getelementptr [78 x float]* %max_pool_out_4, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1659 'getelementptr' 'max_pool_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1660 [1/1] (1.73ns)   --->   "%add_ln29_35 = add i10 15, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1660 'add' 'add_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln29_42 = zext i10 %add_ln29_35 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1661 'zext' 'zext_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1662 [1/1] (0.00ns)   --->   "%conv_out_0_addr_31 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1662 'getelementptr' 'conv_out_0_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1663 [1/1] (1.73ns)   --->   "%add_ln29_37 = add i10 17, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1663 'add' 'add_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln29_44 = zext i10 %add_ln29_37 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1664 'zext' 'zext_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1665 [1/1] (0.00ns)   --->   "%conv_out_0_addr_35 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1665 'getelementptr' 'conv_out_0_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1666 [1/1] (0.00ns)   --->   "%conv_out_1_addr_31 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1666 'getelementptr' 'conv_out_1_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1667 [1/1] (0.00ns)   --->   "%conv_out_1_addr_35 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1667 'getelementptr' 'conv_out_1_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1668 [1/1] (0.00ns)   --->   "%conv_out_2_addr_31 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1668 'getelementptr' 'conv_out_2_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1669 [1/1] (0.00ns)   --->   "%conv_out_2_addr_35 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1669 'getelementptr' 'conv_out_2_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1670 [1/1] (0.00ns)   --->   "%conv_out_3_addr_31 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1670 'getelementptr' 'conv_out_3_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1671 [1/1] (0.00ns)   --->   "%conv_out_3_addr_35 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1671 'getelementptr' 'conv_out_3_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1672 [1/1] (0.00ns)   --->   "%conv_out_4_addr_31 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1672 'getelementptr' 'conv_out_4_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1673 [1/1] (0.00ns)   --->   "%conv_out_4_addr_35 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1673 'getelementptr' 'conv_out_4_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1674 [1/1] (0.00ns)   --->   "%conv_out_5_addr_31 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1674 'getelementptr' 'conv_out_5_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1675 [1/1] (0.00ns)   --->   "%conv_out_5_addr_35 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1675 'getelementptr' 'conv_out_5_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1676 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast float %tmp_57 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1676 'bitcast' 'bitcast_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_26, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1677 'partselect' 'tmp_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i32 %bitcast_ln29_26 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1678 'trunc' 'trunc_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1679 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast float %select_ln29_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1679 'bitcast' 'bitcast_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_27, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1680 'partselect' 'tmp_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1681 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i32 %bitcast_ln29_27 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1681 'trunc' 'trunc_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1682 [1/1] (1.55ns)   --->   "%icmp_ln29_52 = icmp ne i8 %tmp_58, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1682 'icmp' 'icmp_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1683 [1/1] (2.44ns)   --->   "%icmp_ln29_53 = icmp eq i23 %trunc_ln29_28, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1683 'icmp' 'icmp_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, %icmp_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1684 'or' 'or_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1685 [1/1] (1.55ns)   --->   "%icmp_ln29_54 = icmp ne i8 %tmp_59, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1685 'icmp' 'icmp_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1686 [1/1] (2.44ns)   --->   "%icmp_ln29_55 = icmp eq i23 %trunc_ln29_29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1686 'icmp' 'icmp_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, %icmp_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 1687 'or' 'or_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, %or_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 1688 'and' 'and_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1689 [1/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %tmp_57, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1689 'fcmp' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1690 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, %tmp_60" [maxpool/max_pool.cpp:29]   --->   Operation 1690 'and' 'and_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1691 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_15 = select i1 %and_ln29_27, float %tmp_57, float %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1691 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1692 [1/1] (3.25ns)   --->   "store float %select_ln29_15, float* %max_pool_out_3_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1692 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1693 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast float %tmp_72 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1693 'bitcast' 'bitcast_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_33, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1694 'partselect' 'tmp_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i32 %bitcast_ln29_33 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1695 'trunc' 'trunc_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1696 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast float %select_ln29_18 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1696 'bitcast' 'bitcast_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_34, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1697 'partselect' 'tmp_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln29_36 = trunc i32 %bitcast_ln29_34 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1698 'trunc' 'trunc_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1699 [1/1] (1.55ns)   --->   "%icmp_ln29_66 = icmp ne i8 %tmp_73, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1699 'icmp' 'icmp_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1700 [1/1] (2.44ns)   --->   "%icmp_ln29_67 = icmp eq i23 %trunc_ln29_35, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1700 'icmp' 'icmp_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, %icmp_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 1701 'or' 'or_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1702 [1/1] (1.55ns)   --->   "%icmp_ln29_68 = icmp ne i8 %tmp_74, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1702 'icmp' 'icmp_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1703 [1/1] (2.44ns)   --->   "%icmp_ln29_69 = icmp eq i23 %trunc_ln29_36, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1703 'icmp' 'icmp_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, %icmp_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 1704 'or' 'or_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%and_ln29_33 = and i1 %or_ln29_33, %or_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1705 'and' 'and_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1706 [1/2] (5.43ns)   --->   "%tmp_75 = fcmp ogt float %tmp_72, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1706 'fcmp' 'tmp_75' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1707 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_34 = and i1 %and_ln29_33, %tmp_75" [maxpool/max_pool.cpp:29]   --->   Operation 1707 'and' 'and_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1708 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_19 = select i1 %and_ln29_34, float %tmp_72, float %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1708 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1709 [1/1] (3.25ns)   --->   "store float %select_ln29_19, float* %max_pool_out_4_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1709 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1710 [1/2] (3.25ns)   --->   "%conv_out_0_load_23 = load float* %conv_out_0_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1710 'load' 'conv_out_0_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1711 [1/2] (3.25ns)   --->   "%conv_out_1_load_23 = load float* %conv_out_1_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1711 'load' 'conv_out_1_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1712 [1/2] (3.25ns)   --->   "%conv_out_2_load_23 = load float* %conv_out_2_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1712 'load' 'conv_out_2_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1713 [1/2] (3.25ns)   --->   "%conv_out_3_load_23 = load float* %conv_out_3_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1713 'load' 'conv_out_3_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1714 [1/2] (3.25ns)   --->   "%conv_out_4_load_23 = load float* %conv_out_4_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1714 'load' 'conv_out_4_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1715 [1/2] (3.25ns)   --->   "%conv_out_5_load_23 = load float* %conv_out_5_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1715 'load' 'conv_out_5_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1716 [1/1] (2.32ns)   --->   "%tmp_87 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_23, float %conv_out_1_load_23, float %conv_out_2_load_23, float %conv_out_3_load_23, float %conv_out_4_load_23, float %conv_out_5_load_23, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1716 'mux' 'tmp_87' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1717 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %tmp_87, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1717 'fcmp' 'tmp_90' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1718 [1/2] (3.25ns)   --->   "%conv_out_0_load_27 = load float* %conv_out_0_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1718 'load' 'conv_out_0_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1719 [1/2] (3.25ns)   --->   "%conv_out_1_load_27 = load float* %conv_out_1_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1719 'load' 'conv_out_1_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1720 [1/2] (3.25ns)   --->   "%conv_out_2_load_27 = load float* %conv_out_2_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1720 'load' 'conv_out_2_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1721 [1/2] (3.25ns)   --->   "%conv_out_3_load_27 = load float* %conv_out_3_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1721 'load' 'conv_out_3_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1722 [1/2] (3.25ns)   --->   "%conv_out_4_load_27 = load float* %conv_out_4_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1722 'load' 'conv_out_4_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1723 [1/2] (3.25ns)   --->   "%conv_out_5_load_27 = load float* %conv_out_5_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1723 'load' 'conv_out_5_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1724 [1/1] (2.32ns)   --->   "%tmp_102 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_27, float %conv_out_1_load_27, float %conv_out_2_load_27, float %conv_out_3_load_27, float %conv_out_4_load_27, float %conv_out_5_load_27, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1724 'mux' 'tmp_102' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1725 [2/2] (5.43ns)   --->   "%tmp_105 = fcmp ogt float %tmp_102, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1725 'fcmp' 'tmp_105' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1726 [2/2] (3.25ns)   --->   "%conv_out_0_load_31 = load float* %conv_out_0_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1726 'load' 'conv_out_0_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1727 [2/2] (3.25ns)   --->   "%conv_out_1_load_31 = load float* %conv_out_1_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1727 'load' 'conv_out_1_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1728 [2/2] (3.25ns)   --->   "%conv_out_2_load_31 = load float* %conv_out_2_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1728 'load' 'conv_out_2_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1729 [2/2] (3.25ns)   --->   "%conv_out_3_load_31 = load float* %conv_out_3_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1729 'load' 'conv_out_3_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1730 [2/2] (3.25ns)   --->   "%conv_out_4_load_31 = load float* %conv_out_4_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1730 'load' 'conv_out_4_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1731 [2/2] (3.25ns)   --->   "%conv_out_5_load_31 = load float* %conv_out_5_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1731 'load' 'conv_out_5_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1732 [2/2] (3.25ns)   --->   "%conv_out_0_load_35 = load float* %conv_out_0_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1732 'load' 'conv_out_0_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1733 [2/2] (3.25ns)   --->   "%conv_out_1_load_35 = load float* %conv_out_1_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1733 'load' 'conv_out_1_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1734 [2/2] (3.25ns)   --->   "%conv_out_2_load_35 = load float* %conv_out_2_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1734 'load' 'conv_out_2_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1735 [2/2] (3.25ns)   --->   "%conv_out_3_load_35 = load float* %conv_out_3_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1735 'load' 'conv_out_3_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1736 [2/2] (3.25ns)   --->   "%conv_out_4_load_35 = load float* %conv_out_4_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1736 'load' 'conv_out_4_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_25 : Operation 1737 [2/2] (3.25ns)   --->   "%conv_out_5_load_35 = load float* %conv_out_5_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1737 'load' 'conv_out_5_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 26 <SV = 25> <Delay = 11.0>
ST_26 : Operation 1738 [1/1] (0.00ns)   --->   "%max_pool_out_5_addr = getelementptr [78 x float]* %max_pool_out_5, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1738 'getelementptr' 'max_pool_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1739 [1/1] (0.00ns)   --->   "%max_pool_out_6_addr = getelementptr [78 x float]* %max_pool_out_6, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1739 'getelementptr' 'max_pool_out_6_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1740 [1/1] (1.73ns)   --->   "%add_ln29_39 = add i10 19, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1740 'add' 'add_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln29_46 = zext i10 %add_ln29_39 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1741 'zext' 'zext_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1742 [1/1] (0.00ns)   --->   "%conv_out_0_addr_39 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1742 'getelementptr' 'conv_out_0_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1743 [1/1] (1.73ns)   --->   "%add_ln29_41 = add i10 21, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1743 'add' 'add_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln29_48 = zext i10 %add_ln29_41 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1744 'zext' 'zext_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1745 [1/1] (0.00ns)   --->   "%conv_out_0_addr_43 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1745 'getelementptr' 'conv_out_0_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1746 [1/1] (0.00ns)   --->   "%conv_out_1_addr_39 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1746 'getelementptr' 'conv_out_1_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1747 [1/1] (0.00ns)   --->   "%conv_out_1_addr_43 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1747 'getelementptr' 'conv_out_1_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1748 [1/1] (0.00ns)   --->   "%conv_out_2_addr_39 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1748 'getelementptr' 'conv_out_2_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1749 [1/1] (0.00ns)   --->   "%conv_out_2_addr_43 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1749 'getelementptr' 'conv_out_2_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1750 [1/1] (0.00ns)   --->   "%conv_out_3_addr_39 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1750 'getelementptr' 'conv_out_3_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1751 [1/1] (0.00ns)   --->   "%conv_out_3_addr_43 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1751 'getelementptr' 'conv_out_3_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1752 [1/1] (0.00ns)   --->   "%conv_out_4_addr_39 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1752 'getelementptr' 'conv_out_4_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1753 [1/1] (0.00ns)   --->   "%conv_out_4_addr_43 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1753 'getelementptr' 'conv_out_4_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1754 [1/1] (0.00ns)   --->   "%conv_out_5_addr_39 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1754 'getelementptr' 'conv_out_5_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1755 [1/1] (0.00ns)   --->   "%conv_out_5_addr_43 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1755 'getelementptr' 'conv_out_5_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1756 [1/1] (0.00ns)   --->   "%bitcast_ln29_40 = bitcast float %tmp_87 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1756 'bitcast' 'bitcast_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1757 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_40, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1757 'partselect' 'tmp_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln29_42 = trunc i32 %bitcast_ln29_40 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1758 'trunc' 'trunc_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1759 [1/1] (0.00ns)   --->   "%bitcast_ln29_41 = bitcast float %select_ln29_22 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1759 'bitcast' 'bitcast_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_41, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1760 'partselect' 'tmp_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln29_43 = trunc i32 %bitcast_ln29_41 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1761 'trunc' 'trunc_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1762 [1/1] (1.55ns)   --->   "%icmp_ln29_80 = icmp ne i8 %tmp_88, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1762 'icmp' 'icmp_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1763 [1/1] (2.44ns)   --->   "%icmp_ln29_81 = icmp eq i23 %trunc_ln29_42, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1763 'icmp' 'icmp_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_40 = or i1 %icmp_ln29_81, %icmp_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 1764 'or' 'or_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1765 [1/1] (1.55ns)   --->   "%icmp_ln29_82 = icmp ne i8 %tmp_89, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1765 'icmp' 'icmp_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1766 [1/1] (2.44ns)   --->   "%icmp_ln29_83 = icmp eq i23 %trunc_ln29_43, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1766 'icmp' 'icmp_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_41 = or i1 %icmp_ln29_83, %icmp_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 1767 'or' 'or_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%and_ln29_40 = and i1 %or_ln29_40, %or_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1768 'and' 'and_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1769 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %tmp_87, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1769 'fcmp' 'tmp_90' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1770 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_41 = and i1 %and_ln29_40, %tmp_90" [maxpool/max_pool.cpp:29]   --->   Operation 1770 'and' 'and_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1771 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_23 = select i1 %and_ln29_41, float %tmp_87, float %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1771 'select' 'select_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1772 [1/1] (3.25ns)   --->   "store float %select_ln29_23, float* %max_pool_out_5_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1772 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1773 [1/1] (0.00ns)   --->   "%bitcast_ln29_47 = bitcast float %tmp_102 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1773 'bitcast' 'bitcast_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_47, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1774 'partselect' 'tmp_103' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln29_49 = trunc i32 %bitcast_ln29_47 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1775 'trunc' 'trunc_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1776 [1/1] (0.00ns)   --->   "%bitcast_ln29_48 = bitcast float %select_ln29_26 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1776 'bitcast' 'bitcast_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_48, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1777 'partselect' 'tmp_104' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1778 [1/1] (0.00ns)   --->   "%trunc_ln29_50 = trunc i32 %bitcast_ln29_48 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1778 'trunc' 'trunc_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1779 [1/1] (1.55ns)   --->   "%icmp_ln29_94 = icmp ne i8 %tmp_103, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1779 'icmp' 'icmp_ln29_94' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1780 [1/1] (2.44ns)   --->   "%icmp_ln29_95 = icmp eq i23 %trunc_ln29_49, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1780 'icmp' 'icmp_ln29_95' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_47 = or i1 %icmp_ln29_95, %icmp_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 1781 'or' 'or_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1782 [1/1] (1.55ns)   --->   "%icmp_ln29_96 = icmp ne i8 %tmp_104, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1782 'icmp' 'icmp_ln29_96' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1783 [1/1] (2.44ns)   --->   "%icmp_ln29_97 = icmp eq i23 %trunc_ln29_50, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1783 'icmp' 'icmp_ln29_97' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_48 = or i1 %icmp_ln29_97, %icmp_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1784 'or' 'or_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%and_ln29_47 = and i1 %or_ln29_47, %or_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1785 'and' 'and_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1786 [1/2] (5.43ns)   --->   "%tmp_105 = fcmp ogt float %tmp_102, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1786 'fcmp' 'tmp_105' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1787 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_48 = and i1 %and_ln29_47, %tmp_105" [maxpool/max_pool.cpp:29]   --->   Operation 1787 'and' 'and_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1788 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_27 = select i1 %and_ln29_48, float %tmp_102, float %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1788 'select' 'select_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1789 [1/1] (3.25ns)   --->   "store float %select_ln29_27, float* %max_pool_out_6_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1789 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1790 [1/2] (3.25ns)   --->   "%conv_out_0_load_31 = load float* %conv_out_0_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1790 'load' 'conv_out_0_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1791 [1/2] (3.25ns)   --->   "%conv_out_1_load_31 = load float* %conv_out_1_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1791 'load' 'conv_out_1_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1792 [1/2] (3.25ns)   --->   "%conv_out_2_load_31 = load float* %conv_out_2_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1792 'load' 'conv_out_2_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1793 [1/2] (3.25ns)   --->   "%conv_out_3_load_31 = load float* %conv_out_3_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1793 'load' 'conv_out_3_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1794 [1/2] (3.25ns)   --->   "%conv_out_4_load_31 = load float* %conv_out_4_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1794 'load' 'conv_out_4_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1795 [1/2] (3.25ns)   --->   "%conv_out_5_load_31 = load float* %conv_out_5_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1795 'load' 'conv_out_5_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1796 [1/1] (2.32ns)   --->   "%tmp_117 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_31, float %conv_out_1_load_31, float %conv_out_2_load_31, float %conv_out_3_load_31, float %conv_out_4_load_31, float %conv_out_5_load_31, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1796 'mux' 'tmp_117' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1797 [2/2] (5.43ns)   --->   "%tmp_120 = fcmp ogt float %tmp_117, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1797 'fcmp' 'tmp_120' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1798 [1/2] (3.25ns)   --->   "%conv_out_0_load_35 = load float* %conv_out_0_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1798 'load' 'conv_out_0_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1799 [1/2] (3.25ns)   --->   "%conv_out_1_load_35 = load float* %conv_out_1_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1799 'load' 'conv_out_1_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1800 [1/2] (3.25ns)   --->   "%conv_out_2_load_35 = load float* %conv_out_2_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1800 'load' 'conv_out_2_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1801 [1/2] (3.25ns)   --->   "%conv_out_3_load_35 = load float* %conv_out_3_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1801 'load' 'conv_out_3_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1802 [1/2] (3.25ns)   --->   "%conv_out_4_load_35 = load float* %conv_out_4_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1802 'load' 'conv_out_4_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1803 [1/2] (3.25ns)   --->   "%conv_out_5_load_35 = load float* %conv_out_5_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1803 'load' 'conv_out_5_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1804 [1/1] (2.32ns)   --->   "%tmp_132 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_35, float %conv_out_1_load_35, float %conv_out_2_load_35, float %conv_out_3_load_35, float %conv_out_4_load_35, float %conv_out_5_load_35, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1804 'mux' 'tmp_132' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1805 [2/2] (5.43ns)   --->   "%tmp_135 = fcmp ogt float %tmp_132, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1805 'fcmp' 'tmp_135' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1806 [2/2] (3.25ns)   --->   "%conv_out_0_load_39 = load float* %conv_out_0_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1806 'load' 'conv_out_0_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1807 [2/2] (3.25ns)   --->   "%conv_out_1_load_39 = load float* %conv_out_1_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1807 'load' 'conv_out_1_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1808 [2/2] (3.25ns)   --->   "%conv_out_2_load_39 = load float* %conv_out_2_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1808 'load' 'conv_out_2_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1809 [2/2] (3.25ns)   --->   "%conv_out_3_load_39 = load float* %conv_out_3_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1809 'load' 'conv_out_3_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1810 [2/2] (3.25ns)   --->   "%conv_out_4_load_39 = load float* %conv_out_4_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1810 'load' 'conv_out_4_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1811 [2/2] (3.25ns)   --->   "%conv_out_5_load_39 = load float* %conv_out_5_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1811 'load' 'conv_out_5_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1812 [2/2] (3.25ns)   --->   "%conv_out_0_load_43 = load float* %conv_out_0_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1812 'load' 'conv_out_0_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1813 [2/2] (3.25ns)   --->   "%conv_out_1_load_43 = load float* %conv_out_1_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1813 'load' 'conv_out_1_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1814 [2/2] (3.25ns)   --->   "%conv_out_2_load_43 = load float* %conv_out_2_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1814 'load' 'conv_out_2_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1815 [2/2] (3.25ns)   --->   "%conv_out_3_load_43 = load float* %conv_out_3_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1815 'load' 'conv_out_3_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1816 [2/2] (3.25ns)   --->   "%conv_out_4_load_43 = load float* %conv_out_4_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1816 'load' 'conv_out_4_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_26 : Operation 1817 [2/2] (3.25ns)   --->   "%conv_out_5_load_43 = load float* %conv_out_5_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1817 'load' 'conv_out_5_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 27 <SV = 26> <Delay = 11.0>
ST_27 : Operation 1818 [1/1] (0.00ns)   --->   "%max_pool_out_7_addr = getelementptr [78 x float]* %max_pool_out_7, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1818 'getelementptr' 'max_pool_out_7_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1819 [1/1] (0.00ns)   --->   "%max_pool_out_8_addr = getelementptr [78 x float]* %max_pool_out_8, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1819 'getelementptr' 'max_pool_out_8_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1820 [1/1] (1.73ns)   --->   "%add_ln29_43 = add i10 23, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1820 'add' 'add_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln29_50 = zext i10 %add_ln29_43 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1821 'zext' 'zext_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1822 [1/1] (0.00ns)   --->   "%conv_out_0_addr_47 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1822 'getelementptr' 'conv_out_0_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1823 [1/1] (1.73ns)   --->   "%add_ln29_45 = add i10 25, %trunc_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 1823 'add' 'add_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln29_52 = zext i10 %add_ln29_45 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1824 'zext' 'zext_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1825 [1/1] (0.00ns)   --->   "%conv_out_0_addr_51 = getelementptr [676 x float]* %conv_out_0, i64 0, i64 %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1825 'getelementptr' 'conv_out_0_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1826 [1/1] (0.00ns)   --->   "%conv_out_1_addr_47 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1826 'getelementptr' 'conv_out_1_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1827 [1/1] (0.00ns)   --->   "%conv_out_1_addr_51 = getelementptr [676 x float]* %conv_out_1, i64 0, i64 %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1827 'getelementptr' 'conv_out_1_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1828 [1/1] (0.00ns)   --->   "%conv_out_2_addr_47 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1828 'getelementptr' 'conv_out_2_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1829 [1/1] (0.00ns)   --->   "%conv_out_2_addr_51 = getelementptr [676 x float]* %conv_out_2, i64 0, i64 %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1829 'getelementptr' 'conv_out_2_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1830 [1/1] (0.00ns)   --->   "%conv_out_3_addr_47 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1830 'getelementptr' 'conv_out_3_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1831 [1/1] (0.00ns)   --->   "%conv_out_3_addr_51 = getelementptr [676 x float]* %conv_out_3, i64 0, i64 %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1831 'getelementptr' 'conv_out_3_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1832 [1/1] (0.00ns)   --->   "%conv_out_4_addr_47 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1832 'getelementptr' 'conv_out_4_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1833 [1/1] (0.00ns)   --->   "%conv_out_4_addr_51 = getelementptr [676 x float]* %conv_out_4, i64 0, i64 %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1833 'getelementptr' 'conv_out_4_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1834 [1/1] (0.00ns)   --->   "%conv_out_5_addr_47 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1834 'getelementptr' 'conv_out_5_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1835 [1/1] (0.00ns)   --->   "%conv_out_5_addr_51 = getelementptr [676 x float]* %conv_out_5, i64 0, i64 %zext_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1835 'getelementptr' 'conv_out_5_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1836 [1/1] (0.00ns)   --->   "%bitcast_ln29_54 = bitcast float %tmp_117 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1836 'bitcast' 'bitcast_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_54, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1837 'partselect' 'tmp_118' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln29_56 = trunc i32 %bitcast_ln29_54 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1838 'trunc' 'trunc_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1839 [1/1] (0.00ns)   --->   "%bitcast_ln29_55 = bitcast float %select_ln29_30 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1839 'bitcast' 'bitcast_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_55, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1840 'partselect' 'tmp_119' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln29_57 = trunc i32 %bitcast_ln29_55 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1841 'trunc' 'trunc_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1842 [1/1] (1.55ns)   --->   "%icmp_ln29_108 = icmp ne i8 %tmp_118, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1842 'icmp' 'icmp_ln29_108' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1843 [1/1] (2.44ns)   --->   "%icmp_ln29_109 = icmp eq i23 %trunc_ln29_56, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1843 'icmp' 'icmp_ln29_109' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_54 = or i1 %icmp_ln29_109, %icmp_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 1844 'or' 'or_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1845 [1/1] (1.55ns)   --->   "%icmp_ln29_110 = icmp ne i8 %tmp_119, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1845 'icmp' 'icmp_ln29_110' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1846 [1/1] (2.44ns)   --->   "%icmp_ln29_111 = icmp eq i23 %trunc_ln29_57, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1846 'icmp' 'icmp_ln29_111' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_55 = or i1 %icmp_ln29_111, %icmp_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 1847 'or' 'or_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%and_ln29_54 = and i1 %or_ln29_54, %or_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 1848 'and' 'and_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1849 [1/2] (5.43ns)   --->   "%tmp_120 = fcmp ogt float %tmp_117, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1849 'fcmp' 'tmp_120' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1850 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_55 = and i1 %and_ln29_54, %tmp_120" [maxpool/max_pool.cpp:29]   --->   Operation 1850 'and' 'and_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1851 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_31 = select i1 %and_ln29_55, float %tmp_117, float %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1851 'select' 'select_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1852 [1/1] (3.25ns)   --->   "store float %select_ln29_31, float* %max_pool_out_7_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1852 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1853 [1/1] (0.00ns)   --->   "%bitcast_ln29_61 = bitcast float %tmp_132 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1853 'bitcast' 'bitcast_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_61, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1854 'partselect' 'tmp_133' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln29_63 = trunc i32 %bitcast_ln29_61 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1855 'trunc' 'trunc_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1856 [1/1] (0.00ns)   --->   "%bitcast_ln29_62 = bitcast float %select_ln29_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1856 'bitcast' 'bitcast_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_62, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1857 'partselect' 'tmp_134' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln29_64 = trunc i32 %bitcast_ln29_62 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1858 'trunc' 'trunc_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1859 [1/1] (1.55ns)   --->   "%icmp_ln29_122 = icmp ne i8 %tmp_133, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1859 'icmp' 'icmp_ln29_122' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1860 [1/1] (2.44ns)   --->   "%icmp_ln29_123 = icmp eq i23 %trunc_ln29_63, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1860 'icmp' 'icmp_ln29_123' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_61 = or i1 %icmp_ln29_123, %icmp_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 1861 'or' 'or_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1862 [1/1] (1.55ns)   --->   "%icmp_ln29_124 = icmp ne i8 %tmp_134, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1862 'icmp' 'icmp_ln29_124' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1863 [1/1] (2.44ns)   --->   "%icmp_ln29_125 = icmp eq i23 %trunc_ln29_64, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1863 'icmp' 'icmp_ln29_125' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_62 = or i1 %icmp_ln29_125, %icmp_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 1864 'or' 'or_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%and_ln29_61 = and i1 %or_ln29_61, %or_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 1865 'and' 'and_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1866 [1/2] (5.43ns)   --->   "%tmp_135 = fcmp ogt float %tmp_132, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1866 'fcmp' 'tmp_135' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1867 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_62 = and i1 %and_ln29_61, %tmp_135" [maxpool/max_pool.cpp:29]   --->   Operation 1867 'and' 'and_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1868 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_35 = select i1 %and_ln29_62, float %tmp_132, float %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1868 'select' 'select_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1869 [1/1] (3.25ns)   --->   "store float %select_ln29_35, float* %max_pool_out_8_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1869 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1870 [1/2] (3.25ns)   --->   "%conv_out_0_load_39 = load float* %conv_out_0_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1870 'load' 'conv_out_0_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1871 [1/2] (3.25ns)   --->   "%conv_out_1_load_39 = load float* %conv_out_1_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1871 'load' 'conv_out_1_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1872 [1/2] (3.25ns)   --->   "%conv_out_2_load_39 = load float* %conv_out_2_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1872 'load' 'conv_out_2_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1873 [1/2] (3.25ns)   --->   "%conv_out_3_load_39 = load float* %conv_out_3_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1873 'load' 'conv_out_3_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1874 [1/2] (3.25ns)   --->   "%conv_out_4_load_39 = load float* %conv_out_4_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1874 'load' 'conv_out_4_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1875 [1/2] (3.25ns)   --->   "%conv_out_5_load_39 = load float* %conv_out_5_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1875 'load' 'conv_out_5_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1876 [1/1] (2.32ns)   --->   "%tmp_147 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_39, float %conv_out_1_load_39, float %conv_out_2_load_39, float %conv_out_3_load_39, float %conv_out_4_load_39, float %conv_out_5_load_39, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1876 'mux' 'tmp_147' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1877 [2/2] (5.43ns)   --->   "%tmp_150 = fcmp ogt float %tmp_147, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1877 'fcmp' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1878 [1/2] (3.25ns)   --->   "%conv_out_0_load_43 = load float* %conv_out_0_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1878 'load' 'conv_out_0_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1879 [1/2] (3.25ns)   --->   "%conv_out_1_load_43 = load float* %conv_out_1_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1879 'load' 'conv_out_1_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1880 [1/2] (3.25ns)   --->   "%conv_out_2_load_43 = load float* %conv_out_2_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1880 'load' 'conv_out_2_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1881 [1/2] (3.25ns)   --->   "%conv_out_3_load_43 = load float* %conv_out_3_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1881 'load' 'conv_out_3_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1882 [1/2] (3.25ns)   --->   "%conv_out_4_load_43 = load float* %conv_out_4_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1882 'load' 'conv_out_4_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1883 [1/2] (3.25ns)   --->   "%conv_out_5_load_43 = load float* %conv_out_5_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1883 'load' 'conv_out_5_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1884 [1/1] (2.32ns)   --->   "%tmp_162 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_43, float %conv_out_1_load_43, float %conv_out_2_load_43, float %conv_out_3_load_43, float %conv_out_4_load_43, float %conv_out_5_load_43, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1884 'mux' 'tmp_162' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1885 [2/2] (5.43ns)   --->   "%tmp_165 = fcmp ogt float %tmp_162, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1885 'fcmp' 'tmp_165' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1886 [2/2] (3.25ns)   --->   "%conv_out_0_load_47 = load float* %conv_out_0_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1886 'load' 'conv_out_0_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1887 [2/2] (3.25ns)   --->   "%conv_out_1_load_47 = load float* %conv_out_1_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1887 'load' 'conv_out_1_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1888 [2/2] (3.25ns)   --->   "%conv_out_2_load_47 = load float* %conv_out_2_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1888 'load' 'conv_out_2_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1889 [2/2] (3.25ns)   --->   "%conv_out_3_load_47 = load float* %conv_out_3_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1889 'load' 'conv_out_3_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1890 [2/2] (3.25ns)   --->   "%conv_out_4_load_47 = load float* %conv_out_4_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1890 'load' 'conv_out_4_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1891 [2/2] (3.25ns)   --->   "%conv_out_5_load_47 = load float* %conv_out_5_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1891 'load' 'conv_out_5_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1892 [2/2] (3.25ns)   --->   "%conv_out_0_load_51 = load float* %conv_out_0_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1892 'load' 'conv_out_0_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1893 [2/2] (3.25ns)   --->   "%conv_out_1_load_51 = load float* %conv_out_1_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1893 'load' 'conv_out_1_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1894 [2/2] (3.25ns)   --->   "%conv_out_2_load_51 = load float* %conv_out_2_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1894 'load' 'conv_out_2_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1895 [2/2] (3.25ns)   --->   "%conv_out_3_load_51 = load float* %conv_out_3_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1895 'load' 'conv_out_3_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1896 [2/2] (3.25ns)   --->   "%conv_out_4_load_51 = load float* %conv_out_4_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1896 'load' 'conv_out_4_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1897 [2/2] (3.25ns)   --->   "%conv_out_5_load_51 = load float* %conv_out_5_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1897 'load' 'conv_out_5_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_27 : Operation 1898 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_52" [maxpool/max_pool.cpp:13]   --->   Operation 1898 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 11.0>
ST_28 : Operation 1899 [1/1] (0.00ns)   --->   "%max_pool_out_9_addr = getelementptr [78 x float]* %max_pool_out_9, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1899 'getelementptr' 'max_pool_out_9_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1900 [1/1] (0.00ns)   --->   "%max_pool_out_10_add = getelementptr [78 x float]* %max_pool_out_10, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1900 'getelementptr' 'max_pool_out_10_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1901 [1/1] (0.00ns)   --->   "%bitcast_ln29_68 = bitcast float %tmp_147 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1901 'bitcast' 'bitcast_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_68, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1902 'partselect' 'tmp_148' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln29_70 = trunc i32 %bitcast_ln29_68 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1903 'trunc' 'trunc_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1904 [1/1] (0.00ns)   --->   "%bitcast_ln29_69 = bitcast float %select_ln29_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1904 'bitcast' 'bitcast_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_69, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1905 'partselect' 'tmp_149' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln29_71 = trunc i32 %bitcast_ln29_69 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1906 'trunc' 'trunc_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1907 [1/1] (1.55ns)   --->   "%icmp_ln29_136 = icmp ne i8 %tmp_148, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1907 'icmp' 'icmp_ln29_136' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1908 [1/1] (2.44ns)   --->   "%icmp_ln29_137 = icmp eq i23 %trunc_ln29_70, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1908 'icmp' 'icmp_ln29_137' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_68 = or i1 %icmp_ln29_137, %icmp_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 1909 'or' 'or_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1910 [1/1] (1.55ns)   --->   "%icmp_ln29_138 = icmp ne i8 %tmp_149, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1910 'icmp' 'icmp_ln29_138' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1911 [1/1] (2.44ns)   --->   "%icmp_ln29_139 = icmp eq i23 %trunc_ln29_71, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1911 'icmp' 'icmp_ln29_139' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_69 = or i1 %icmp_ln29_139, %icmp_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 1912 'or' 'or_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%and_ln29_68 = and i1 %or_ln29_68, %or_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 1913 'and' 'and_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1914 [1/2] (5.43ns)   --->   "%tmp_150 = fcmp ogt float %tmp_147, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1914 'fcmp' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1915 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_69 = and i1 %and_ln29_68, %tmp_150" [maxpool/max_pool.cpp:29]   --->   Operation 1915 'and' 'and_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1916 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_39 = select i1 %and_ln29_69, float %tmp_147, float %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1916 'select' 'select_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1917 [1/1] (3.25ns)   --->   "store float %select_ln29_39, float* %max_pool_out_9_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1917 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1918 [1/1] (0.00ns)   --->   "%bitcast_ln29_75 = bitcast float %tmp_162 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1918 'bitcast' 'bitcast_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_75, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1919 'partselect' 'tmp_163' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln29_77 = trunc i32 %bitcast_ln29_75 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1920 'trunc' 'trunc_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1921 [1/1] (0.00ns)   --->   "%bitcast_ln29_76 = bitcast float %select_ln29_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1921 'bitcast' 'bitcast_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_164 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_76, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1922 'partselect' 'tmp_164' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln29_78 = trunc i32 %bitcast_ln29_76 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1923 'trunc' 'trunc_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1924 [1/1] (1.55ns)   --->   "%icmp_ln29_150 = icmp ne i8 %tmp_163, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1924 'icmp' 'icmp_ln29_150' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1925 [1/1] (2.44ns)   --->   "%icmp_ln29_151 = icmp eq i23 %trunc_ln29_77, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1925 'icmp' 'icmp_ln29_151' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_75 = or i1 %icmp_ln29_151, %icmp_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 1926 'or' 'or_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1927 [1/1] (1.55ns)   --->   "%icmp_ln29_152 = icmp ne i8 %tmp_164, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1927 'icmp' 'icmp_ln29_152' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1928 [1/1] (2.44ns)   --->   "%icmp_ln29_153 = icmp eq i23 %trunc_ln29_78, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1928 'icmp' 'icmp_ln29_153' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_76 = or i1 %icmp_ln29_153, %icmp_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 1929 'or' 'or_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%and_ln29_75 = and i1 %or_ln29_75, %or_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1930 'and' 'and_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1931 [1/2] (5.43ns)   --->   "%tmp_165 = fcmp ogt float %tmp_162, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1931 'fcmp' 'tmp_165' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1932 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_76 = and i1 %and_ln29_75, %tmp_165" [maxpool/max_pool.cpp:29]   --->   Operation 1932 'and' 'and_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1933 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_43 = select i1 %and_ln29_76, float %tmp_162, float %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1933 'select' 'select_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1934 [1/1] (3.25ns)   --->   "store float %select_ln29_43, float* %max_pool_out_10_add, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1934 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1935 [1/2] (3.25ns)   --->   "%conv_out_0_load_47 = load float* %conv_out_0_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1935 'load' 'conv_out_0_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1936 [1/2] (3.25ns)   --->   "%conv_out_1_load_47 = load float* %conv_out_1_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1936 'load' 'conv_out_1_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1937 [1/2] (3.25ns)   --->   "%conv_out_2_load_47 = load float* %conv_out_2_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1937 'load' 'conv_out_2_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1938 [1/2] (3.25ns)   --->   "%conv_out_3_load_47 = load float* %conv_out_3_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1938 'load' 'conv_out_3_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1939 [1/2] (3.25ns)   --->   "%conv_out_4_load_47 = load float* %conv_out_4_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1939 'load' 'conv_out_4_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1940 [1/2] (3.25ns)   --->   "%conv_out_5_load_47 = load float* %conv_out_5_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1940 'load' 'conv_out_5_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1941 [1/1] (2.32ns)   --->   "%tmp_177 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_47, float %conv_out_1_load_47, float %conv_out_2_load_47, float %conv_out_3_load_47, float %conv_out_4_load_47, float %conv_out_5_load_47, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1941 'mux' 'tmp_177' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1942 [2/2] (5.43ns)   --->   "%tmp_180 = fcmp ogt float %tmp_177, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1942 'fcmp' 'tmp_180' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1943 [1/2] (3.25ns)   --->   "%conv_out_0_load_51 = load float* %conv_out_0_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1943 'load' 'conv_out_0_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1944 [1/2] (3.25ns)   --->   "%conv_out_1_load_51 = load float* %conv_out_1_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1944 'load' 'conv_out_1_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1945 [1/2] (3.25ns)   --->   "%conv_out_2_load_51 = load float* %conv_out_2_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1945 'load' 'conv_out_2_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1946 [1/2] (3.25ns)   --->   "%conv_out_3_load_51 = load float* %conv_out_3_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1946 'load' 'conv_out_3_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1947 [1/2] (3.25ns)   --->   "%conv_out_4_load_51 = load float* %conv_out_4_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1947 'load' 'conv_out_4_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1948 [1/2] (3.25ns)   --->   "%conv_out_5_load_51 = load float* %conv_out_5_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1948 'load' 'conv_out_5_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_28 : Operation 1949 [1/1] (2.32ns)   --->   "%tmp_192 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out_0_load_51, float %conv_out_1_load_51, float %conv_out_2_load_51, float %conv_out_3_load_51, float %conv_out_4_load_51, float %conv_out_5_load_51, i3 %select_ln29_53)" [maxpool/max_pool.cpp:29]   --->   Operation 1949 'mux' 'tmp_192' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1950 [2/2] (5.43ns)   --->   "%tmp_195 = fcmp ogt float %tmp_192, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1950 'fcmp' 'tmp_195' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.3>
ST_29 : Operation 1951 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 1951 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1952 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)"   --->   Operation 1952 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1953 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 1953 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 1954 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1955 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:15]   --->   Operation 1955 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1956 [1/1] (0.00ns)   --->   "%max_pool_out_11_add = getelementptr [78 x float]* %max_pool_out_11, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1956 'getelementptr' 'max_pool_out_11_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1957 [1/1] (0.00ns)   --->   "%max_pool_out_12_add = getelementptr [78 x float]* %max_pool_out_12, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1957 'getelementptr' 'max_pool_out_12_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1958 [1/1] (0.00ns)   --->   "%bitcast_ln29_82 = bitcast float %tmp_177 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1958 'bitcast' 'bitcast_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_178 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_82, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1959 'partselect' 'tmp_178' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln29_84 = trunc i32 %bitcast_ln29_82 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1960 'trunc' 'trunc_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1961 [1/1] (0.00ns)   --->   "%bitcast_ln29_83 = bitcast float %select_ln29_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1961 'bitcast' 'bitcast_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_83, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1962 'partselect' 'tmp_179' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln29_85 = trunc i32 %bitcast_ln29_83 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1963 'trunc' 'trunc_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1964 [1/1] (1.55ns)   --->   "%icmp_ln29_164 = icmp ne i8 %tmp_178, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1964 'icmp' 'icmp_ln29_164' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1965 [1/1] (2.44ns)   --->   "%icmp_ln29_165 = icmp eq i23 %trunc_ln29_84, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1965 'icmp' 'icmp_ln29_165' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_82 = or i1 %icmp_ln29_165, %icmp_ln29_164" [maxpool/max_pool.cpp:29]   --->   Operation 1966 'or' 'or_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1967 [1/1] (1.55ns)   --->   "%icmp_ln29_166 = icmp ne i8 %tmp_179, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1967 'icmp' 'icmp_ln29_166' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1968 [1/1] (2.44ns)   --->   "%icmp_ln29_167 = icmp eq i23 %trunc_ln29_85, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1968 'icmp' 'icmp_ln29_167' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_83 = or i1 %icmp_ln29_167, %icmp_ln29_166" [maxpool/max_pool.cpp:29]   --->   Operation 1969 'or' 'or_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%and_ln29_82 = and i1 %or_ln29_82, %or_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 1970 'and' 'and_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1971 [1/2] (5.43ns)   --->   "%tmp_180 = fcmp ogt float %tmp_177, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1971 'fcmp' 'tmp_180' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1972 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_83 = and i1 %and_ln29_82, %tmp_180" [maxpool/max_pool.cpp:29]   --->   Operation 1972 'and' 'and_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1973 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_47 = select i1 %and_ln29_83, float %tmp_177, float %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1973 'select' 'select_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1974 [1/1] (3.25ns)   --->   "store float %select_ln29_47, float* %max_pool_out_11_add, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1974 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_29 : Operation 1975 [1/1] (0.00ns)   --->   "%bitcast_ln29_89 = bitcast float %tmp_192 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1975 'bitcast' 'bitcast_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_89, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1976 'partselect' 'tmp_193' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1977 [1/1] (0.00ns)   --->   "%trunc_ln29_91 = trunc i32 %bitcast_ln29_89 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1977 'trunc' 'trunc_ln29_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1978 [1/1] (0.00ns)   --->   "%bitcast_ln29_90 = bitcast float %select_ln29_50 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1978 'bitcast' 'bitcast_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_194 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_90, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1979 'partselect' 'tmp_194' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln29_92 = trunc i32 %bitcast_ln29_90 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1980 'trunc' 'trunc_ln29_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1981 [1/1] (1.55ns)   --->   "%icmp_ln29_178 = icmp ne i8 %tmp_193, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1981 'icmp' 'icmp_ln29_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1982 [1/1] (2.44ns)   --->   "%icmp_ln29_179 = icmp eq i23 %trunc_ln29_91, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1982 'icmp' 'icmp_ln29_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_89 = or i1 %icmp_ln29_179, %icmp_ln29_178" [maxpool/max_pool.cpp:29]   --->   Operation 1983 'or' 'or_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1984 [1/1] (1.55ns)   --->   "%icmp_ln29_180 = icmp ne i8 %tmp_194, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1984 'icmp' 'icmp_ln29_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1985 [1/1] (2.44ns)   --->   "%icmp_ln29_181 = icmp eq i23 %trunc_ln29_92, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1985 'icmp' 'icmp_ln29_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_90 = or i1 %icmp_ln29_181, %icmp_ln29_180" [maxpool/max_pool.cpp:29]   --->   Operation 1986 'or' 'or_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%and_ln29_89 = and i1 %or_ln29_89, %or_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 1987 'and' 'and_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1988 [1/2] (5.43ns)   --->   "%tmp_195 = fcmp ogt float %tmp_192, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1988 'fcmp' 'tmp_195' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1989 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_90 = and i1 %and_ln29_89, %tmp_195" [maxpool/max_pool.cpp:29]   --->   Operation 1989 'and' 'and_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1990 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_51 = select i1 %and_ln29_90, float %tmp_192, float %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1990 'select' 'select_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1991 [1/1] (3.25ns)   --->   "store float %select_ln29_51, float* %max_pool_out_12_add, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1991 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_29 : Operation 1992 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 1992 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1993 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 1993 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 30 <SV = 2> <Delay = 0.00>
ST_30 : Operation 1994 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 1994 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', maxpool/max_pool.cpp:10) with incoming values : ('add_ln10', maxpool/max_pool.cpp:10) [42]  (1.77 ns)

 <State 2>: 9.36ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', maxpool/max_pool.cpp:13) [44]  (0 ns)
	'icmp' operation ('icmp_ln13', maxpool/max_pool.cpp:13) [52]  (1.3 ns)
	'select' operation ('select_ln29_52', maxpool/max_pool.cpp:29) [53]  (1.02 ns)
	'mul' operation ('mul_ln29', maxpool/max_pool.cpp:29) [80]  (3.78 ns)
	'getelementptr' operation ('conv_out_0_addr', maxpool/max_pool.cpp:29) [83]  (0 ns)
	'load' operation ('conv_out_0_load', maxpool/max_pool.cpp:29) on array 'conv_out_0' [289]  (3.25 ns)

 <State 3>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load', maxpool/max_pool.cpp:29) on array 'conv_out_0' [289]  (3.25 ns)
	'mux' operation ('tmp_2', maxpool/max_pool.cpp:29) [295]  (2.33 ns)
	'fcmp' operation ('tmp_4', maxpool/max_pool.cpp:29) [302]  (5.43 ns)

 <State 4>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_8', maxpool/max_pool.cpp:29) on array 'conv_out_0' [672]  (3.25 ns)
	'mux' operation ('tmp_31', maxpool/max_pool.cpp:29) [678]  (2.33 ns)
	'fcmp' operation ('tmp_33', maxpool/max_pool.cpp:29) [685]  (5.43 ns)

 <State 5>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_16', maxpool/max_pool.cpp:29) on array 'conv_out_0' [844]  (3.25 ns)
	'mux' operation ('tmp_61', maxpool/max_pool.cpp:29) [850]  (2.33 ns)
	'fcmp' operation ('tmp_63', maxpool/max_pool.cpp:29) [857]  (5.43 ns)

 <State 6>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_24', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1016]  (3.25 ns)
	'mux' operation ('tmp_91', maxpool/max_pool.cpp:29) [1022]  (2.33 ns)
	'fcmp' operation ('tmp_93', maxpool/max_pool.cpp:29) [1029]  (5.43 ns)

 <State 7>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_32', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1188]  (3.25 ns)
	'mux' operation ('tmp_121', maxpool/max_pool.cpp:29) [1194]  (2.33 ns)
	'fcmp' operation ('tmp_123', maxpool/max_pool.cpp:29) [1201]  (5.43 ns)

 <State 8>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_40', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1360]  (3.25 ns)
	'mux' operation ('tmp_151', maxpool/max_pool.cpp:29) [1366]  (2.33 ns)
	'fcmp' operation ('tmp_153', maxpool/max_pool.cpp:29) [1373]  (5.43 ns)

 <State 9>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_1', maxpool/max_pool.cpp:29) on array 'conv_out_0' [305]  (3.25 ns)
	'mux' operation ('tmp_5', maxpool/max_pool.cpp:29) [311]  (2.33 ns)
	'fcmp' operation ('tmp_8', maxpool/max_pool.cpp:29) [325]  (5.43 ns)

 <State 10>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_5', maxpool/max_pool.cpp:29) on array 'conv_out_0' [602]  (3.25 ns)
	'mux' operation ('tmp_19', maxpool/max_pool.cpp:29) [608]  (2.33 ns)
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [622]  (5.43 ns)

 <State 11>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_13', maxpool/max_pool.cpp:29) on array 'conv_out_0' [774]  (3.25 ns)
	'mux' operation ('tmp_49', maxpool/max_pool.cpp:29) [780]  (2.33 ns)
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [794]  (5.43 ns)

 <State 12>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_21', maxpool/max_pool.cpp:29) on array 'conv_out_0' [946]  (3.25 ns)
	'mux' operation ('tmp_79', maxpool/max_pool.cpp:29) [952]  (2.33 ns)
	'fcmp' operation ('tmp_82', maxpool/max_pool.cpp:29) [966]  (5.43 ns)

 <State 13>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_29', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1118]  (3.25 ns)
	'mux' operation ('tmp_109', maxpool/max_pool.cpp:29) [1124]  (2.33 ns)
	'fcmp' operation ('tmp_112', maxpool/max_pool.cpp:29) [1138]  (5.43 ns)

 <State 14>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_37', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1290]  (3.25 ns)
	'mux' operation ('tmp_139', maxpool/max_pool.cpp:29) [1296]  (2.33 ns)
	'fcmp' operation ('tmp_142', maxpool/max_pool.cpp:29) [1310]  (5.43 ns)

 <State 15>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_45', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1462]  (3.25 ns)
	'mux' operation ('tmp_169', maxpool/max_pool.cpp:29) [1468]  (2.33 ns)
	'fcmp' operation ('tmp_172', maxpool/max_pool.cpp:29) [1482]  (5.43 ns)

 <State 16>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_2', maxpool/max_pool.cpp:29) on array 'conv_out_0' [539]  (3.25 ns)
	'mux' operation ('tmp_9', maxpool/max_pool.cpp:29) [545]  (2.33 ns)
	'fcmp' operation ('tmp_11', maxpool/max_pool.cpp:29) [559]  (5.43 ns)

 <State 17>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_10', maxpool/max_pool.cpp:29) on array 'conv_out_0' [711]  (3.25 ns)
	'mux' operation ('tmp_38', maxpool/max_pool.cpp:29) [717]  (2.33 ns)
	'fcmp' operation ('tmp_41', maxpool/max_pool.cpp:29) [731]  (5.43 ns)

 <State 18>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_18', maxpool/max_pool.cpp:29) on array 'conv_out_0' [883]  (3.25 ns)
	'mux' operation ('tmp_68', maxpool/max_pool.cpp:29) [889]  (2.33 ns)
	'fcmp' operation ('tmp_71', maxpool/max_pool.cpp:29) [903]  (5.43 ns)

 <State 19>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_26', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1055]  (3.25 ns)
	'mux' operation ('tmp_98', maxpool/max_pool.cpp:29) [1061]  (2.33 ns)
	'fcmp' operation ('tmp_101', maxpool/max_pool.cpp:29) [1075]  (5.43 ns)

 <State 20>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_34', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1227]  (3.25 ns)
	'mux' operation ('tmp_128', maxpool/max_pool.cpp:29) [1233]  (2.33 ns)
	'fcmp' operation ('tmp_131', maxpool/max_pool.cpp:29) [1247]  (5.43 ns)

 <State 21>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_42', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1399]  (3.25 ns)
	'mux' operation ('tmp_158', maxpool/max_pool.cpp:29) [1405]  (2.33 ns)
	'fcmp' operation ('tmp_161', maxpool/max_pool.cpp:29) [1419]  (5.43 ns)

 <State 22>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_3', maxpool/max_pool.cpp:29) on array 'conv_out_0' [562]  (3.25 ns)
	'mux' operation ('tmp_12', maxpool/max_pool.cpp:29) [568]  (2.33 ns)
	'fcmp' operation ('tmp_15', maxpool/max_pool.cpp:29) [582]  (5.43 ns)

 <State 23>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_7', maxpool/max_pool.cpp:29) on array 'conv_out_0' [648]  (3.25 ns)
	'mux' operation ('tmp_27', maxpool/max_pool.cpp:29) [654]  (2.33 ns)
	'fcmp' operation ('tmp_30', maxpool/max_pool.cpp:29) [668]  (5.43 ns)

 <State 24>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_15', maxpool/max_pool.cpp:29) on array 'conv_out_0' [820]  (3.25 ns)
	'mux' operation ('tmp_57', maxpool/max_pool.cpp:29) [826]  (2.33 ns)
	'fcmp' operation ('tmp_60', maxpool/max_pool.cpp:29) [840]  (5.43 ns)

 <State 25>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_23', maxpool/max_pool.cpp:29) on array 'conv_out_0' [992]  (3.25 ns)
	'mux' operation ('tmp_87', maxpool/max_pool.cpp:29) [998]  (2.33 ns)
	'fcmp' operation ('tmp_90', maxpool/max_pool.cpp:29) [1012]  (5.43 ns)

 <State 26>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_31', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1164]  (3.25 ns)
	'mux' operation ('tmp_117', maxpool/max_pool.cpp:29) [1170]  (2.33 ns)
	'fcmp' operation ('tmp_120', maxpool/max_pool.cpp:29) [1184]  (5.43 ns)

 <State 27>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_39', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1336]  (3.25 ns)
	'mux' operation ('tmp_147', maxpool/max_pool.cpp:29) [1342]  (2.33 ns)
	'fcmp' operation ('tmp_150', maxpool/max_pool.cpp:29) [1356]  (5.43 ns)

 <State 28>: 11ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_47', maxpool/max_pool.cpp:29) on array 'conv_out_0' [1508]  (3.25 ns)
	'mux' operation ('tmp_177', maxpool/max_pool.cpp:29) [1514]  (2.33 ns)
	'fcmp' operation ('tmp_180', maxpool/max_pool.cpp:29) [1528]  (5.43 ns)

 <State 29>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_180', maxpool/max_pool.cpp:29) [1528]  (5.43 ns)
	'and' operation ('and_ln29_83', maxpool/max_pool.cpp:29) [1529]  (0.978 ns)
	'select' operation ('select_ln29_47', maxpool/max_pool.cpp:29) [1530]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_47', maxpool/max_pool.cpp:29 on array 'max_pool_out_11' [1531]  (3.25 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
