{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1410333578522 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mips EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"Mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1410333578803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1410333578834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1410333578834 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a0 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a1 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a2 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a3 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a4 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a5 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a6 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a7 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a8 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a9 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a10 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a11 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a12 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a13 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a14 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a15 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a16 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a17 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a18 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a19 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a20 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a21 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a22 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a23 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a24 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a25 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a26 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a27 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a28 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a29 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a30 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a31 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_bng1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1410333578990 "|Mips|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1410333578990 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1410333579193 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1410333580394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1410333580394 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 4386 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1410333580410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 4387 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1410333580410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 4388 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1410333580410 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1410333580410 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1410333580441 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "517 517 " "No exact pin location assignment(s) for 517 pins of 517 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[0\] " "Pin PC_Plus_4_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[1\] " "Pin PC_Plus_4_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[2\] " "Pin PC_Plus_4_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[3\] " "Pin PC_Plus_4_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[4\] " "Pin PC_Plus_4_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[5\] " "Pin PC_Plus_4_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[6\] " "Pin PC_Plus_4_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[7\] " "Pin PC_Plus_4_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[8\] " "Pin PC_Plus_4_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[9\] " "Pin PC_Plus_4_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[10\] " "Pin PC_Plus_4_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[11\] " "Pin PC_Plus_4_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[12\] " "Pin PC_Plus_4_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[13\] " "Pin PC_Plus_4_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[14\] " "Pin PC_Plus_4_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[15\] " "Pin PC_Plus_4_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[16\] " "Pin PC_Plus_4_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[17\] " "Pin PC_Plus_4_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[18\] " "Pin PC_Plus_4_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[19\] " "Pin PC_Plus_4_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[20\] " "Pin PC_Plus_4_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[21\] " "Pin PC_Plus_4_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[22\] " "Pin PC_Plus_4_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[23\] " "Pin PC_Plus_4_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[24\] " "Pin PC_Plus_4_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[25\] " "Pin PC_Plus_4_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[26\] " "Pin PC_Plus_4_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[27\] " "Pin PC_Plus_4_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[28\] " "Pin PC_Plus_4_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[29\] " "Pin PC_Plus_4_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[30\] " "Pin PC_Plus_4_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[31\] " "Pin PC_Plus_4_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[0\] " "Pin Instruction_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[1\] " "Pin Instruction_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[2\] " "Pin Instruction_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[3\] " "Pin Instruction_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[4\] " "Pin Instruction_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[5\] " "Pin Instruction_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[6\] " "Pin Instruction_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[7\] " "Pin Instruction_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[8\] " "Pin Instruction_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[9\] " "Pin Instruction_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[10\] " "Pin Instruction_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[11\] " "Pin Instruction_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[12\] " "Pin Instruction_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[13\] " "Pin Instruction_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[14\] " "Pin Instruction_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[15\] " "Pin Instruction_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[16\] " "Pin Instruction_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[17\] " "Pin Instruction_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[18\] " "Pin Instruction_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[19\] " "Pin Instruction_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[20\] " "Pin Instruction_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[21\] " "Pin Instruction_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[22\] " "Pin Instruction_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[23\] " "Pin Instruction_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[24\] " "Pin Instruction_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[25\] " "Pin Instruction_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[26\] " "Pin Instruction_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[27\] " "Pin Instruction_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[28\] " "Pin Instruction_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[29\] " "Pin Instruction_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[30\] " "Pin Instruction_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[31\] " "Pin Instruction_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_IF[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[0\] " "Pin Next_PC_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[1\] " "Pin Next_PC_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[2\] " "Pin Next_PC_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[3\] " "Pin Next_PC_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[4\] " "Pin Next_PC_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[5\] " "Pin Next_PC_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[6\] " "Pin Next_PC_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[7\] " "Pin Next_PC_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[8\] " "Pin Next_PC_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[9\] " "Pin Next_PC_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[10\] " "Pin Next_PC_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[11\] " "Pin Next_PC_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[12\] " "Pin Next_PC_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[13\] " "Pin Next_PC_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[14\] " "Pin Next_PC_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[15\] " "Pin Next_PC_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[16\] " "Pin Next_PC_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[17\] " "Pin Next_PC_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[18\] " "Pin Next_PC_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[19\] " "Pin Next_PC_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[20\] " "Pin Next_PC_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[21\] " "Pin Next_PC_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[22\] " "Pin Next_PC_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[23\] " "Pin Next_PC_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[24\] " "Pin Next_PC_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[25\] " "Pin Next_PC_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[26\] " "Pin Next_PC_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[27\] " "Pin Next_PC_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[28\] " "Pin Next_PC_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[29\] " "Pin Next_PC_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[30\] " "Pin Next_PC_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[31\] " "Pin Next_PC_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_PC_IF[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[0\] " "Pin Instruction_ID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[1\] " "Pin Instruction_ID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[2\] " "Pin Instruction_ID\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[3\] " "Pin Instruction_ID\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[4\] " "Pin Instruction_ID\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[5\] " "Pin Instruction_ID\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[6\] " "Pin Instruction_ID\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[7\] " "Pin Instruction_ID\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[8\] " "Pin Instruction_ID\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[9\] " "Pin Instruction_ID\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[10\] " "Pin Instruction_ID\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[11\] " "Pin Instruction_ID\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[12\] " "Pin Instruction_ID\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[13\] " "Pin Instruction_ID\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[14\] " "Pin Instruction_ID\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[15\] " "Pin Instruction_ID\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[16\] " "Pin Instruction_ID\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[17\] " "Pin Instruction_ID\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[18\] " "Pin Instruction_ID\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[19\] " "Pin Instruction_ID\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[20\] " "Pin Instruction_ID\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[21\] " "Pin Instruction_ID\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[22\] " "Pin Instruction_ID\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[23\] " "Pin Instruction_ID\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[24\] " "Pin Instruction_ID\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[25\] " "Pin Instruction_ID\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[26\] " "Pin Instruction_ID\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[27\] " "Pin Instruction_ID\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[28\] " "Pin Instruction_ID\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[29\] " "Pin Instruction_ID\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[30\] " "Pin Instruction_ID\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_ID\[31\] " "Pin Instruction_ID\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_ID[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_ID[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Address_1_ID\[0\] " "Pin Read_Address_1_ID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Address_1_ID[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Address_1_ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Address_1_ID\[1\] " "Pin Read_Address_1_ID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Address_1_ID[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Address_1_ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Address_1_ID\[2\] " "Pin Read_Address_1_ID\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Address_1_ID[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Address_1_ID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Address_1_ID\[3\] " "Pin Read_Address_1_ID\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Address_1_ID[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Address_1_ID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Address_1_ID\[4\] " "Pin Read_Address_1_ID\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Address_1_ID[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Address_1_ID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[0\] " "Pin Read_Data_1_ID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[1\] " "Pin Read_Data_1_ID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[2\] " "Pin Read_Data_1_ID\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[3\] " "Pin Read_Data_1_ID\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[4\] " "Pin Read_Data_1_ID\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[5\] " "Pin Read_Data_1_ID\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[6\] " "Pin Read_Data_1_ID\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[7\] " "Pin Read_Data_1_ID\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[8\] " "Pin Read_Data_1_ID\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[9\] " "Pin Read_Data_1_ID\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[10\] " "Pin Read_Data_1_ID\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[11\] " "Pin Read_Data_1_ID\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[12\] " "Pin Read_Data_1_ID\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[13\] " "Pin Read_Data_1_ID\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[14\] " "Pin Read_Data_1_ID\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[15\] " "Pin Read_Data_1_ID\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[16\] " "Pin Read_Data_1_ID\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[17\] " "Pin Read_Data_1_ID\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[18\] " "Pin Read_Data_1_ID\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[19\] " "Pin Read_Data_1_ID\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[20\] " "Pin Read_Data_1_ID\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[21\] " "Pin Read_Data_1_ID\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[22\] " "Pin Read_Data_1_ID\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[23\] " "Pin Read_Data_1_ID\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[24\] " "Pin Read_Data_1_ID\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[25\] " "Pin Read_Data_1_ID\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[26\] " "Pin Read_Data_1_ID\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[27\] " "Pin Read_Data_1_ID\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[28\] " "Pin Read_Data_1_ID\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[29\] " "Pin Read_Data_1_ID\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[30\] " "Pin Read_Data_1_ID\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_1_ID\[31\] " "Pin Read_Data_1_ID\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_1_ID[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_1_ID[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp_ID\[0\] " "Pin ALUOp_ID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOp_ID[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp_ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp_ID\[1\] " "Pin ALUOp_ID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOp_ID[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp_ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrc_ID " "Pin ALUSrc_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUSrc_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrc_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_ID " "Pin Branch_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Branch_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRead_ID " "Pin MemRead_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemRead_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemRead_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite_ID " "Pin MemWrite_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemWrite_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg_ID " "Pin MemtoReg_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemtoReg_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSrc_ID " "Pin PCSrc_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCSrc_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSrc_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[0\] " "Pin Instruction_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[1\] " "Pin Instruction_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[2\] " "Pin Instruction_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[3\] " "Pin Instruction_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[4\] " "Pin Instruction_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[5\] " "Pin Instruction_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[6\] " "Pin Instruction_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[7\] " "Pin Instruction_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[8\] " "Pin Instruction_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[9\] " "Pin Instruction_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[10\] " "Pin Instruction_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[11\] " "Pin Instruction_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[12\] " "Pin Instruction_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[13\] " "Pin Instruction_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[14\] " "Pin Instruction_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[15\] " "Pin Instruction_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[16\] " "Pin Instruction_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[17\] " "Pin Instruction_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[18\] " "Pin Instruction_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[19\] " "Pin Instruction_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[20\] " "Pin Instruction_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[21\] " "Pin Instruction_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[22\] " "Pin Instruction_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[23\] " "Pin Instruction_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[24\] " "Pin Instruction_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[25\] " "Pin Instruction_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[26\] " "Pin Instruction_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[27\] " "Pin Instruction_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[28\] " "Pin Instruction_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[29\] " "Pin Instruction_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[30\] " "Pin Instruction_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[31\] " "Pin Instruction_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction_EX[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[0\] " "Pin ALU_Data_2_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[1\] " "Pin ALU_Data_2_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[2\] " "Pin ALU_Data_2_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[3\] " "Pin ALU_Data_2_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[4\] " "Pin ALU_Data_2_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[5\] " "Pin ALU_Data_2_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[6\] " "Pin ALU_Data_2_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[7\] " "Pin ALU_Data_2_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[8\] " "Pin ALU_Data_2_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[9\] " "Pin ALU_Data_2_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[10\] " "Pin ALU_Data_2_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[11\] " "Pin ALU_Data_2_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[12\] " "Pin ALU_Data_2_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[13\] " "Pin ALU_Data_2_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[14\] " "Pin ALU_Data_2_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[15\] " "Pin ALU_Data_2_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[16\] " "Pin ALU_Data_2_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[17\] " "Pin ALU_Data_2_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[18\] " "Pin ALU_Data_2_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[19\] " "Pin ALU_Data_2_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[20\] " "Pin ALU_Data_2_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[21\] " "Pin ALU_Data_2_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[22\] " "Pin ALU_Data_2_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[23\] " "Pin ALU_Data_2_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[24\] " "Pin ALU_Data_2_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[25\] " "Pin ALU_Data_2_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[26\] " "Pin ALU_Data_2_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[27\] " "Pin ALU_Data_2_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[28\] " "Pin ALU_Data_2_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[29\] " "Pin ALU_Data_2_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[30\] " "Pin ALU_Data_2_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[31\] " "Pin ALU_Data_2_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[0\] " "Pin ALU_Control_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[1\] " "Pin ALU_Control_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[2\] " "Pin ALU_Control_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[3\] " "Pin ALU_Control_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[0\] " "Pin ALU_Result_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[1\] " "Pin ALU_Result_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[2\] " "Pin ALU_Result_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[3\] " "Pin ALU_Result_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[4\] " "Pin ALU_Result_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[5\] " "Pin ALU_Result_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[6\] " "Pin ALU_Result_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[7\] " "Pin ALU_Result_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[8\] " "Pin ALU_Result_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[9\] " "Pin ALU_Result_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[10\] " "Pin ALU_Result_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[11\] " "Pin ALU_Result_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[12\] " "Pin ALU_Result_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[13\] " "Pin ALU_Result_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[14\] " "Pin ALU_Result_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[15\] " "Pin ALU_Result_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[16\] " "Pin ALU_Result_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[17\] " "Pin ALU_Result_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[18\] " "Pin ALU_Result_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[19\] " "Pin ALU_Result_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[20\] " "Pin ALU_Result_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[21\] " "Pin ALU_Result_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[22\] " "Pin ALU_Result_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[23\] " "Pin ALU_Result_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[24\] " "Pin ALU_Result_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[25\] " "Pin ALU_Result_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[26\] " "Pin ALU_Result_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[27\] " "Pin ALU_Result_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[28\] " "Pin ALU_Result_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[29\] " "Pin ALU_Result_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[30\] " "Pin ALU_Result_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[31\] " "Pin ALU_Result_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[0\] " "Pin Write_Register_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Register_EX[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[1\] " "Pin Write_Register_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Register_EX[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[2\] " "Pin Write_Register_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Register_EX[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[3\] " "Pin Write_Register_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Register_EX[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[4\] " "Pin Write_Register_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Register_EX[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_EX " "Pin Zero_EX not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Zero_EX } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero_EX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[0\] " "Pin ALU_Result_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[1\] " "Pin ALU_Result_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[2\] " "Pin ALU_Result_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[3\] " "Pin ALU_Result_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[4\] " "Pin ALU_Result_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[5\] " "Pin ALU_Result_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[6\] " "Pin ALU_Result_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[7\] " "Pin ALU_Result_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[8\] " "Pin ALU_Result_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[9\] " "Pin ALU_Result_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[10\] " "Pin ALU_Result_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[11\] " "Pin ALU_Result_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[12\] " "Pin ALU_Result_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[13\] " "Pin ALU_Result_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[14\] " "Pin ALU_Result_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[15\] " "Pin ALU_Result_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[16\] " "Pin ALU_Result_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[17\] " "Pin ALU_Result_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[18\] " "Pin ALU_Result_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[19\] " "Pin ALU_Result_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[20\] " "Pin ALU_Result_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[21\] " "Pin ALU_Result_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[22\] " "Pin ALU_Result_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[23\] " "Pin ALU_Result_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[24\] " "Pin ALU_Result_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[25\] " "Pin ALU_Result_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[26\] " "Pin ALU_Result_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[27\] " "Pin ALU_Result_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[28\] " "Pin ALU_Result_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[29\] " "Pin ALU_Result_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[30\] " "Pin ALU_Result_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[31\] " "Pin ALU_Result_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[0\] " "Pin Write_Data_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[1\] " "Pin Write_Data_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[2\] " "Pin Write_Data_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[3\] " "Pin Write_Data_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[4\] " "Pin Write_Data_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[5\] " "Pin Write_Data_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[6\] " "Pin Write_Data_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[7\] " "Pin Write_Data_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[8\] " "Pin Write_Data_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[9\] " "Pin Write_Data_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[10\] " "Pin Write_Data_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[11\] " "Pin Write_Data_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[12\] " "Pin Write_Data_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[13\] " "Pin Write_Data_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[14\] " "Pin Write_Data_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[15\] " "Pin Write_Data_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[16\] " "Pin Write_Data_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[17\] " "Pin Write_Data_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[18\] " "Pin Write_Data_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[19\] " "Pin Write_Data_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[20\] " "Pin Write_Data_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[21\] " "Pin Write_Data_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[22\] " "Pin Write_Data_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[23\] " "Pin Write_Data_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[24\] " "Pin Write_Data_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[25\] " "Pin Write_Data_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[26\] " "Pin Write_Data_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[27\] " "Pin Write_Data_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[28\] " "Pin Write_Data_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[29\] " "Pin Write_Data_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[30\] " "Pin Write_Data_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM\[31\] " "Pin Write_Data_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_MEM[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[0\] " "Pin Read_Data_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[1\] " "Pin Read_Data_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[2\] " "Pin Read_Data_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[3\] " "Pin Read_Data_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[4\] " "Pin Read_Data_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[5\] " "Pin Read_Data_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[6\] " "Pin Read_Data_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[7\] " "Pin Read_Data_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[8\] " "Pin Read_Data_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[9\] " "Pin Read_Data_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[10\] " "Pin Read_Data_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[11\] " "Pin Read_Data_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[12\] " "Pin Read_Data_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[13\] " "Pin Read_Data_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[14\] " "Pin Read_Data_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[15\] " "Pin Read_Data_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[16\] " "Pin Read_Data_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[17\] " "Pin Read_Data_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[18\] " "Pin Read_Data_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[19\] " "Pin Read_Data_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[20\] " "Pin Read_Data_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[21\] " "Pin Read_Data_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[22\] " "Pin Read_Data_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[23\] " "Pin Read_Data_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[24\] " "Pin Read_Data_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[25\] " "Pin Read_Data_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[26\] " "Pin Read_Data_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[27\] " "Pin Read_Data_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[28\] " "Pin Read_Data_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[29\] " "Pin Read_Data_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[30\] " "Pin Read_Data_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[31\] " "Pin Read_Data_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[0\] " "Pin Read_Data_WB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[1\] " "Pin Read_Data_WB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[2\] " "Pin Read_Data_WB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[3\] " "Pin Read_Data_WB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[4\] " "Pin Read_Data_WB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[5\] " "Pin Read_Data_WB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[6\] " "Pin Read_Data_WB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[7\] " "Pin Read_Data_WB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[8\] " "Pin Read_Data_WB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[9\] " "Pin Read_Data_WB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[10\] " "Pin Read_Data_WB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[11\] " "Pin Read_Data_WB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[12\] " "Pin Read_Data_WB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[13\] " "Pin Read_Data_WB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[14\] " "Pin Read_Data_WB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[15\] " "Pin Read_Data_WB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[16\] " "Pin Read_Data_WB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[17\] " "Pin Read_Data_WB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[18\] " "Pin Read_Data_WB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[19\] " "Pin Read_Data_WB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[20\] " "Pin Read_Data_WB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[21\] " "Pin Read_Data_WB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[22\] " "Pin Read_Data_WB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[23\] " "Pin Read_Data_WB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[24\] " "Pin Read_Data_WB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[25\] " "Pin Read_Data_WB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[26\] " "Pin Read_Data_WB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[27\] " "Pin Read_Data_WB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[28\] " "Pin Read_Data_WB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[29\] " "Pin Read_Data_WB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[30\] " "Pin Read_Data_WB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_WB\[31\] " "Pin Read_Data_WB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_WB[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_WB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[0\] " "Pin ALU_Result_WB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[1\] " "Pin ALU_Result_WB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[2\] " "Pin ALU_Result_WB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[3\] " "Pin ALU_Result_WB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[4\] " "Pin ALU_Result_WB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[5\] " "Pin ALU_Result_WB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[6\] " "Pin ALU_Result_WB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[7\] " "Pin ALU_Result_WB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[8\] " "Pin ALU_Result_WB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[9\] " "Pin ALU_Result_WB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[10\] " "Pin ALU_Result_WB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[11\] " "Pin ALU_Result_WB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[12\] " "Pin ALU_Result_WB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[13\] " "Pin ALU_Result_WB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[14\] " "Pin ALU_Result_WB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[15\] " "Pin ALU_Result_WB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[16\] " "Pin ALU_Result_WB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[17\] " "Pin ALU_Result_WB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[18\] " "Pin ALU_Result_WB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[19\] " "Pin ALU_Result_WB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[20\] " "Pin ALU_Result_WB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[21\] " "Pin ALU_Result_WB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[22\] " "Pin ALU_Result_WB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[23\] " "Pin ALU_Result_WB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[24\] " "Pin ALU_Result_WB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[25\] " "Pin ALU_Result_WB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[26\] " "Pin ALU_Result_WB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[27\] " "Pin ALU_Result_WB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[28\] " "Pin ALU_Result_WB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[29\] " "Pin ALU_Result_WB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[30\] " "Pin ALU_Result_WB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[31\] " "Pin ALU_Result_WB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[0\] " "Pin Write_Data_WB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[1\] " "Pin Write_Data_WB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[2\] " "Pin Write_Data_WB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[3\] " "Pin Write_Data_WB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[4\] " "Pin Write_Data_WB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[5\] " "Pin Write_Data_WB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[6\] " "Pin Write_Data_WB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[7\] " "Pin Write_Data_WB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[8\] " "Pin Write_Data_WB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[9\] " "Pin Write_Data_WB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[10\] " "Pin Write_Data_WB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[11\] " "Pin Write_Data_WB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[12\] " "Pin Write_Data_WB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[13\] " "Pin Write_Data_WB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[14\] " "Pin Write_Data_WB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[15\] " "Pin Write_Data_WB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[16\] " "Pin Write_Data_WB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[17\] " "Pin Write_Data_WB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[18\] " "Pin Write_Data_WB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[19\] " "Pin Write_Data_WB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[20\] " "Pin Write_Data_WB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[21\] " "Pin Write_Data_WB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[22\] " "Pin Write_Data_WB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[23\] " "Pin Write_Data_WB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[24\] " "Pin Write_Data_WB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[25\] " "Pin Write_Data_WB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[26\] " "Pin Write_Data_WB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[27\] " "Pin Write_Data_WB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[28\] " "Pin Write_Data_WB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[29\] " "Pin Write_Data_WB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[30\] " "Pin Write_Data_WB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[31\] " "Pin Write_Data_WB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Data_WB[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_A\[0\] " "Pin Forward_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_A[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_A\[1\] " "Pin Forward_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_A[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_B\[0\] " "Pin Forward_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_B[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_B\[1\] " "Pin Forward_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_B[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_MEM " "Pin Forward_MEM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_MEM } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[0\] " "Pin Read_Data_forward_MEM_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[1\] " "Pin Read_Data_forward_MEM_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[2\] " "Pin Read_Data_forward_MEM_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[2] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[3\] " "Pin Read_Data_forward_MEM_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[3] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[4\] " "Pin Read_Data_forward_MEM_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[4] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[5\] " "Pin Read_Data_forward_MEM_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[5] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[6\] " "Pin Read_Data_forward_MEM_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[6] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[7\] " "Pin Read_Data_forward_MEM_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[7] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[8\] " "Pin Read_Data_forward_MEM_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[8] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[9\] " "Pin Read_Data_forward_MEM_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[9] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[10\] " "Pin Read_Data_forward_MEM_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[10] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[11\] " "Pin Read_Data_forward_MEM_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[11] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[12\] " "Pin Read_Data_forward_MEM_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[12] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[13\] " "Pin Read_Data_forward_MEM_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[13] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[14\] " "Pin Read_Data_forward_MEM_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[14] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[15\] " "Pin Read_Data_forward_MEM_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[15] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[16\] " "Pin Read_Data_forward_MEM_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[16] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[17\] " "Pin Read_Data_forward_MEM_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[17] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[18\] " "Pin Read_Data_forward_MEM_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[18] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[19\] " "Pin Read_Data_forward_MEM_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[19] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[20\] " "Pin Read_Data_forward_MEM_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[20] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[21\] " "Pin Read_Data_forward_MEM_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[21] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[22\] " "Pin Read_Data_forward_MEM_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[22] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[23\] " "Pin Read_Data_forward_MEM_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[23] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[24\] " "Pin Read_Data_forward_MEM_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[24] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[25\] " "Pin Read_Data_forward_MEM_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[25] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[26\] " "Pin Read_Data_forward_MEM_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[26] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[27\] " "Pin Read_Data_forward_MEM_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[27] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[28\] " "Pin Read_Data_forward_MEM_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[28] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[29\] " "Pin Read_Data_forward_MEM_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[29] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[30\] " "Pin Read_Data_forward_MEM_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[30] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_forward_MEM_MEM\[31\] " "Pin Read_Data_forward_MEM_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read_Data_forward_MEM_MEM[31] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_forward_MEM_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF_ID_pipeline_stall " "Pin IF_ID_pipeline_stall not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IF_ID_pipeline_stall } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_pipeline_stall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_stall " "Pin pc_stall not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_stall } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_stall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_Control_Noop " "Pin ID_Control_Noop not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ID_Control_Noop } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Control_Noop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_Reg_Delay\[0\] " "Pin Forward_Reg_Delay\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_Reg_Delay[0] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 68 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_Reg_Delay[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_Reg_Delay\[1\] " "Pin Forward_Reg_Delay\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_Reg_Delay[1] } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 68 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_Reg_Delay[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_C " "Pin Forward_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_C } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 69 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_D " "Pin Forward_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Forward_D } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_ID " "Pin Zero_ID not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Zero_ID } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1410333580753 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1410333580753 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1410333581361 ""}
{ "Info" "ISTA_SDC_FOUND" "Mips.sdc " "Reading SDC File: 'Mips.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1410333581377 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1410333581439 "|Mips|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1410333581502 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1410333581502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1410333581502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          Clk " "  40.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1410333581502 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1410333581502 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1410333581642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Destination node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/EX_MEM_Pipeline_Stage.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1410333581642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1410333581642 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Mips.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.v" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1410333581642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM  " "Automatically promoted node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1410333581642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB " "Destination node MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/MEM_WB_Pipeline_Stage.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|MemtoReg_WB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1410333581642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1410333581642 ""}  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/Manchun/EX_MEM_Pipeline_Stage.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1410333581642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1410333582079 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1410333582079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1410333582079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1410333582095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1410333582095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1410333582095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1410333582173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1410333582188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1410333582188 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "516 unused 3.3V 0 516 0 " "Number of I/O pins in group: 516 (unused VREF, 3.3V VCCIO, 0 input, 516 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1410333582204 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1410333582204 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1410333582204 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1410333582204 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1410333582204 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1410333582204 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1410333582656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1410333584700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1410333585449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1410333585464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1410333592593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1410333592593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1410333592890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "C:/Users/tlan16/git/MIPS32_verilog/Manchun/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1410333595589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1410333595589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1410333598709 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.83 " "Total time spent on timing analysis during the Fitter is 1.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1410333598818 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1410333598833 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "516 " "Found 516 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[0\] 0 " "Pin \"PC_Plus_4_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[1\] 0 " "Pin \"PC_Plus_4_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[2\] 0 " "Pin \"PC_Plus_4_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[3\] 0 " "Pin \"PC_Plus_4_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[4\] 0 " "Pin \"PC_Plus_4_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[5\] 0 " "Pin \"PC_Plus_4_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[6\] 0 " "Pin \"PC_Plus_4_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[7\] 0 " "Pin \"PC_Plus_4_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[8\] 0 " "Pin \"PC_Plus_4_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[9\] 0 " "Pin \"PC_Plus_4_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[10\] 0 " "Pin \"PC_Plus_4_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[11\] 0 " "Pin \"PC_Plus_4_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[12\] 0 " "Pin \"PC_Plus_4_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[13\] 0 " "Pin \"PC_Plus_4_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[14\] 0 " "Pin \"PC_Plus_4_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[15\] 0 " "Pin \"PC_Plus_4_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[16\] 0 " "Pin \"PC_Plus_4_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[17\] 0 " "Pin \"PC_Plus_4_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[18\] 0 " "Pin \"PC_Plus_4_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[19\] 0 " "Pin \"PC_Plus_4_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[20\] 0 " "Pin \"PC_Plus_4_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[21\] 0 " "Pin \"PC_Plus_4_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[22\] 0 " "Pin \"PC_Plus_4_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[23\] 0 " "Pin \"PC_Plus_4_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[24\] 0 " "Pin \"PC_Plus_4_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[25\] 0 " "Pin \"PC_Plus_4_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[26\] 0 " "Pin \"PC_Plus_4_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[27\] 0 " "Pin \"PC_Plus_4_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[28\] 0 " "Pin \"PC_Plus_4_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[29\] 0 " "Pin \"PC_Plus_4_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[30\] 0 " "Pin \"PC_Plus_4_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[31\] 0 " "Pin \"PC_Plus_4_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[0\] 0 " "Pin \"Instruction_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[1\] 0 " "Pin \"Instruction_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[2\] 0 " "Pin \"Instruction_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[3\] 0 " "Pin \"Instruction_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[4\] 0 " "Pin \"Instruction_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[5\] 0 " "Pin \"Instruction_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[6\] 0 " "Pin \"Instruction_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[7\] 0 " "Pin \"Instruction_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[8\] 0 " "Pin \"Instruction_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[9\] 0 " "Pin \"Instruction_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[10\] 0 " "Pin \"Instruction_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[11\] 0 " "Pin \"Instruction_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[12\] 0 " "Pin \"Instruction_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[13\] 0 " "Pin \"Instruction_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[14\] 0 " "Pin \"Instruction_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[15\] 0 " "Pin \"Instruction_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[16\] 0 " "Pin \"Instruction_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[17\] 0 " "Pin \"Instruction_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[18\] 0 " "Pin \"Instruction_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[19\] 0 " "Pin \"Instruction_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[20\] 0 " "Pin \"Instruction_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[21\] 0 " "Pin \"Instruction_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[22\] 0 " "Pin \"Instruction_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[23\] 0 " "Pin \"Instruction_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[24\] 0 " "Pin \"Instruction_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[25\] 0 " "Pin \"Instruction_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[26\] 0 " "Pin \"Instruction_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[27\] 0 " "Pin \"Instruction_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[28\] 0 " "Pin \"Instruction_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[29\] 0 " "Pin \"Instruction_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[30\] 0 " "Pin \"Instruction_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[31\] 0 " "Pin \"Instruction_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[0\] 0 " "Pin \"Next_PC_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[1\] 0 " "Pin \"Next_PC_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[2\] 0 " "Pin \"Next_PC_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[3\] 0 " "Pin \"Next_PC_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[4\] 0 " "Pin \"Next_PC_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[5\] 0 " "Pin \"Next_PC_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[6\] 0 " "Pin \"Next_PC_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[7\] 0 " "Pin \"Next_PC_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[8\] 0 " "Pin \"Next_PC_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[9\] 0 " "Pin \"Next_PC_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[10\] 0 " "Pin \"Next_PC_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[11\] 0 " "Pin \"Next_PC_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[12\] 0 " "Pin \"Next_PC_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[13\] 0 " "Pin \"Next_PC_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[14\] 0 " "Pin \"Next_PC_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[15\] 0 " "Pin \"Next_PC_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[16\] 0 " "Pin \"Next_PC_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[17\] 0 " "Pin \"Next_PC_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[18\] 0 " "Pin \"Next_PC_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[19\] 0 " "Pin \"Next_PC_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[20\] 0 " "Pin \"Next_PC_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[21\] 0 " "Pin \"Next_PC_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[22\] 0 " "Pin \"Next_PC_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[23\] 0 " "Pin \"Next_PC_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[24\] 0 " "Pin \"Next_PC_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[25\] 0 " "Pin \"Next_PC_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[26\] 0 " "Pin \"Next_PC_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[27\] 0 " "Pin \"Next_PC_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[28\] 0 " "Pin \"Next_PC_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[29\] 0 " "Pin \"Next_PC_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[30\] 0 " "Pin \"Next_PC_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[31\] 0 " "Pin \"Next_PC_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[0\] 0 " "Pin \"Instruction_ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[1\] 0 " "Pin \"Instruction_ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[2\] 0 " "Pin \"Instruction_ID\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[3\] 0 " "Pin \"Instruction_ID\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[4\] 0 " "Pin \"Instruction_ID\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[5\] 0 " "Pin \"Instruction_ID\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[6\] 0 " "Pin \"Instruction_ID\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[7\] 0 " "Pin \"Instruction_ID\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[8\] 0 " "Pin \"Instruction_ID\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[9\] 0 " "Pin \"Instruction_ID\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[10\] 0 " "Pin \"Instruction_ID\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[11\] 0 " "Pin \"Instruction_ID\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[12\] 0 " "Pin \"Instruction_ID\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[13\] 0 " "Pin \"Instruction_ID\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[14\] 0 " "Pin \"Instruction_ID\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[15\] 0 " "Pin \"Instruction_ID\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[16\] 0 " "Pin \"Instruction_ID\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[17\] 0 " "Pin \"Instruction_ID\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[18\] 0 " "Pin \"Instruction_ID\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[19\] 0 " "Pin \"Instruction_ID\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[20\] 0 " "Pin \"Instruction_ID\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[21\] 0 " "Pin \"Instruction_ID\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[22\] 0 " "Pin \"Instruction_ID\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[23\] 0 " "Pin \"Instruction_ID\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[24\] 0 " "Pin \"Instruction_ID\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[25\] 0 " "Pin \"Instruction_ID\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[26\] 0 " "Pin \"Instruction_ID\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[27\] 0 " "Pin \"Instruction_ID\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[28\] 0 " "Pin \"Instruction_ID\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[29\] 0 " "Pin \"Instruction_ID\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[30\] 0 " "Pin \"Instruction_ID\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_ID\[31\] 0 " "Pin \"Instruction_ID\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Address_1_ID\[0\] 0 " "Pin \"Read_Address_1_ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Address_1_ID\[1\] 0 " "Pin \"Read_Address_1_ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Address_1_ID\[2\] 0 " "Pin \"Read_Address_1_ID\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Address_1_ID\[3\] 0 " "Pin \"Read_Address_1_ID\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Address_1_ID\[4\] 0 " "Pin \"Read_Address_1_ID\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[0\] 0 " "Pin \"Read_Data_1_ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[1\] 0 " "Pin \"Read_Data_1_ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[2\] 0 " "Pin \"Read_Data_1_ID\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[3\] 0 " "Pin \"Read_Data_1_ID\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[4\] 0 " "Pin \"Read_Data_1_ID\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[5\] 0 " "Pin \"Read_Data_1_ID\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[6\] 0 " "Pin \"Read_Data_1_ID\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[7\] 0 " "Pin \"Read_Data_1_ID\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[8\] 0 " "Pin \"Read_Data_1_ID\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[9\] 0 " "Pin \"Read_Data_1_ID\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[10\] 0 " "Pin \"Read_Data_1_ID\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[11\] 0 " "Pin \"Read_Data_1_ID\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[12\] 0 " "Pin \"Read_Data_1_ID\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[13\] 0 " "Pin \"Read_Data_1_ID\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[14\] 0 " "Pin \"Read_Data_1_ID\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[15\] 0 " "Pin \"Read_Data_1_ID\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[16\] 0 " "Pin \"Read_Data_1_ID\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[17\] 0 " "Pin \"Read_Data_1_ID\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[18\] 0 " "Pin \"Read_Data_1_ID\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[19\] 0 " "Pin \"Read_Data_1_ID\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[20\] 0 " "Pin \"Read_Data_1_ID\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[21\] 0 " "Pin \"Read_Data_1_ID\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[22\] 0 " "Pin \"Read_Data_1_ID\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[23\] 0 " "Pin \"Read_Data_1_ID\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[24\] 0 " "Pin \"Read_Data_1_ID\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[25\] 0 " "Pin \"Read_Data_1_ID\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[26\] 0 " "Pin \"Read_Data_1_ID\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[27\] 0 " "Pin \"Read_Data_1_ID\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[28\] 0 " "Pin \"Read_Data_1_ID\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[29\] 0 " "Pin \"Read_Data_1_ID\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[30\] 0 " "Pin \"Read_Data_1_ID\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_1_ID\[31\] 0 " "Pin \"Read_Data_1_ID\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp_ID\[0\] 0 " "Pin \"ALUOp_ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp_ID\[1\] 0 " "Pin \"ALUOp_ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrc_ID 0 " "Pin \"ALUSrc_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_ID 0 " "Pin \"Branch_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemRead_ID 0 " "Pin \"MemRead_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWrite_ID 0 " "Pin \"MemWrite_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemtoReg_ID 0 " "Pin \"MemtoReg_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSrc_ID 0 " "Pin \"PCSrc_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[0\] 0 " "Pin \"Instruction_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[1\] 0 " "Pin \"Instruction_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[2\] 0 " "Pin \"Instruction_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[3\] 0 " "Pin \"Instruction_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[4\] 0 " "Pin \"Instruction_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[5\] 0 " "Pin \"Instruction_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[6\] 0 " "Pin \"Instruction_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[7\] 0 " "Pin \"Instruction_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[8\] 0 " "Pin \"Instruction_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[9\] 0 " "Pin \"Instruction_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[10\] 0 " "Pin \"Instruction_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[11\] 0 " "Pin \"Instruction_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[12\] 0 " "Pin \"Instruction_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[13\] 0 " "Pin \"Instruction_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[14\] 0 " "Pin \"Instruction_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[15\] 0 " "Pin \"Instruction_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[16\] 0 " "Pin \"Instruction_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[17\] 0 " "Pin \"Instruction_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[18\] 0 " "Pin \"Instruction_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[19\] 0 " "Pin \"Instruction_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[20\] 0 " "Pin \"Instruction_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[21\] 0 " "Pin \"Instruction_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[22\] 0 " "Pin \"Instruction_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[23\] 0 " "Pin \"Instruction_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[24\] 0 " "Pin \"Instruction_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[25\] 0 " "Pin \"Instruction_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[26\] 0 " "Pin \"Instruction_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[27\] 0 " "Pin \"Instruction_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[28\] 0 " "Pin \"Instruction_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[29\] 0 " "Pin \"Instruction_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[30\] 0 " "Pin \"Instruction_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[31\] 0 " "Pin \"Instruction_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[0\] 0 " "Pin \"ALU_Data_2_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[1\] 0 " "Pin \"ALU_Data_2_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[2\] 0 " "Pin \"ALU_Data_2_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[3\] 0 " "Pin \"ALU_Data_2_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[4\] 0 " "Pin \"ALU_Data_2_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[5\] 0 " "Pin \"ALU_Data_2_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[6\] 0 " "Pin \"ALU_Data_2_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[7\] 0 " "Pin \"ALU_Data_2_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[8\] 0 " "Pin \"ALU_Data_2_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[9\] 0 " "Pin \"ALU_Data_2_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[10\] 0 " "Pin \"ALU_Data_2_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[11\] 0 " "Pin \"ALU_Data_2_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[12\] 0 " "Pin \"ALU_Data_2_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[13\] 0 " "Pin \"ALU_Data_2_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[14\] 0 " "Pin \"ALU_Data_2_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[15\] 0 " "Pin \"ALU_Data_2_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[16\] 0 " "Pin \"ALU_Data_2_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[17\] 0 " "Pin \"ALU_Data_2_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[18\] 0 " "Pin \"ALU_Data_2_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[19\] 0 " "Pin \"ALU_Data_2_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[20\] 0 " "Pin \"ALU_Data_2_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[21\] 0 " "Pin \"ALU_Data_2_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[22\] 0 " "Pin \"ALU_Data_2_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[23\] 0 " "Pin \"ALU_Data_2_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[24\] 0 " "Pin \"ALU_Data_2_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[25\] 0 " "Pin \"ALU_Data_2_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[26\] 0 " "Pin \"ALU_Data_2_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[27\] 0 " "Pin \"ALU_Data_2_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[28\] 0 " "Pin \"ALU_Data_2_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[29\] 0 " "Pin \"ALU_Data_2_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[30\] 0 " "Pin \"ALU_Data_2_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[31\] 0 " "Pin \"ALU_Data_2_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[0\] 0 " "Pin \"ALU_Control_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[1\] 0 " "Pin \"ALU_Control_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[2\] 0 " "Pin \"ALU_Control_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[3\] 0 " "Pin \"ALU_Control_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[0\] 0 " "Pin \"ALU_Result_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[1\] 0 " "Pin \"ALU_Result_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[2\] 0 " "Pin \"ALU_Result_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[3\] 0 " "Pin \"ALU_Result_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[4\] 0 " "Pin \"ALU_Result_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[5\] 0 " "Pin \"ALU_Result_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[6\] 0 " "Pin \"ALU_Result_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[7\] 0 " "Pin \"ALU_Result_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[8\] 0 " "Pin \"ALU_Result_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[9\] 0 " "Pin \"ALU_Result_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[10\] 0 " "Pin \"ALU_Result_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[11\] 0 " "Pin \"ALU_Result_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[12\] 0 " "Pin \"ALU_Result_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[13\] 0 " "Pin \"ALU_Result_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[14\] 0 " "Pin \"ALU_Result_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[15\] 0 " "Pin \"ALU_Result_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[16\] 0 " "Pin \"ALU_Result_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[17\] 0 " "Pin \"ALU_Result_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[18\] 0 " "Pin \"ALU_Result_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[19\] 0 " "Pin \"ALU_Result_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[20\] 0 " "Pin \"ALU_Result_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[21\] 0 " "Pin \"ALU_Result_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[22\] 0 " "Pin \"ALU_Result_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[23\] 0 " "Pin \"ALU_Result_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[24\] 0 " "Pin \"ALU_Result_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[25\] 0 " "Pin \"ALU_Result_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[26\] 0 " "Pin \"ALU_Result_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[27\] 0 " "Pin \"ALU_Result_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[28\] 0 " "Pin \"ALU_Result_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[29\] 0 " "Pin \"ALU_Result_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[30\] 0 " "Pin \"ALU_Result_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[31\] 0 " "Pin \"ALU_Result_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[0\] 0 " "Pin \"Write_Register_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[1\] 0 " "Pin \"Write_Register_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[2\] 0 " "Pin \"Write_Register_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[3\] 0 " "Pin \"Write_Register_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[4\] 0 " "Pin \"Write_Register_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero_EX 0 " "Pin \"Zero_EX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[0\] 0 " "Pin \"ALU_Result_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[1\] 0 " "Pin \"ALU_Result_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[2\] 0 " "Pin \"ALU_Result_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[3\] 0 " "Pin \"ALU_Result_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[4\] 0 " "Pin \"ALU_Result_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[5\] 0 " "Pin \"ALU_Result_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[6\] 0 " "Pin \"ALU_Result_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[7\] 0 " "Pin \"ALU_Result_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[8\] 0 " "Pin \"ALU_Result_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[9\] 0 " "Pin \"ALU_Result_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[10\] 0 " "Pin \"ALU_Result_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[11\] 0 " "Pin \"ALU_Result_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[12\] 0 " "Pin \"ALU_Result_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[13\] 0 " "Pin \"ALU_Result_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[14\] 0 " "Pin \"ALU_Result_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[15\] 0 " "Pin \"ALU_Result_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[16\] 0 " "Pin \"ALU_Result_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[17\] 0 " "Pin \"ALU_Result_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[18\] 0 " "Pin \"ALU_Result_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[19\] 0 " "Pin \"ALU_Result_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[20\] 0 " "Pin \"ALU_Result_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[21\] 0 " "Pin \"ALU_Result_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[22\] 0 " "Pin \"ALU_Result_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[23\] 0 " "Pin \"ALU_Result_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[24\] 0 " "Pin \"ALU_Result_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[25\] 0 " "Pin \"ALU_Result_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[26\] 0 " "Pin \"ALU_Result_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[27\] 0 " "Pin \"ALU_Result_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[28\] 0 " "Pin \"ALU_Result_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[29\] 0 " "Pin \"ALU_Result_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[30\] 0 " "Pin \"ALU_Result_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[31\] 0 " "Pin \"ALU_Result_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[0\] 0 " "Pin \"Write_Data_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[1\] 0 " "Pin \"Write_Data_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[2\] 0 " "Pin \"Write_Data_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[3\] 0 " "Pin \"Write_Data_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[4\] 0 " "Pin \"Write_Data_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[5\] 0 " "Pin \"Write_Data_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[6\] 0 " "Pin \"Write_Data_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[7\] 0 " "Pin \"Write_Data_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[8\] 0 " "Pin \"Write_Data_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[9\] 0 " "Pin \"Write_Data_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[10\] 0 " "Pin \"Write_Data_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[11\] 0 " "Pin \"Write_Data_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[12\] 0 " "Pin \"Write_Data_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[13\] 0 " "Pin \"Write_Data_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[14\] 0 " "Pin \"Write_Data_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[15\] 0 " "Pin \"Write_Data_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[16\] 0 " "Pin \"Write_Data_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[17\] 0 " "Pin \"Write_Data_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[18\] 0 " "Pin \"Write_Data_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[19\] 0 " "Pin \"Write_Data_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[20\] 0 " "Pin \"Write_Data_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[21\] 0 " "Pin \"Write_Data_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[22\] 0 " "Pin \"Write_Data_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[23\] 0 " "Pin \"Write_Data_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[24\] 0 " "Pin \"Write_Data_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[25\] 0 " "Pin \"Write_Data_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[26\] 0 " "Pin \"Write_Data_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[27\] 0 " "Pin \"Write_Data_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[28\] 0 " "Pin \"Write_Data_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[29\] 0 " "Pin \"Write_Data_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[30\] 0 " "Pin \"Write_Data_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM\[31\] 0 " "Pin \"Write_Data_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[0\] 0 " "Pin \"Read_Data_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[1\] 0 " "Pin \"Read_Data_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[2\] 0 " "Pin \"Read_Data_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[3\] 0 " "Pin \"Read_Data_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[4\] 0 " "Pin \"Read_Data_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[5\] 0 " "Pin \"Read_Data_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[6\] 0 " "Pin \"Read_Data_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[7\] 0 " "Pin \"Read_Data_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[8\] 0 " "Pin \"Read_Data_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[9\] 0 " "Pin \"Read_Data_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[10\] 0 " "Pin \"Read_Data_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[11\] 0 " "Pin \"Read_Data_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[12\] 0 " "Pin \"Read_Data_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[13\] 0 " "Pin \"Read_Data_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[14\] 0 " "Pin \"Read_Data_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[15\] 0 " "Pin \"Read_Data_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[16\] 0 " "Pin \"Read_Data_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[17\] 0 " "Pin \"Read_Data_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[18\] 0 " "Pin \"Read_Data_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[19\] 0 " "Pin \"Read_Data_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[20\] 0 " "Pin \"Read_Data_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[21\] 0 " "Pin \"Read_Data_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[22\] 0 " "Pin \"Read_Data_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[23\] 0 " "Pin \"Read_Data_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[24\] 0 " "Pin \"Read_Data_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[25\] 0 " "Pin \"Read_Data_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[26\] 0 " "Pin \"Read_Data_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[27\] 0 " "Pin \"Read_Data_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[28\] 0 " "Pin \"Read_Data_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[29\] 0 " "Pin \"Read_Data_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[30\] 0 " "Pin \"Read_Data_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[31\] 0 " "Pin \"Read_Data_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[0\] 0 " "Pin \"Read_Data_WB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[1\] 0 " "Pin \"Read_Data_WB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[2\] 0 " "Pin \"Read_Data_WB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[3\] 0 " "Pin \"Read_Data_WB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[4\] 0 " "Pin \"Read_Data_WB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[5\] 0 " "Pin \"Read_Data_WB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[6\] 0 " "Pin \"Read_Data_WB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[7\] 0 " "Pin \"Read_Data_WB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[8\] 0 " "Pin \"Read_Data_WB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[9\] 0 " "Pin \"Read_Data_WB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[10\] 0 " "Pin \"Read_Data_WB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[11\] 0 " "Pin \"Read_Data_WB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[12\] 0 " "Pin \"Read_Data_WB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[13\] 0 " "Pin \"Read_Data_WB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[14\] 0 " "Pin \"Read_Data_WB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[15\] 0 " "Pin \"Read_Data_WB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[16\] 0 " "Pin \"Read_Data_WB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[17\] 0 " "Pin \"Read_Data_WB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[18\] 0 " "Pin \"Read_Data_WB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[19\] 0 " "Pin \"Read_Data_WB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[20\] 0 " "Pin \"Read_Data_WB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[21\] 0 " "Pin \"Read_Data_WB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[22\] 0 " "Pin \"Read_Data_WB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[23\] 0 " "Pin \"Read_Data_WB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[24\] 0 " "Pin \"Read_Data_WB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[25\] 0 " "Pin \"Read_Data_WB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[26\] 0 " "Pin \"Read_Data_WB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[27\] 0 " "Pin \"Read_Data_WB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[28\] 0 " "Pin \"Read_Data_WB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[29\] 0 " "Pin \"Read_Data_WB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[30\] 0 " "Pin \"Read_Data_WB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_WB\[31\] 0 " "Pin \"Read_Data_WB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[0\] 0 " "Pin \"ALU_Result_WB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[1\] 0 " "Pin \"ALU_Result_WB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[2\] 0 " "Pin \"ALU_Result_WB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[3\] 0 " "Pin \"ALU_Result_WB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[4\] 0 " "Pin \"ALU_Result_WB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[5\] 0 " "Pin \"ALU_Result_WB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[6\] 0 " "Pin \"ALU_Result_WB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[7\] 0 " "Pin \"ALU_Result_WB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[8\] 0 " "Pin \"ALU_Result_WB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[9\] 0 " "Pin \"ALU_Result_WB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[10\] 0 " "Pin \"ALU_Result_WB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[11\] 0 " "Pin \"ALU_Result_WB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[12\] 0 " "Pin \"ALU_Result_WB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[13\] 0 " "Pin \"ALU_Result_WB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[14\] 0 " "Pin \"ALU_Result_WB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[15\] 0 " "Pin \"ALU_Result_WB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[16\] 0 " "Pin \"ALU_Result_WB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[17\] 0 " "Pin \"ALU_Result_WB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[18\] 0 " "Pin \"ALU_Result_WB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[19\] 0 " "Pin \"ALU_Result_WB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[20\] 0 " "Pin \"ALU_Result_WB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[21\] 0 " "Pin \"ALU_Result_WB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[22\] 0 " "Pin \"ALU_Result_WB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[23\] 0 " "Pin \"ALU_Result_WB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[24\] 0 " "Pin \"ALU_Result_WB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[25\] 0 " "Pin \"ALU_Result_WB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[26\] 0 " "Pin \"ALU_Result_WB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[27\] 0 " "Pin \"ALU_Result_WB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[28\] 0 " "Pin \"ALU_Result_WB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[29\] 0 " "Pin \"ALU_Result_WB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[30\] 0 " "Pin \"ALU_Result_WB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[31\] 0 " "Pin \"ALU_Result_WB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[0\] 0 " "Pin \"Write_Data_WB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[1\] 0 " "Pin \"Write_Data_WB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[2\] 0 " "Pin \"Write_Data_WB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[3\] 0 " "Pin \"Write_Data_WB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[4\] 0 " "Pin \"Write_Data_WB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[5\] 0 " "Pin \"Write_Data_WB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[6\] 0 " "Pin \"Write_Data_WB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[7\] 0 " "Pin \"Write_Data_WB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[8\] 0 " "Pin \"Write_Data_WB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[9\] 0 " "Pin \"Write_Data_WB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[10\] 0 " "Pin \"Write_Data_WB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[11\] 0 " "Pin \"Write_Data_WB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[12\] 0 " "Pin \"Write_Data_WB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[13\] 0 " "Pin \"Write_Data_WB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[14\] 0 " "Pin \"Write_Data_WB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[15\] 0 " "Pin \"Write_Data_WB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[16\] 0 " "Pin \"Write_Data_WB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[17\] 0 " "Pin \"Write_Data_WB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[18\] 0 " "Pin \"Write_Data_WB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[19\] 0 " "Pin \"Write_Data_WB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[20\] 0 " "Pin \"Write_Data_WB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[21\] 0 " "Pin \"Write_Data_WB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[22\] 0 " "Pin \"Write_Data_WB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[23\] 0 " "Pin \"Write_Data_WB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[24\] 0 " "Pin \"Write_Data_WB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[25\] 0 " "Pin \"Write_Data_WB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[26\] 0 " "Pin \"Write_Data_WB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[27\] 0 " "Pin \"Write_Data_WB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[28\] 0 " "Pin \"Write_Data_WB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[29\] 0 " "Pin \"Write_Data_WB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[30\] 0 " "Pin \"Write_Data_WB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_WB\[31\] 0 " "Pin \"Write_Data_WB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_A\[0\] 0 " "Pin \"Forward_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_A\[1\] 0 " "Pin \"Forward_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_B\[0\] 0 " "Pin \"Forward_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_B\[1\] 0 " "Pin \"Forward_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_MEM 0 " "Pin \"Forward_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[0\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[1\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[2\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[3\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[4\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[5\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[6\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[7\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[8\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[9\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[10\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[11\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[12\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[13\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[14\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[15\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[16\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[17\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[18\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[19\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[20\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[21\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[22\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[23\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[24\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[25\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[26\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[27\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[28\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[29\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[30\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_forward_MEM_MEM\[31\] 0 " "Pin \"Read_Data_forward_MEM_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF_ID_pipeline_stall 0 " "Pin \"IF_ID_pipeline_stall\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_stall 0 " "Pin \"pc_stall\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_Control_Noop 0 " "Pin \"ID_Control_Noop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_Reg_Delay\[0\] 0 " "Pin \"Forward_Reg_Delay\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_Reg_Delay\[1\] 0 " "Pin \"Forward_Reg_Delay\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_C 0 " "Pin \"Forward_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_D 0 " "Pin \"Forward_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero_ID 0 " "Pin \"Zero_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1410333598865 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1410333598865 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1410333599457 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1410333599567 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1410333600081 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1410333600861 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1410333600893 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1410333601423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.fit.smsg " "Generated suppressed messages file C:/Users/tlan16/git/MIPS32_verilog/Manchun/Mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1410333601829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410333602531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 10 17:20:02 2014 " "Processing ended: Wed Sep 10 17:20:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410333602531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410333602531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410333602531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1410333602531 ""}
