INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.gen/sources_1/ip/sine_low/sim/sine_low.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine_low'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.gen/sources_1/ip/sine_mid/sim/sine_mid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine_mid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.gen/sources_1/ip/sine_high/sim/sine_high.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine_high'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/sinegen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinegen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/sinegen_demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinegen_demo'
