DMem.v,verilog,xil_defaultlib,../../../../Lab05.srcs/sources_1/ip/DMem/sim/DMem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
