/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:05 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_MAU_0_0_H__
#define BCHP_VICE_MAU_0_0_H__

/***************************************************************************
 *VICE_MAU_0_0 - Memory Access Unit Registers
 ***************************************************************************/
#define BCHP_VICE_MAU_0_0_FW_CONTROL             0x01501c00 /* [CFG][32] MAU FW control */
#define BCHP_VICE_MAU_0_0_CONFIG                 0x01501c04 /* [RW][32] MAU configuration */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG            0x01501c08 /* [RW][32] DRAM configuration */
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING           0x01501c0c /* [RW][32] DRAM image mapping register */
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE           0x01501c10 /* [RW][32] Current and reference picture size */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET            0x01501c14 /* [RW][32] PFRI Budget control */
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0        0x01501c20 /* [RW][64] Luma DRAM base address for reference frame buffer 0 */
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1        0x01501c28 /* [RW][64] Luma DRAM base address for reference frame buffer 1 */
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0      0x01501c30 /* [RW][64] Chroma DRAM base address for reference frame buffer 0 */
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1      0x01501c38 /* [RW][64] Chroma DRAM base address for reference frame buffer 1 */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL              0x01501c40 /* [CFG][32] MAU debug information select register */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1             0x01501c44 /* [CFG][32] MAU debug information select register */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL2             0x01501c48 /* [CFG][32] MAU debig information select register */
#define BCHP_VICE_MAU_0_0_SCRATCH                0x01501c4c /* [CFG][32] Scratch Register */
#define BCHP_VICE_MAU_0_0_REG_STATUS             0x01501c50 /* [RO][32] MAU shadow register status */
#define BCHP_VICE_MAU_0_0_STATUS                 0x01501c54 /* [RO][32] MAU core status */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_STATUS     0x01501c58 /* [RO][32] budget status */
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ENABLE      0x01501c60 /* [CFG][32] MAU error status enable register */
#define BCHP_VICE_MAU_0_0_ERR_STATUS_CLR         0x01501c64 /* [WO][32] MAU error status enable register */
#define BCHP_VICE_MAU_0_0_ERR_STATUS             0x01501c68 /* [RO][32] MAU error status register */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_REQ 0x01501c70 /* [RO][32] Status Register : Prediction Cache process count for previous picture (FME Required Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_OPT 0x01501c74 /* [RO][32] Status Register : Prediction Cache process count for previous picture (FME Optional Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_LUMA 0x01501c78 /* [RO][32] Status Register : Prediction Cache process count for previous picture (MC Luma Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA 0x01501c7c /* [RO][32] Status Register : Prediction Cache process count for previous picture (MC Chroma Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ 0x01501c80 /* [RO][32] Status Register : Prediction Cache hit count for previous picture (FME Required Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT 0x01501c84 /* [RO][32] Status Register : Prediction Cache hit count for previous picture (FME Optional Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA 0x01501c88 /* [RO][32] Status Register : Prediction Cache hit count for previous picture (MC Luma Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA 0x01501c8c /* [RO][32] Status Register : Prediction Cache hit count for previous picture (MC Chroma Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_MISS_FME_OPT 0x01501c90 /* [RO][32] Status Register : Prediction Cache miss count for previous picture (FME Optional Patch) */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT 0x01501c94 /* [RO][32] Status Register : PFRI command group with different group length count for current picture */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_0           0x01501ca0 /* [RO][32] MAU debug information data register 0 */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_1           0x01501ca4 /* [RO][32] MAU debug information data register 1 */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_2           0x01501ca8 /* [RO][32] MAU debug information data register 2 */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_3           0x01501cac /* [RO][32] MAU debug information data register 3 */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR 0x01501cb0 /* [RO][32] MAU debug PCACHE COMMAND FIFO internal pointer */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO     0x01501cb4 /* [CFG][32] MAU debug PCACHE COMMAND FIFO read address */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_LO 0x01501cb8 /* [RO][32] MAU debug PCACHE COMMAND FIFO read lower data */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_HI 0x01501cbc /* [RO][32] MAU debug PCACHE COMMAND FIFO read higher data */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE 0x01501cc0 /* [RO][32] MAU debug FME CMD interface */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE 0x01501cc4 /* [RO][32] MAU debug MC CMD interface */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE 0x01501cc8 /* [RO][32] MAU debug FME PATCH interface */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE 0x01501ccc /* [RO][32] MAU debug MC PATCH interface */

/***************************************************************************
 *FW_CONTROL - MAU FW control
 ***************************************************************************/
/* VICE_MAU_0_0 :: FW_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE_MAU_0_0_FW_CONTROL_reserved0_MASK                0xfffffff8
#define BCHP_VICE_MAU_0_0_FW_CONTROL_reserved0_SHIFT               3

/* VICE_MAU_0_0 :: FW_CONTROL :: FORCE_SHUTOFF [02:02] */
#define BCHP_VICE_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_MASK            0x00000004
#define BCHP_VICE_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_SHIFT           2
#define BCHP_VICE_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_DEFAULT         0x00000000
#define BCHP_VICE_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_DISABLE         0
#define BCHP_VICE_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_ENABLE          1

/* VICE_MAU_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE_MAU_0_0_FW_CONTROL_PIC_START_MASK                0x00000002
#define BCHP_VICE_MAU_0_0_FW_CONTROL_PIC_START_SHIFT               1
#define BCHP_VICE_MAU_0_0_FW_CONTROL_PIC_START_DEFAULT             0x00000000
#define BCHP_VICE_MAU_0_0_FW_CONTROL_PIC_START_NULL                0
#define BCHP_VICE_MAU_0_0_FW_CONTROL_PIC_START_START               1

/* VICE_MAU_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE_MAU_0_0_FW_CONTROL_DONE_WR_REG_MASK              0x00000001
#define BCHP_VICE_MAU_0_0_FW_CONTROL_DONE_WR_REG_SHIFT             0
#define BCHP_VICE_MAU_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT           0x00000000
#define BCHP_VICE_MAU_0_0_FW_CONTROL_DONE_WR_REG_NULL              0
#define BCHP_VICE_MAU_0_0_FW_CONTROL_DONE_WR_REG_DONE              1

/***************************************************************************
 *CONFIG - MAU configuration
 ***************************************************************************/
/* VICE_MAU_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_MASK                 0x80000000
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_SHIFT                31
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT              0x00000001
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_DISABLE              0
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_ENABLE               1

/* VICE_MAU_0_0 :: CONFIG :: AUTO_SHUTOFF_SCB [30:30] */
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_SCB_MASK             0x40000000
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_SCB_SHIFT            30
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_SCB_DEFAULT          0x00000001
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_SCB_DISABLE          0
#define BCHP_VICE_MAU_0_0_CONFIG_AUTO_SHUTOFF_SCB_ENABLE           1

/* VICE_MAU_0_0 :: CONFIG :: reserved0 [29:26] */
#define BCHP_VICE_MAU_0_0_CONFIG_reserved0_MASK                    0x3c000000
#define BCHP_VICE_MAU_0_0_CONFIG_reserved0_SHIFT                   26

/* VICE_MAU_0_0 :: CONFIG :: FME_MC_DELAY [25:20] */
#define BCHP_VICE_MAU_0_0_CONFIG_FME_MC_DELAY_MASK                 0x03f00000
#define BCHP_VICE_MAU_0_0_CONFIG_FME_MC_DELAY_SHIFT                20
#define BCHP_VICE_MAU_0_0_CONFIG_FME_MC_DELAY_DEFAULT              0x0000001c

/* VICE_MAU_0_0 :: CONFIG :: reserved1 [19:18] */
#define BCHP_VICE_MAU_0_0_CONFIG_reserved1_MASK                    0x000c0000
#define BCHP_VICE_MAU_0_0_CONFIG_reserved1_SHIFT                   18

/* VICE_MAU_0_0 :: CONFIG :: CODEC_FORMAT [17:16] */
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_MASK                 0x00030000
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_SHIFT                16
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_DEFAULT              0x00000000
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_HEVC                 0
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_AVC                  1
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_MPEG2                2
#define BCHP_VICE_MAU_0_0_CONFIG_CODEC_FORMAT_VP9                  3

/* VICE_MAU_0_0 :: CONFIG :: reserved2 [15:14] */
#define BCHP_VICE_MAU_0_0_CONFIG_reserved2_MASK                    0x0000c000
#define BCHP_VICE_MAU_0_0_CONFIG_reserved2_SHIFT                   14

/* VICE_MAU_0_0 :: CONFIG :: PFRI_CMD_MAX_GROUP [13:08] */
#define BCHP_VICE_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_MASK           0x00003f00
#define BCHP_VICE_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_SHIFT          8
#define BCHP_VICE_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_DEFAULT        0x00000018

/* VICE_MAU_0_0 :: CONFIG :: reserved3 [07:06] */
#define BCHP_VICE_MAU_0_0_CONFIG_reserved3_MASK                    0x000000c0
#define BCHP_VICE_MAU_0_0_CONFIG_reserved3_SHIFT                   6

/* VICE_MAU_0_0 :: CONFIG :: WDOG_TIMER_MODE [05:04] */
#define BCHP_VICE_MAU_0_0_CONFIG_WDOG_TIMER_MODE_MASK              0x00000030
#define BCHP_VICE_MAU_0_0_CONFIG_WDOG_TIMER_MODE_SHIFT             4
#define BCHP_VICE_MAU_0_0_CONFIG_WDOG_TIMER_MODE_DEFAULT           0x00000000

/* VICE_MAU_0_0 :: CONFIG :: reserved4 [03:02] */
#define BCHP_VICE_MAU_0_0_CONFIG_reserved4_MASK                    0x0000000c
#define BCHP_VICE_MAU_0_0_CONFIG_reserved4_SHIFT                   2

/* VICE_MAU_0_0 :: CONFIG :: CACHE [01:01] */
#define BCHP_VICE_MAU_0_0_CONFIG_CACHE_MASK                        0x00000002
#define BCHP_VICE_MAU_0_0_CONFIG_CACHE_SHIFT                       1
#define BCHP_VICE_MAU_0_0_CONFIG_CACHE_DEFAULT                     0x00000001
#define BCHP_VICE_MAU_0_0_CONFIG_CACHE_DISABLE                     0
#define BCHP_VICE_MAU_0_0_CONFIG_CACHE_ENABLE                      1

/* VICE_MAU_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [00:00] */
#define BCHP_VICE_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK            0x00000001
#define BCHP_VICE_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT           0
#define BCHP_VICE_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT         0x00000001
#define BCHP_VICE_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_256       0
#define BCHP_VICE_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_128       1

/***************************************************************************
 *DRAM_CONFIG - DRAM configuration
 ***************************************************************************/
/* VICE_MAU_0_0 :: DRAM_CONFIG :: reserved0 [31:13] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_reserved0_MASK               0xffffe000
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_reserved0_SHIFT              13

/* VICE_MAU_0_0 :: DRAM_CONFIG :: GW_SCB_PACK [12:12] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GW_SCB_PACK_MASK             0x00001000
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GW_SCB_PACK_SHIFT            12
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GW_SCB_PACK_DEFAULT          0x00000001

/* VICE_MAU_0_0 :: DRAM_CONFIG :: GROUPING [11:11] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GROUPING_MASK                0x00000800
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GROUPING_SHIFT               11
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GROUPING_DEFAULT             0x00000000
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GROUPING_DISABLE             0
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_GROUPING_ENABLE              1

/* VICE_MAU_0_0 :: DRAM_CONFIG :: reserved1 [10:09] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_reserved1_MASK               0x00000600
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_reserved1_SHIFT              9

/* VICE_MAU_0_0 :: DRAM_CONFIG :: THROTTLING_SELECT [08:08] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_THROTTLING_SELECT_MASK       0x00000100
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_THROTTLING_SELECT_SHIFT      8
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_THROTTLING_SELECT_DEFAULT    0x00000000

/* VICE_MAU_0_0 :: DRAM_CONFIG :: reserved2 [07:06] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_reserved2_MASK               0x000000c0
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_reserved2_SHIFT              6

/* VICE_MAU_0_0 :: DRAM_CONFIG :: WORD_SIZE [05:04] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_WORD_SIZE_MASK               0x00000030
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_WORD_SIZE_SHIFT              4
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_WORD_SIZE_DEFAULT            0x00000001
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_WORD_SIZE_GWord              0
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_WORD_SIZE_JWord              1
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_WORD_SIZE_MWord              2

/* VICE_MAU_0_0 :: DRAM_CONFIG :: NUMBER_OF_BANK [03:02] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_NUMBER_OF_BANK_MASK          0x0000000c
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_NUMBER_OF_BANK_SHIFT         2
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_NUMBER_OF_BANK_DEFAULT       0x00000001

/* VICE_MAU_0_0 :: DRAM_CONFIG :: PAGE_SIZE [01:00] */
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_PAGE_SIZE_MASK               0x00000003
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_PAGE_SIZE_SHIFT              0
#define BCHP_VICE_MAU_0_0_DRAM_CONFIG_PAGE_SIZE_DEFAULT            0x00000000

/***************************************************************************
 *DRAM_MAPPING - DRAM image mapping register
 ***************************************************************************/
/* VICE_MAU_0_0 :: DRAM_MAPPING :: reserved0 [31:26] */
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_reserved0_MASK              0xfc000000
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_reserved0_SHIFT             26

/* VICE_MAU_0_0 :: DRAM_MAPPING :: NMBY_LUMA [25:16] */
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_NMBY_LUMA_MASK              0x03ff0000
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_NMBY_LUMA_SHIFT             16
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_NMBY_LUMA_DEFAULT           0x00000000

/* VICE_MAU_0_0 :: DRAM_MAPPING :: reserved1 [15:10] */
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_reserved1_MASK              0x0000fc00
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_reserved1_SHIFT             10

/* VICE_MAU_0_0 :: DRAM_MAPPING :: NMBY_CHROMA [09:00] */
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_NMBY_CHROMA_MASK            0x000003ff
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_NMBY_CHROMA_SHIFT           0
#define BCHP_VICE_MAU_0_0_DRAM_MAPPING_NMBY_CHROMA_DEFAULT         0x00000000

/***************************************************************************
 *PICTURE_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE_MAU_0_0 :: PICTURE_SIZE :: reserved0 [31:26] */
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_reserved0_MASK              0xfc000000
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_reserved0_SHIFT             26

/* VICE_MAU_0_0 :: PICTURE_SIZE :: HSIZE_8X8 [25:16] */
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_HSIZE_8X8_MASK              0x03ff0000
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_HSIZE_8X8_SHIFT             16
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_HSIZE_8X8_DEFAULT           0x000000f0

/* VICE_MAU_0_0 :: PICTURE_SIZE :: reserved1 [15:09] */
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_reserved1_MASK              0x0000fe00
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_reserved1_SHIFT             9

/* VICE_MAU_0_0 :: PICTURE_SIZE :: VSIZE_8X8 [08:00] */
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_VSIZE_8X8_MASK              0x000001ff
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_VSIZE_8X8_SHIFT             0
#define BCHP_VICE_MAU_0_0_PICTURE_SIZE_VSIZE_8X8_DEFAULT           0x00000088

/***************************************************************************
 *PFRI_BUDGET - PFRI Budget control
 ***************************************************************************/
/* VICE_MAU_0_0 :: PFRI_BUDGET :: reserved0 [31:25] */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_reserved0_MASK               0xfe000000
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_reserved0_SHIFT              25

/* VICE_MAU_0_0 :: PFRI_BUDGET :: VIRTUAL_PCMD_DEPTH [24:16] */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_VIRTUAL_PCMD_DEPTH_MASK      0x01ff0000
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_VIRTUAL_PCMD_DEPTH_SHIFT     16
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_VIRTUAL_PCMD_DEPTH_DEFAULT   0x00000000

/* VICE_MAU_0_0 :: PFRI_BUDGET :: MAX [15:08] */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_MAX_MASK                     0x0000ff00
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_MAX_SHIFT                    8
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_MAX_DEFAULT                  0x0000002c

/* VICE_MAU_0_0 :: PFRI_BUDGET :: INCREMENT [07:00] */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_INCREMENT_MASK               0x000000ff
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_INCREMENT_SHIFT              0
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_INCREMENT_DEFAULT            0x00000016

/***************************************************************************
 *LUMA_ADDR_REF_0 - Luma DRAM base address for reference frame buffer 0
 ***************************************************************************/
/* VICE_MAU_0_0 :: LUMA_ADDR_REF_0 :: reserved0 [63:40] */
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0_reserved0_SHIFT          40

/* VICE_MAU_0_0 :: LUMA_ADDR_REF_0 :: ADDR [39:00] */
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0_ADDR_MASK                BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0_ADDR_SHIFT               0
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_0_ADDR_DEFAULT             0

/***************************************************************************
 *LUMA_ADDR_REF_1 - Luma DRAM base address for reference frame buffer 1
 ***************************************************************************/
/* VICE_MAU_0_0 :: LUMA_ADDR_REF_1 :: reserved0 [63:40] */
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1_reserved0_SHIFT          40

/* VICE_MAU_0_0 :: LUMA_ADDR_REF_1 :: ADDR [39:00] */
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1_ADDR_MASK                BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1_ADDR_SHIFT               0
#define BCHP_VICE_MAU_0_0_LUMA_ADDR_REF_1_ADDR_DEFAULT             0

/***************************************************************************
 *CHROMA_ADDR_REF_0 - Chroma DRAM base address for reference frame buffer 0
 ***************************************************************************/
/* VICE_MAU_0_0 :: CHROMA_ADDR_REF_0 :: reserved0 [63:40] */
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0_reserved0_SHIFT        40

/* VICE_MAU_0_0 :: CHROMA_ADDR_REF_0 :: ADDR [39:00] */
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0_ADDR_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0_ADDR_SHIFT             0
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_0_ADDR_DEFAULT           0

/***************************************************************************
 *CHROMA_ADDR_REF_1 - Chroma DRAM base address for reference frame buffer 1
 ***************************************************************************/
/* VICE_MAU_0_0 :: CHROMA_ADDR_REF_1 :: reserved0 [63:40] */
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1_reserved0_SHIFT        40

/* VICE_MAU_0_0 :: CHROMA_ADDR_REF_1 :: ADDR [39:00] */
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1_ADDR_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1_ADDR_SHIFT             0
#define BCHP_VICE_MAU_0_0_CHROMA_ADDR_REF_1_ADDR_DEFAULT           0

/***************************************************************************
 *DEBUG_SEL - MAU debug information select register
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_SEL :: MB_TIMER_PERIOD [31:16] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_MB_TIMER_PERIOD_MASK           0xffff0000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_MB_TIMER_PERIOD_SHIFT          16
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_MB_TIMER_PERIOD_DEFAULT        0x000005dc

/* VICE_MAU_0_0 :: DEBUG_SEL :: reserved0 [15:12] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_reserved0_MASK                 0x0000f000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_reserved0_SHIFT                12

/* VICE_MAU_0_0 :: DEBUG_SEL :: PATCH_SCAN_MODE [11:11] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_PATCH_SCAN_MODE_MASK           0x00000800
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_PATCH_SCAN_MODE_SHIFT          11
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_PATCH_SCAN_MODE_DEFAULT        0x00000000

/* VICE_MAU_0_0 :: DEBUG_SEL :: CACHE_FLUSH [10:10] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_FLUSH_MASK               0x00000400
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_FLUSH_SHIFT              10
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_FLUSH_DEFAULT            0x00000001
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_FLUSH_DISABLE            0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_FLUSH_ENABLE             1

/* VICE_MAU_0_0 :: DEBUG_SEL :: ARB_POLICY_CHANGE [09:09] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_ARB_POLICY_CHANGE_MASK         0x00000200
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_ARB_POLICY_CHANGE_SHIFT        9
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_ARB_POLICY_CHANGE_DEFAULT      0x00000000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE      0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_ARB_POLICY_CHANGE_ENABLE       1

/* VICE_MAU_0_0 :: DEBUG_SEL :: CACHE_MONITOR_EN [08:08] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_MONITOR_EN_MASK          0x00000100
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_MONITOR_EN_SHIFT         8
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_MONITOR_EN_DEFAULT       0x00000000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_MONITOR_EN_DISABLE       0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_CACHE_MONITOR_EN_ENABLE        1

/* VICE_MAU_0_0 :: DEBUG_SEL :: MUX_SEL [07:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_MUX_SEL_MASK                   0x000000ff
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_MUX_SEL_SHIFT                  0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL_MUX_SEL_DEFAULT                0x00000000

/***************************************************************************
 *DEBUG_SEL1 - MAU debug information select register
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_SEL1 :: reserved0 [31:17] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_reserved0_MASK                0xfffe0000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_reserved0_SHIFT               17

/* VICE_MAU_0_0 :: DEBUG_SEL1 :: OVER_BUDGET_CTRL [16:16] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_OVER_BUDGET_CTRL_MASK         0x00010000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_OVER_BUDGET_CTRL_SHIFT        16
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_OVER_BUDGET_CTRL_DEFAULT      0x00000000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE      0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_OVER_BUDGET_CTRL_ENABLE       1

/* VICE_MAU_0_0 :: DEBUG_SEL1 :: PFRI_OUTPUT_MAX_STALL [15:10] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_MASK    0x0000fc00
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_SHIFT   10
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_DEFAULT 0x00000000

/* VICE_MAU_0_0 :: DEBUG_SEL1 :: reserved1 [09:09] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_reserved1_MASK                0x00000200
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_reserved1_SHIFT               9

/* VICE_MAU_0_0 :: DEBUG_SEL1 :: PFRI_OUTPUT_CONTROL [08:08] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_MASK      0x00000100
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_SHIFT     8
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DEFAULT   0x00000000
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE   0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_ENABLE    1

/* VICE_MAU_0_0 :: DEBUG_SEL1 :: MUX_SEL_FOR_CMD_GROUP_CNT [07:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_MASK 0x000000ff
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_SHIFT 0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_SEL2 - MAU debig information select register
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_SEL2 :: DEBUG_MONITOR_SEL [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_SEL2_DEBUG_MONITOR_SEL_MASK        0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_SEL2_DEBUG_MONITOR_SEL_SHIFT       0
#define BCHP_VICE_MAU_0_0_DEBUG_SEL2_DEBUG_MONITOR_SEL_DEFAULT     0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE_MAU_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE_MAU_0_0_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE_MAU_0_0_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE_MAU_0_0_SCRATCH_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *REG_STATUS - MAU shadow register status
 ***************************************************************************/
/* VICE_MAU_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE_MAU_0_0_REG_STATUS_reserved0_MASK                0xfffffffe
#define BCHP_VICE_MAU_0_0_REG_STATUS_reserved0_SHIFT               1

/* VICE_MAU_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE_MAU_0_0_REG_STATUS_SHADOW_REGS_MASK              0x00000001
#define BCHP_VICE_MAU_0_0_REG_STATUS_SHADOW_REGS_SHIFT             0
#define BCHP_VICE_MAU_0_0_REG_STATUS_SHADOW_REGS_DEFAULT           0x00000001
#define BCHP_VICE_MAU_0_0_REG_STATUS_SHADOW_REGS_WAIT              0
#define BCHP_VICE_MAU_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE         1

/***************************************************************************
 *STATUS - MAU core status
 ***************************************************************************/
/* VICE_MAU_0_0 :: STATUS :: reserved0 [31:01] */
#define BCHP_VICE_MAU_0_0_STATUS_reserved0_MASK                    0xfffffffe
#define BCHP_VICE_MAU_0_0_STATUS_reserved0_SHIFT                   1

/* VICE_MAU_0_0 :: STATUS :: MAU_STATUS [00:00] */
#define BCHP_VICE_MAU_0_0_STATUS_MAU_STATUS_MASK                   0x00000001
#define BCHP_VICE_MAU_0_0_STATUS_MAU_STATUS_SHIFT                  0
#define BCHP_VICE_MAU_0_0_STATUS_MAU_STATUS_DEFAULT                0x00000000
#define BCHP_VICE_MAU_0_0_STATUS_MAU_STATUS_IDLE                   0
#define BCHP_VICE_MAU_0_0_STATUS_MAU_STATUS_BUSY                   1

/***************************************************************************
 *PFRI_BUDGET_STATUS - budget status
 ***************************************************************************/
/* VICE_MAU_0_0 :: PFRI_BUDGET_STATUS :: COUNTER_VALUE [31:00] */
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_STATUS_COUNTER_VALUE_MASK    0xffffffff
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_STATUS_COUNTER_VALUE_SHIFT   0
#define BCHP_VICE_MAU_0_0_PFRI_BUDGET_STATUS_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS_ENABLE - MAU error status enable register
 ***************************************************************************/
/* VICE_MAU_0_0 :: ERR_STATUS_ENABLE :: ERR_STATUS_ENABLE [31:00] */
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_SHIFT 0
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_DEFAULT 0xffffffff

/***************************************************************************
 *ERR_STATUS_CLR - MAU error status enable register
 ***************************************************************************/
/* VICE_MAU_0_0 :: ERR_STATUS_CLR :: ERR_STATUS_CLR [31:00] */
#define BCHP_VICE_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_MASK       0xffffffff
#define BCHP_VICE_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_SHIFT      0
#define BCHP_VICE_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_DEFAULT    0x00000000

/***************************************************************************
 *ERR_STATUS - MAU error status register
 ***************************************************************************/
/* VICE_MAU_0_0 :: ERR_STATUS :: ERR_STATUS [31:00] */
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ERR_STATUS_MASK               0xffffffff
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ERR_STATUS_SHIFT              0
#define BCHP_VICE_MAU_0_0_ERR_STATUS_ERR_STATUS_DEFAULT            0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_PROC_FME_REQ - Status Register : Prediction Cache process count for previous picture (FME Required Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_PROC_FME_REQ :: CACHE_PROC [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_REQ_CACHE_PROC_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_REQ_CACHE_PROC_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_REQ_CACHE_PROC_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_PROC_FME_OPT - Status Register : Prediction Cache process count for previous picture (FME Optional Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_PROC_FME_OPT :: CACHE_PROC [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_OPT_CACHE_PROC_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_OPT_CACHE_PROC_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_FME_OPT_CACHE_PROC_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_PROC_MC_LUMA - Status Register : Prediction Cache process count for previous picture (MC Luma Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_PROC_MC_LUMA :: CACHE_PROC [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_LUMA_CACHE_PROC_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_LUMA_CACHE_PROC_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_LUMA_CACHE_PROC_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA - Status Register : Prediction Cache process count for previous picture (MC Chroma Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA :: CACHE_PROC [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA_CACHE_PROC_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA_CACHE_PROC_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_PROC_MC_CHROMA_CACHE_PROC_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_FME_REQ - Status Register : Prediction Cache hit count for previous picture (FME Required Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_FME_REQ :: CACHE_HIT [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_CACHE_HIT_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_FME_OPT - Status Register : Prediction Cache hit count for previous picture (FME Optional Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_FME_OPT :: CACHE_HIT [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_CACHE_HIT_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_MC_LUMA - Status Register : Prediction Cache hit count for previous picture (MC Luma Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_MC_LUMA :: CACHE_HIT [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_CACHE_HIT_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA - Status Register : Prediction Cache hit count for previous picture (MC Chroma Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA :: CACHE_HIT [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_CACHE_HIT_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_MISS_FME_OPT - Status Register : Prediction Cache miss count for previous picture (FME Optional Patch)
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_CACHE_MISS_FME_OPT :: CACHE_MISS [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_MISS_FME_OPT_CACHE_MISS_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_MISS_FME_OPT_CACHE_MISS_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_CACHE_MISS_FME_OPT_CACHE_MISS_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT - Status Register : PFRI command group with different group length count for current picture
 ***************************************************************************/
/* VICE_MAU_0_0 :: PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT :: GROUP_CNT [31:00] */
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_GROUP_CNT_MASK 0xffffffff
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_GROUP_CNT_SHIFT 0
#define BCHP_VICE_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_GROUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_INFO_0 - MAU debug information data register 0
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_INFO_0 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_0_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_0_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_INFO_1 - MAU debug information data register 1
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_INFO_1 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_1_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_1_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_INFO_2 - MAU debug information data register 2
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_INFO_2 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_2_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_2_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_INFO_3 - MAU debug information data register 3
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_INFO_3 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_3_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_INFO_3_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_COMMAND_FIFO_PTR - MAU debug PCACHE COMMAND FIFO internal pointer
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO_PTR :: reserved0 [31:25] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_reserved0_MASK    0xfe000000
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_reserved0_SHIFT   25

/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO_PTR :: RD_PTR [24:16] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_RD_PTR_MASK       0x01ff0000
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_RD_PTR_SHIFT      16

/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO_PTR :: reserved1 [15:09] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_reserved1_MASK    0x0000fe00
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_reserved1_SHIFT   9

/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO_PTR :: WR_PTR [08:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_WR_PTR_MASK       0x000001ff
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_PTR_WR_PTR_SHIFT      0

/***************************************************************************
 *DEBUG_COMMAND_FIFO - MAU debug PCACHE COMMAND FIFO read address
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO :: reserved0 [31:09] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_reserved0_MASK        0xfffffe00
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_reserved0_SHIFT       9

/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO :: RD_ADDR [08:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_ADDR_MASK          0x000001ff
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_ADDR_SHIFT         0

/***************************************************************************
 *DEBUG_COMMAND_FIFO_RD_LO - MAU debug PCACHE COMMAND FIFO read lower data
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO_RD_LO :: DATA [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_LO_DATA_MASK       0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_LO_DATA_SHIFT      0

/***************************************************************************
 *DEBUG_COMMAND_FIFO_RD_HI - MAU debug PCACHE COMMAND FIFO read higher data
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_COMMAND_FIFO_RD_HI :: DATA [31:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_HI_DATA_MASK       0xffffffff
#define BCHP_VICE_MAU_0_0_DEBUG_COMMAND_FIFO_RD_HI_DATA_SHIFT      0

/***************************************************************************
 *DEBUG_FME_CMD_INTERFACE - MAU debug FME CMD interface
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: ACCEPT [31:31] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_ACCEPT_MASK      0x80000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_ACCEPT_SHIFT     31

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: READY [30:30] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_READY_MASK       0x40000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_READY_SHIFT      30

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: REQ [29:29] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_REQ_MASK         0x20000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_REQ_SHIFT        29

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: DUMMY [28:28] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_DUMMY_MASK       0x10000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_DUMMY_SHIFT      28

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: LAST [27:27] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_LAST_MASK        0x08000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_LAST_SHIFT       27

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: LUMA [26:26] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_LUMA_MASK        0x04000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_LUMA_SHIFT       26

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: reserved0 [25:20] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_reserved0_MASK   0x03f00000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_reserved0_SHIFT  20

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: MBY [19:10] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_MBY_MASK         0x000ffc00
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_MBY_SHIFT        10

/* VICE_MAU_0_0 :: DEBUG_FME_CMD_INTERFACE :: MBX [09:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_MBX_MASK         0x000003ff
#define BCHP_VICE_MAU_0_0_DEBUG_FME_CMD_INTERFACE_MBX_SHIFT        0

/***************************************************************************
 *DEBUG_MC_CMD_INTERFACE - MAU debug MC CMD interface
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: ACCEPT [31:31] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_ACCEPT_MASK       0x80000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_ACCEPT_SHIFT      31

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: READY [30:30] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_READY_MASK        0x40000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_READY_SHIFT       30

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: REQ [29:29] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_REQ_MASK          0x20000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_REQ_SHIFT         29

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: DUMMY [28:28] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_DUMMY_MASK        0x10000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_DUMMY_SHIFT       28

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: LAST [27:27] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_LAST_MASK         0x08000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_LAST_SHIFT        27

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: LUMA [26:26] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_LUMA_MASK         0x04000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_LUMA_SHIFT        26

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: reserved0 [25:20] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_reserved0_MASK    0x03f00000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_reserved0_SHIFT   20

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: MBY [19:10] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_MBY_MASK          0x000ffc00
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_MBY_SHIFT         10

/* VICE_MAU_0_0 :: DEBUG_MC_CMD_INTERFACE :: MBX [09:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_MBX_MASK          0x000003ff
#define BCHP_VICE_MAU_0_0_DEBUG_MC_CMD_INTERFACE_MBX_SHIFT         0

/***************************************************************************
 *DEBUG_FME_PATCH_INTERFACE - MAU debug FME PATCH interface
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_FME_PATCH_INTERFACE :: ACCEPT [31:31] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_ACCEPT_MASK    0x80000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_ACCEPT_SHIFT   31

/* VICE_MAU_0_0 :: DEBUG_FME_PATCH_INTERFACE :: READY [30:30] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_READY_MASK     0x40000000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_READY_SHIFT    30

/* VICE_MAU_0_0 :: DEBUG_FME_PATCH_INTERFACE :: reserved0 [29:18] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_reserved0_MASK 0x3ffc0000
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_reserved0_SHIFT 18

/* VICE_MAU_0_0 :: DEBUG_FME_PATCH_INTERFACE :: MBCNT [17:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_MBCNT_MASK     0x0003ffff
#define BCHP_VICE_MAU_0_0_DEBUG_FME_PATCH_INTERFACE_MBCNT_SHIFT    0

/***************************************************************************
 *DEBUG_MC_PATCH_INTERFACE - MAU debug MC PATCH interface
 ***************************************************************************/
/* VICE_MAU_0_0 :: DEBUG_MC_PATCH_INTERFACE :: ACCEPT [31:31] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_ACCEPT_MASK     0x80000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_ACCEPT_SHIFT    31

/* VICE_MAU_0_0 :: DEBUG_MC_PATCH_INTERFACE :: READY [30:30] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_READY_MASK      0x40000000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_READY_SHIFT     30

/* VICE_MAU_0_0 :: DEBUG_MC_PATCH_INTERFACE :: reserved0 [29:18] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_reserved0_MASK  0x3ffc0000
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_reserved0_SHIFT 18

/* VICE_MAU_0_0 :: DEBUG_MC_PATCH_INTERFACE :: MBCNT [17:00] */
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_MBCNT_MASK      0x0003ffff
#define BCHP_VICE_MAU_0_0_DEBUG_MC_PATCH_INTERFACE_MBCNT_SHIFT     0

#endif /* #ifndef BCHP_VICE_MAU_0_0_H__ */

/* End of File */
