 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fpu
Version: D-2010.03-SP4
Date   : Tue Jul 11 14:53:02 2017
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: fpu_op[0] (input port clocked by clk)
  Endpoint: fpu_op_r1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  fpu_op[0] (in)                           0.00       0.00 r
  fpu_op_r1_reg[0]/D (DFF_X2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  fpu_op_r1_reg[0]/CK (DFF_X2)             0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: fpu_op[1] (input port clocked by clk)
  Endpoint: fpu_op_r1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  fpu_op[1] (in)                           0.00       0.00 r
  fpu_op_r1_reg[1]/D (DFF_X2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  fpu_op_r1_reg[1]/CK (DFF_X2)             0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: fpu_op[2] (input port clocked by clk)
  Endpoint: fpu_op_r1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  fpu_op[2] (in)                           0.00       0.00 r
  fpu_op_r1_reg[2]/D (DFF_X2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  fpu_op_r1_reg[2]/CK (DFF_X2)             0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[0] (input port clocked by clk)
  Endpoint: opa_r_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[0] (in)                              0.00       0.00 r
  opa_r_reg[0]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[0]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[1] (input port clocked by clk)
  Endpoint: opa_r_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[1] (in)                              0.00       0.00 r
  opa_r_reg[1]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[1]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[2] (input port clocked by clk)
  Endpoint: opa_r_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[2] (in)                              0.00       0.00 r
  opa_r_reg[2]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[2]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[3] (input port clocked by clk)
  Endpoint: opa_r_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[3] (in)                              0.00       0.00 r
  opa_r_reg[3]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[3]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[4] (input port clocked by clk)
  Endpoint: opa_r_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[4] (in)                              0.00       0.00 r
  opa_r_reg[4]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[4]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[5] (input port clocked by clk)
  Endpoint: opa_r_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[5] (in)                              0.00       0.00 r
  opa_r_reg[5]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[5]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: opa[6] (input port clocked by clk)
  Endpoint: opa_r_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  opa[6] (in)                              0.00       0.00 r
  opa_r_reg[6]/D (DFF_X2)                  0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  opa_r_reg[6]/CK (DFF_X2)                 0.00      13.89 r
  library setup time                      -0.04      13.85
  data required time                                 13.85
  -----------------------------------------------------------
  data required time                                 13.85
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                        13.85


  Startpoint: div_by_zero_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_by_zero
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  div_by_zero_reg/CK (DFF_X2)              0.00       0.00 r
  div_by_zero_reg/Q (DFF_X2)               0.16       0.16 f
  div_by_zero (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: ine_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ine (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ine_reg/CK (DFF_X2)                      0.00       0.00 r
  ine_reg/Q (DFF_X2)                       0.16       0.16 f
  ine (out)                                0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: inf_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inf (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  inf_reg/CK (DFF_X2)                      0.00       0.00 r
  inf_reg/Q (DFF_X2)                       0.16       0.16 f
  inf (out)                                0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[0]/Q (DFF_X2)                    0.16       0.16 f
  out[0] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[1]/Q (DFF_X2)                    0.16       0.16 f
  out[1] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[2]/Q (DFF_X2)                    0.16       0.16 f
  out[2] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[3]/Q (DFF_X2)                    0.16       0.16 f
  out[3] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[4]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[4]/Q (DFF_X2)                    0.16       0.16 f
  out[4] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[5]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[5]/Q (DFF_X2)                    0.16       0.16 f
  out[5] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: out_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[6]/CK (DFF_X2)                   0.00       0.00 r
  out_reg[6]/Q (DFF_X2)                    0.16       0.16 f
  out[6] (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  output external delay                    0.00      13.89
  data required time                                 13.89
  -----------------------------------------------------------
  data required time                                 13.89
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                        13.73


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1057/ZN (AOI221_X2)                     0.14       8.76 r
  U1022/ZN (NAND4_X2)                      0.04       8.80 f
  U1021/ZN (NOR4_X2)                       0.09       8.90 r
  U1020/ZN (NAND4_X2)                      0.06       8.96 f
  U1978/ZN (NOR2_X2)                       0.06       9.02 r
  U1009/ZN (INV_X4)                        0.01       9.03 f
  U1008/ZN (OAI22_X2)                      0.06       9.09 r
  U1007/ZN (NAND2_X2)                      0.02       9.12 f
  U2067/ZN (OAI21_X2)                      0.04       9.15 r
  U1001/ZN (OAI22_X2)                      0.03       9.18 f
  U999/ZN (AOI22_X2)                       0.06       9.25 r
  U2232/ZN (OAI21_X2)                      0.03       9.28 f
  out_reg[31]/D (DFF_X2)                   0.00       9.28 f
  data arrival time                                   9.28

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  out_reg[31]/CK (DFF_X2)                  0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -9.28
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: underflow_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1057/ZN (AOI221_X2)                     0.14       8.76 r
  U1022/ZN (NAND4_X2)                      0.04       8.80 f
  U1021/ZN (NOR4_X2)                       0.09       8.90 r
  U1020/ZN (NAND4_X2)                      0.06       8.96 f
  U2164/ZN (NOR3_X2)                       0.06       9.02 r
  U896/ZN (OR2_X2)                         0.05       9.07 r
  U895/ZN (AOI221_X2)                      0.03       9.09 f
  U893/ZN (OAI33_X1)                       0.10       9.19 r
  underflow_reg/D (DFF_X2)                 0.00       9.19 r
  data arrival time                                   9.19

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  underflow_reg/CK (DFF_X2)                0.00      13.89 r
  library setup time                      -0.06      13.82
  data required time                                 13.82
  -----------------------------------------------------------
  data required time                                 13.82
  data arrival time                                  -9.19
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ine_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1057/ZN (AOI221_X2)                     0.14       8.76 r
  U1022/ZN (NAND4_X2)                      0.04       8.80 f
  U1021/ZN (NOR4_X2)                       0.09       8.90 r
  U1020/ZN (NAND4_X2)                      0.06       8.96 f
  U2160/ZN (NAND3_X2)                      0.04       9.00 r
  U2236/ZN (NAND3_X2)                      0.02       9.02 f
  U2235/ZN (OAI21_X2)                      0.04       9.06 r
  U943/ZN (AOI22_X2)                       0.02       9.08 f
  U942/ZN (OAI22_X2)                       0.07       9.15 r
  ine_reg/D (DFF_X2)                       0.00       9.15 r
  data arrival time                                   9.15

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  ine_reg/CK (DFF_X2)                      0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -9.15
  -----------------------------------------------------------
  slack (MET)                                         4.69


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zero_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1057/ZN (AOI221_X2)                     0.14       8.76 r
  U1022/ZN (NAND4_X2)                      0.04       8.80 f
  U1021/ZN (NOR4_X2)                       0.09       8.90 r
  U1020/ZN (NAND4_X2)                      0.06       8.96 f
  U2156/ZN (NOR2_X2)                       0.07       9.02 r
  U2234/ZN (NOR3_X2)                       0.03       9.05 f
  U2233/ZN (OAI21_X2)                      0.04       9.09 r
  zero_reg/D (DFF_X2)                      0.00       9.09 r
  data arrival time                                   9.09

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  zero_reg/CK (DFF_X2)                     0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -9.09
  -----------------------------------------------------------
  slack (MET)                                         4.75


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inf_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1048/ZN (AOI221_X2)                     0.13       8.75 r
  U921/ZN (INV_X4)                         0.02       8.77 f
  U878/ZN (NOR4_X2)                        0.09       8.86 r
  U877/ZN (NAND4_X2)                       0.03       8.90 f
  U876/ZN (OAI211_X2)                      0.05       8.94 r
  U2239/ZN (AOI21_X2)                      0.03       8.97 f
  U2238/ZN (NOR2_X2)                       0.03       9.00 r
  inf_reg/D (DFF_X2)                       0.00       9.00 r
  data arrival time                                   9.00

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  inf_reg/CK (DFF_X2)                      0.00      13.89 r
  library setup time                      -0.04      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -9.00
  -----------------------------------------------------------
  slack (MET)                                         4.84


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1041/ZN (AOI221_X2)                     0.14       8.76 r
  U1040/ZN (OAI22_X2)                      0.04       8.80 f
  out_reg[22]/D (DFF_X2)                   0.00       8.80 f
  data arrival time                                   8.80

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  out_reg[22]/CK (DFF_X2)                  0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -8.80
  -----------------------------------------------------------
  slack (MET)                                         5.03


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2088/ZN (NAND2_X2)                      0.07       8.62 f
  U1044/ZN (AOI221_X2)                     0.14       8.76 r
  U2261/ZN (NOR2_X2)                       0.02       8.78 f
  out_reg[21]/D (DFF_X2)                   0.00       8.78 f
  data arrival time                                   8.78

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  out_reg[21]/CK (DFF_X2)                  0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -8.78
  -----------------------------------------------------------
  slack (MET)                                         5.06


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1085/ZN (AOI221_X2)                     0.14       8.76 r
  U2244/ZN (NOR2_X2)                       0.02       8.78 f
  out_reg[4]/D (DFF_X2)                    0.00       8.78 f
  data arrival time                                   8.78

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  out_reg[4]/CK (DFF_X2)                   0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -8.78
  -----------------------------------------------------------
  slack (MET)                                         5.06


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2089/ZN (NAND2_X2)                      0.07       8.62 f
  U1057/ZN (AOI221_X2)                     0.14       8.76 r
  U2256/ZN (NOR2_X2)                       0.02       8.78 f
  out_reg[16]/D (DFF_X2)                   0.00       8.78 f
  data arrival time                                   8.78

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  out_reg[16]/CK (DFF_X2)                  0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -8.78
  -----------------------------------------------------------
  slack (MET)                                         5.06


  Startpoint: u0/opb_dn_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/opb_dn_reg/CK (DFF_X2)                0.00       0.00 r
  u0/opb_dn_reg/Q (DFF_X2)                 0.21       0.21 f
  U1683/ZN (NAND2_X2)                      0.06       0.27 r
  U3016/ZN (INV_X4)                        0.09       0.36 f
  U2336/ZN (INV_X4)                        0.03       0.39 r
  U2337/ZN (INV_X4)                        0.04       0.43 f
  U2143/ZN (AOI222_X1)                     0.10       0.53 r
  U1596/ZN (NAND2_X2)                      0.12       0.66 f
  U2324/ZN (INV_X4)                        0.11       0.77 r
  U2122/ZN (NAND3_X2)                      0.05       0.82 f
  U1574/ZN (NOR4_X2)                       0.11       0.93 r
  U2039/ZN (NAND3_X2)                      0.06       0.99 f
  U2984/ZN (INV_X4)                        0.04       1.04 r
  U1539/ZN (NAND4_X2)                      0.04       1.07 f
  U1963/ZN (NOR2_X2)                       0.05       1.13 r
  U2978/ZN (INV_X4)                        0.02       1.14 f
  U1944/ZN (NOR3_X2)                       0.09       1.23 r
  U2977/ZN (INV_X4)                        0.02       1.25 f
  U2046/ZN (NOR3_X2)                       0.09       1.35 r
  U2976/ZN (INV_X4)                        0.02       1.37 f
  U1521/ZN (OR4_X2)                        0.11       1.48 f
  U2044/ZN (NOR3_X2)                       0.11       1.59 r
  U2040/ZN (NAND3_X2)                      0.04       1.63 f
  U2028/ZN (NOR2_X2)                       0.06       1.69 r
  U2036/ZN (NAND3_X2)                      0.05       1.75 f
  U156/ZN (OAI221_X2)                      0.10       1.85 r
  U155/ZN (AOI221_X2)                      0.04       1.89 f
  U154/ZN (AND4_X2)                        0.10       1.99 f
  U2386/ZN (NAND4_X2)                      0.09       2.09 r
  u4/add_321/U1_1/S (FA_X1)                0.11       2.20 r
  u4/sub_328/B[1] (fpu_DW01_sub_5)         0.00       2.20 r
  u4/sub_328/U10/ZN (INV_X4)               0.02       2.21 f
  u4/sub_328/U2_1/CO (FA_X1)               0.12       2.33 f
  u4/sub_328/U2_2/CO (FA_X1)               0.11       2.44 f
  u4/sub_328/U2_3/CO (FA_X1)               0.11       2.55 f
  u4/sub_328/U2_4/CO (FA_X1)               0.11       2.66 f
  u4/sub_328/U2_5/CO (FA_X1)               0.11       2.77 f
  u4/sub_328/U2_6/CO (FA_X1)               0.11       2.88 f
  u4/sub_328/U1/ZN (XNOR2_X2)              0.07       2.95 f
  u4/sub_328/DIFF[7] (fpu_DW01_sub_5)      0.00       2.95 f
  U2631/ZN (NAND4_X1)                      0.07       3.03 r
  U2633/ZN (NOR2_X1)                       0.03       3.06 f
  U2118/ZN (NOR3_X2)                       0.11       3.17 r
  U2134/ZN (AOI222_X1)                     0.07       3.24 f
  U2133/ZN (OAI21_X2)                      0.07       3.31 r
  U1302/ZN (AOI22_X2)                      0.03       3.33 f
  U1296/ZN (OAI211_X2)                     0.11       3.44 r
  u4/C2795/ZN (OR2_X2)                     0.06       3.50 r
  u4/C2794/ZN (OR2_X2)                     0.03       3.54 r
  u4/C2793/ZN (OR2_X2)                     0.07       3.61 r
  U1432/ZN (INV_X4)                        0.02       3.63 f
  U1961/ZN (NOR2_X2)                       0.05       3.68 r
  U114/ZN (INV_X4)                         0.01       3.69 f
  U110/ZN (OAI221_X2)                      0.14       3.83 r
  U104/ZN (AOI221_X2)                      0.04       3.87 f
  U103/ZN (NAND2_X2)                       0.30       4.17 r
  u4/sll_287/SH[1] (fpu_DW01_ash_0)        0.00       4.17 r
  u4/sll_287/U27/ZN (INV_X4)               0.01       4.18 f
  u4/sll_287/U17/ZN (INV_X4)               0.16       4.34 r
  u4/sll_287/M1_1_13/Z (MUX2_X2)           0.14       4.48 f
  u4/sll_287/M1_2_17/Z (MUX2_X2)           0.12       4.61 f
  u4/sll_287/M1_3_25/Z (MUX2_X2)           0.12       4.73 f
  u4/sll_287/M1_4_25/Z (MUX2_X2)           0.09       4.83 f
  u4/sll_287/U47/ZN (AND2_X1)              0.05       4.88 f
  u4/sll_287/B[25] (fpu_DW01_ash_0)        0.00       4.88 f
  U1378/ZN (AOI22_X2)                      0.10       4.98 r
  U1106/ZN (INV_X4)                        0.02       5.00 f
  u4/add_230/A[0] (fpu_DW01_inc_2)         0.00       5.00 f
  u4/add_230/U1_1_1/CO (HA_X1)             0.06       5.07 f
  u4/add_230/U1_1_2/CO (HA_X1)             0.06       5.13 f
  u4/add_230/U1_1_3/CO (HA_X1)             0.06       5.19 f
  u4/add_230/U1_1_4/CO (HA_X1)             0.06       5.25 f
  u4/add_230/U1_1_5/CO (HA_X1)             0.06       5.31 f
  u4/add_230/U1_1_6/CO (HA_X1)             0.06       5.37 f
  u4/add_230/U1_1_7/CO (HA_X1)             0.06       5.42 f
  u4/add_230/U1_1_8/CO (HA_X1)             0.06       5.48 f
  u4/add_230/U1_1_9/CO (HA_X1)             0.06       5.54 f
  u4/add_230/U1_1_10/CO (HA_X1)            0.06       5.60 f
  u4/add_230/U1_1_11/CO (HA_X1)            0.06       5.66 f
  u4/add_230/U1_1_12/CO (HA_X1)            0.06       5.72 f
  u4/add_230/U1_1_13/CO (HA_X1)            0.06       5.78 f
  u4/add_230/U1_1_14/CO (HA_X1)            0.06       5.84 f
  u4/add_230/U1_1_15/CO (HA_X1)            0.06       5.90 f
  u4/add_230/U1_1_16/CO (HA_X1)            0.06       5.96 f
  u4/add_230/U1_1_17/CO (HA_X1)            0.06       6.02 f
  u4/add_230/U1_1_18/CO (HA_X1)            0.06       6.08 f
  u4/add_230/U1_1_19/CO (HA_X1)            0.06       6.14 f
  u4/add_230/U1_1_20/CO (HA_X1)            0.06       6.20 f
  u4/add_230/U1_1_21/CO (HA_X1)            0.06       6.26 f
  u4/add_230/U1_1_22/CO (HA_X1)            0.08       6.34 f
  u4/add_230/SUM[23] (fpu_DW01_inc_2)      0.00       6.34 f
  U1319/ZN (NAND2_X2)                      0.06       6.41 r
  U2135/ZN (NOR2_X2)                       0.03       6.43 f
  U2229/ZN (NOR2_X2)                       0.04       6.48 r
  U2228/ZN (AOI21_X2)                      0.02       6.50 f
  U1313/ZN (OAI211_X2)                     0.09       6.59 r
  U2227/ZN (NOR2_X2)                       0.05       6.64 f
  U2308/ZN (AOI222_X1)                     0.15       6.79 r
  U1240/ZN (NAND2_X2)                      0.06       6.85 f
  U2353/ZN (OR2_X4)                        0.09       6.93 f
  U2558/ZN (NOR2_X1)                       0.07       7.00 r
  U2561/ZN (NAND2_X1)                      0.05       7.05 f
  U2563/ZN (NOR2_X1)                       0.08       7.13 r
  U2566/ZN (NAND2_X1)                      0.05       7.18 f
  U2569/ZN (NOR2_X1)                       0.07       7.25 r
  U2570/Z (XOR2_X1)                        0.03       7.28 f
  U2099/ZN (AOI222_X1)                     0.15       7.43 r
  U1185/ZN (NAND2_X2)                      0.04       7.48 f
  U1180/ZN (NAND4_X2)                      0.06       7.54 r
  U1153/ZN (OAI211_X2)                     0.03       7.56 f
  U1149/ZN (NAND2_X2)                      0.03       7.59 r
  U1146/ZN (AOI22_X2)                      0.02       7.61 f
  U1145/ZN (OAI33_X1)                      0.24       7.86 r
  U2021/ZN (AOI211_X2)                     0.07       7.92 f
  U2103/ZN (AOI21_X2)                      0.15       8.07 r
  U1124/ZN (INV_X4)                        0.01       8.08 f
  U1123/ZN (NAND2_X2)                      0.08       8.16 r
  U2176/ZN (OAI21_X2)                      0.06       8.22 f
  U1112/ZN (NOR4_X2)                       0.09       8.31 r
  U1111/ZN (NAND2_X2)                      0.04       8.35 f
  U2091/ZN (NOR3_X2)                       0.08       8.43 r
  U2004/ZN (NOR3_X2)                       0.05       8.48 f
  U2005/ZN (OAI21_X2)                      0.08       8.55 r
  U2088/ZN (NAND2_X2)                      0.07       8.62 f
  U1087/ZN (AOI221_X2)                     0.14       8.76 r
  U2243/ZN (NOR2_X2)                       0.02       8.78 f
  out_reg[3]/D (DFF_X2)                    0.00       8.78 f
  data arrival time                                   8.78

  clock clk (rise edge)                   13.89      13.89
  clock network delay (ideal)              0.00      13.89
  out_reg[3]/CK (DFF_X2)                   0.00      13.89 r
  library setup time                      -0.05      13.84
  data required time                                 13.84
  -----------------------------------------------------------
  data required time                                 13.84
  data arrival time                                  -8.78
  -----------------------------------------------------------
  slack (MET)                                         5.06


1
