// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1944\sampleModel1944_2_sub\Mysubsystem_32.v
// Created: 2024-08-15 19:55:30
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_32
// Source Path: sampleModel1944_2_sub/Subsystem/Mysubsystem_32
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_32
          (clk,
           reset,
           enb,
           In1,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  signed [7:0] Out1;  // int8
  output  [7:0] Out2;  // uint8


  reg [7:0] cfblk170_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk170_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk170_out1;  // uint8
  wire cfblk2_out1;
  wire signed [7:0] cfblk9_out1;  // int8
  wire [31:0] dtc_out;  // ufix32
  wire [7:0] cfblk106_out1;  // uint8


  always @(posedge clk or posedge reset)
    begin : cfblk170_process
      if (reset == 1'b1) begin
        cfblk170_reg[0] <= 8'b00000000;
        cfblk170_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk170_reg[0] <= cfblk170_reg_next[0];
          cfblk170_reg[1] <= cfblk170_reg_next[1];
        end
      end
    end

  assign cfblk170_out1 = cfblk170_reg[1];
  assign cfblk170_reg_next[0] = In1;
  assign cfblk170_reg_next[1] = cfblk170_reg[0];



  cfblk2 u_cfblk2 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk170_out1),  // uint8
                   .Y(cfblk2_out1)
                   );

  assign cfblk9_out1 = (cfblk2_out1 > 1'b0 ? 8'sb00000001 :
              8'sb00000000);



  assign Out1 = cfblk9_out1;

  assign dtc_out = {31'b0, cfblk2_out1};



  assign cfblk106_out1 = dtc_out[7:0];



  assign Out2 = cfblk106_out1;

endmodule  // Mysubsystem_32

