{
  "design": {
    "design_info": {
      "boundary_crc": "0xD303DAEA0E40A34E",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "mig_7series_0": "",
      "axi_tft_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_81M": "",
      "axi_iic_0": "",
      "axi_vdma_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0": "",
      "ov5640_powerup_0": "",
      "ov5640_capture_new_0": "",
      "util_vector_logic_0": "",
      "CNN_pu_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_5": "",
      "xlslice_6": "",
      "xlslice_7": "",
      "xlslice_8": "",
      "xlslice_9": "",
      "choose_output_0": "",
      "seven_seg_0": "",
      "vga_out_0": "",
      "downsample_0": "",
      "grayscale_bram_freeze_0": ""
    },
    "interface_ports": {
      "DDR2_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "IIC_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "OV5640_XCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_1_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "OV5640_PCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "frame_in"
          },
          "CLK_DOMAIN": {
            "value": "design_1_OV5640_PCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "vga_red": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_green": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_blue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "OV5640_VSYNC": {
        "direction": "I"
      },
      "OV5640_HREF": {
        "direction": "I"
      },
      "OV5640_D": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "vga_hsync": {
        "direction": "O"
      },
      "vga_vsync": {
        "direction": "O"
      },
      "OV5640_RESET": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "OV5640_PWDN": {
        "direction": "O"
      },
      "CA_0": {
        "direction": "O"
      },
      "CB_0": {
        "direction": "O"
      },
      "CC_0": {
        "direction": "O"
      },
      "CD_0": {
        "direction": "O"
      },
      "CE_0": {
        "direction": "O"
      },
      "CF_0": {
        "direction": "O"
      },
      "CG_0": {
        "direction": "O"
      },
      "DP_0": {
        "direction": "O"
      },
      "i_binary_sw_0": {
        "direction": "I"
      }
    },
    "components": {
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_microblaze_0_xlconcat_0"
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_1_mdm_1_0"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_JITTER": {
            "value": "175.402"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25.175"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "114.829"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_100"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out_VGA25"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out_200"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "40"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_1_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "axi_tft_0": {
        "vlnv": "xilinx.com:ip:axi_tft:2.0",
        "xci_name": "design_1_axi_tft_0_0",
        "parameters": {
          "C_EN_I2C_INTF": {
            "value": "0"
          },
          "C_TFT_INTERFACE": {
            "value": "0"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_mig_7series_0_81M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_mig_7series_0_81M_0"
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "design_1_axi_iic_0_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "IIC_FREQ_KHZ": {
            "value": "10"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "design_1_axi_vdma_0_1",
        "parameters": {
          "c_include_mm2s": {
            "value": "0"
          },
          "c_num_fstores": {
            "value": "5"
          },
          "c_s2mm_genlock_mode": {
            "value": "0"
          },
          "c_s2mm_max_burst_length": {
            "value": "8"
          },
          "c_use_s2mm_fsync": {
            "value": "1"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > design_1 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "design_1_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "ov5640_powerup_0": {
        "vlnv": "xilinx.com:module_ref:ov5640_powerup:1.0",
        "xci_name": "design_1_ov5640_powerup_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ov5640_powerup",
          "boundary_crc": "0x0"
        },
        "ports": {
          "o_reset": {
            "type": "rst",
            "direction": "O"
          },
          "o_pwdn": {
            "direction": "O"
          }
        }
      },
      "ov5640_capture_new_0": {
        "vlnv": "xilinx.com:module_ref:ov5640_capture_new:1.0",
        "xci_name": "design_1_ov5640_capture_new_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ov5640_capture_new",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "o": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "o_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "o_tkeep",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "o_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "o_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "o_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "pclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_OV5640_PCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "arstn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "i_vsync": {
            "direction": "I"
          },
          "i_href": {
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_tready": {
            "direction": "I"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "CNN_pu_0": {
        "vlnv": "xilinx.com:module_ref:CNN_pu:1.0",
        "xci_name": "design_1_CNN_pu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CNN_pu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "conv1_start": {
            "direction": "I"
          },
          "col_data": {
            "direction": "I",
            "left": "79",
            "right": "0"
          },
          "conv1_working": {
            "direction": "O"
          },
          "data_addr_col_out": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "data_addr_row_out": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "CNN_out_valid": {
            "direction": "O"
          },
          "CNN_out_data": {
            "direction": "O",
            "left": "159",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "47"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "48"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_4_0",
        "parameters": {
          "DIN_FROM": {
            "value": "79"
          },
          "DIN_TO": {
            "value": "64"
          },
          "DIN_WIDTH": {
            "value": "160"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_5_0",
        "parameters": {
          "DIN_FROM": {
            "value": "95"
          },
          "DIN_TO": {
            "value": "80"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_6_0",
        "parameters": {
          "DIN_FROM": {
            "value": "111"
          },
          "DIN_TO": {
            "value": "96"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_7": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_7_0",
        "parameters": {
          "DIN_FROM": {
            "value": "127"
          },
          "DIN_TO": {
            "value": "112"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_8": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_8_0",
        "parameters": {
          "DIN_FROM": {
            "value": "143"
          },
          "DIN_TO": {
            "value": "128"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_9": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_8_1",
        "parameters": {
          "DIN_FROM": {
            "value": "159"
          },
          "DIN_TO": {
            "value": "144"
          },
          "DIN_WIDTH": {
            "value": "160"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "choose_output_0": {
        "vlnv": "xilinx.com:module_ref:choose_output:1.0",
        "xci_name": "design_1_choose_output_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "choose_output",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "prob_in": {
            "direction": "I",
            "left": "159",
            "right": "0"
          },
          "i_valid": {
            "direction": "I"
          },
          "out_num": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "seven_seg_0": {
        "vlnv": "xilinx.com:module_ref:seven_seg:1.0",
        "xci_name": "design_1_seven_seg_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "seven_seg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_number": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "CA": {
            "direction": "O"
          },
          "CB": {
            "direction": "O"
          },
          "CC": {
            "direction": "O"
          },
          "CD": {
            "direction": "O"
          },
          "CE": {
            "direction": "O"
          },
          "CF": {
            "direction": "O"
          },
          "CG": {
            "direction": "O"
          },
          "DP": {
            "direction": "O"
          }
        }
      },
      "vga_out_0": {
        "vlnv": "xilinx.com:module_ref:vga_out:1.0",
        "xci_name": "design_1_vga_out_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_out",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "arstn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "i_active": {
            "direction": "I"
          },
          "i_vsync": {
            "direction": "I"
          },
          "i_hsync": {
            "direction": "I"
          },
          "i_red": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "i_green": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "i_blue": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "o_red": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_green": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_blue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_gray": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_start_frame": {
            "direction": "O"
          },
          "o_valid": {
            "direction": "O"
          },
          "o_hsync": {
            "direction": "O"
          },
          "o_vsync": {
            "direction": "O"
          },
          "i_binary_sw": {
            "direction": "I"
          }
        }
      },
      "downsample_0": {
        "vlnv": "xilinx.com:module_ref:downsample:1.0",
        "xci_name": "design_1_downsample_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "downsample",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "arstn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "i_start_frame": {
            "direction": "I"
          },
          "i_valid": {
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_start_frame": {
            "direction": "O"
          },
          "o_valid": {
            "direction": "O"
          }
        }
      },
      "grayscale_bram_freeze_0": {
        "vlnv": "xilinx.com:module_ref:grayscale_bram_freeze:1.0",
        "xci_name": "design_1_grayscale_bram_freeze_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "grayscale_bram_freeze",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "arstn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "i_valid": {
            "direction": "I"
          },
          "i_start_frame": {
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_frame_ready": {
            "direction": "O"
          },
          "i_row_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "i_col_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "i_conv_working": {
            "direction": "I"
          },
          "o_data": {
            "direction": "O",
            "left": "79",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_tft_0/S_AXI_MM"
        ]
      },
      "axi_tft_0_M_AXI_MM": {
        "interface_ports": [
          "axi_tft_0/M_AXI_MM",
          "axi_smc/S01_AXI"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "IIC_0",
          "axi_iic_0/IIC"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_vdma_0/S_AXI_LITE"
        ]
      },
      "axi_vdma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_vdma_0/M_AXI_S2MM",
          "axi_smc/S00_AXI"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "mig_7series_0_DDR2": {
        "interface_ports": [
          "DDR2_0",
          "mig_7series_0/DDR2"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0_axi_intc/processor_rst",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "axi_tft_0/s_axi_aresetn",
          "axi_tft_0/m_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_vdma_0/axi_resetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/resetn",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "mig_7series_0/sys_rst",
          "ov5640_capture_new_0/arstn",
          "util_vector_logic_0/Op1",
          "vga_out_0/arstn",
          "downsample_0/arstn",
          "grayscale_bram_freeze_0/arstn"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_smc/aclk",
          "rst_mig_7series_0_81M/slowest_sync_clk"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_81M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_81M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_81M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_81M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_smc/aresetn"
        ]
      },
      "clk_wiz_1_clk_out_VGA25": {
        "ports": [
          "clk_wiz_1/clk_out_VGA25",
          "OV5640_XCLK",
          "axi_tft_0/sys_tft_clk",
          "CNN_pu_0/clk",
          "choose_output_0/clk",
          "vga_out_0/clk",
          "downsample_0/clk",
          "grayscale_bram_freeze_0/clk"
        ]
      },
      "clk_wiz_1_clk_out_200": {
        "ports": [
          "clk_wiz_1/clk_out_200",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "clk_wiz_1_clk_out_100": {
        "ports": [
          "clk_wiz_1/clk_out_100",
          "microblaze_0_axi_intc/s_axi_aclk",
          "axi_tft_0/s_axi_aclk",
          "axi_tft_0/m_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_smc/aclk1",
          "axi_vdma_0/s_axi_lite_aclk",
          "axi_vdma_0/m_axi_s2mm_aclk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_local_memory/LMB_Clk",
          "microblaze_0/Clk"
        ]
      },
      "s_axis_s2mm_aclk_0_1": {
        "ports": [
          "OV5640_PCLK",
          "axi_vdma_0/s_axis_s2mm_aclk",
          "ov5640_capture_new_0/pclk"
        ]
      },
      "axi_vdma_0_s2mm_introut": {
        "ports": [
          "axi_vdma_0/s2mm_introut",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "vga_out_0_o_red": {
        "ports": [
          "vga_out_0/o_red",
          "vga_red"
        ]
      },
      "vga_out_0_o_green": {
        "ports": [
          "vga_out_0/o_green",
          "vga_green"
        ]
      },
      "vga_out_0_o_blue": {
        "ports": [
          "vga_out_0/o_blue",
          "vga_blue"
        ]
      },
      "i_vsync_0_1": {
        "ports": [
          "OV5640_VSYNC",
          "axi_vdma_0/s2mm_fsync",
          "ov5640_capture_new_0/i_vsync"
        ]
      },
      "i_href_0_1": {
        "ports": [
          "OV5640_HREF",
          "ov5640_capture_new_0/i_href"
        ]
      },
      "i_data_0_1": {
        "ports": [
          "OV5640_D",
          "ov5640_capture_new_0/i_data"
        ]
      },
      "ov5640_powerup_0_o_reset": {
        "ports": [
          "ov5640_powerup_0/o_reset",
          "OV5640_RESET"
        ]
      },
      "ov5640_powerup_0_o_pwdn": {
        "ports": [
          "ov5640_powerup_0/o_pwdn",
          "OV5640_PWDN"
        ]
      },
      "ov5640_capture_new_0_o_tdata": {
        "ports": [
          "ov5640_capture_new_0/o_tdata",
          "axi_vdma_0/s_axis_s2mm_tdata"
        ]
      },
      "ov5640_capture_new_0_o_tkeep": {
        "ports": [
          "ov5640_capture_new_0/o_tkeep",
          "axi_vdma_0/s_axis_s2mm_tkeep"
        ]
      },
      "ov5640_capture_new_0_o_tlast": {
        "ports": [
          "ov5640_capture_new_0/o_tlast",
          "axi_vdma_0/s_axis_s2mm_tlast"
        ]
      },
      "ov5640_capture_new_0_o_tuser": {
        "ports": [
          "ov5640_capture_new_0/o_tuser",
          "axi_vdma_0/s_axis_s2mm_tuser"
        ]
      },
      "ov5640_capture_new_0_o_tvalid": {
        "ports": [
          "ov5640_capture_new_0/o_tvalid",
          "axi_vdma_0/s_axis_s2mm_tvalid"
        ]
      },
      "axi_vdma_0_s_axis_s2mm_tready": {
        "ports": [
          "axi_vdma_0/s_axis_s2mm_tready",
          "ov5640_capture_new_0/i_tready"
        ]
      },
      "vga_out_0_o_vsync": {
        "ports": [
          "vga_out_0/o_vsync",
          "vga_vsync"
        ]
      },
      "vga_out_0_o_hsync": {
        "ports": [
          "vga_out_0/o_hsync",
          "vga_hsync"
        ]
      },
      "axi_tft_0_tft_vga_b": {
        "ports": [
          "axi_tft_0/tft_vga_b",
          "vga_out_0/i_blue"
        ]
      },
      "axi_tft_0_tft_de": {
        "ports": [
          "axi_tft_0/tft_de",
          "vga_out_0/i_active"
        ]
      },
      "axi_tft_0_tft_vga_g": {
        "ports": [
          "axi_tft_0/tft_vga_g",
          "vga_out_0/i_green"
        ]
      },
      "axi_tft_0_tft_vga_r": {
        "ports": [
          "axi_tft_0/tft_vga_r",
          "vga_out_0/i_red"
        ]
      },
      "axi_tft_0_tft_vsync": {
        "ports": [
          "axi_tft_0/tft_vsync",
          "vga_out_0/i_vsync"
        ]
      },
      "axi_tft_0_tft_hsync": {
        "ports": [
          "axi_tft_0/tft_hsync",
          "vga_out_0/i_hsync"
        ]
      },
      "vga_out_0_out_gray": {
        "ports": [
          "vga_out_0/o_gray",
          "downsample_0/i_data"
        ]
      },
      "vga_out_0_start_frame": {
        "ports": [
          "vga_out_0/o_start_frame",
          "downsample_0/i_start_frame"
        ]
      },
      "vga_out_0_out_valid": {
        "ports": [
          "vga_out_0/o_valid",
          "downsample_0/i_valid"
        ]
      },
      "downsample_0_out_valid": {
        "ports": [
          "downsample_0/o_valid",
          "grayscale_bram_freeze_0/i_valid"
        ]
      },
      "downsample_0_out_start_frame": {
        "ports": [
          "downsample_0/o_start_frame",
          "grayscale_bram_freeze_0/i_start_frame"
        ]
      },
      "downsample_0_out_data": {
        "ports": [
          "downsample_0/o_data",
          "grayscale_bram_freeze_0/i_data"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "CNN_pu_0/reset"
        ]
      },
      "CNN_pu_0_data_addr_col_out": {
        "ports": [
          "CNN_pu_0/data_addr_col_out",
          "grayscale_bram_freeze_0/i_col_addr"
        ]
      },
      "CNN_pu_0_data_addr_row_out": {
        "ports": [
          "CNN_pu_0/data_addr_row_out",
          "grayscale_bram_freeze_0/i_row_addr"
        ]
      },
      "CNN_pu_0_CNN_out_data": {
        "ports": [
          "CNN_pu_0/CNN_out_data",
          "xlslice_0/Din",
          "xlslice_9/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din",
          "xlslice_8/Din",
          "xlslice_6/Din",
          "xlslice_7/Din",
          "xlslice_4/Din",
          "xlslice_5/Din",
          "choose_output_0/prob_in"
        ]
      },
      "choose_output_0_out_num": {
        "ports": [
          "choose_output_0/out_num",
          "seven_seg_0/i_number"
        ]
      },
      "seven_seg_0_CA": {
        "ports": [
          "seven_seg_0/CA",
          "CA_0"
        ]
      },
      "seven_seg_0_CB": {
        "ports": [
          "seven_seg_0/CB",
          "CB_0"
        ]
      },
      "seven_seg_0_CC": {
        "ports": [
          "seven_seg_0/CC",
          "CC_0"
        ]
      },
      "seven_seg_0_CD": {
        "ports": [
          "seven_seg_0/CD",
          "CD_0"
        ]
      },
      "seven_seg_0_CE": {
        "ports": [
          "seven_seg_0/CE",
          "CE_0"
        ]
      },
      "seven_seg_0_CF": {
        "ports": [
          "seven_seg_0/CF",
          "CF_0"
        ]
      },
      "seven_seg_0_CG": {
        "ports": [
          "seven_seg_0/CG",
          "CG_0"
        ]
      },
      "seven_seg_0_DP": {
        "ports": [
          "seven_seg_0/DP",
          "DP_0"
        ]
      },
      "CNN_pu_0_CNN_out_valid": {
        "ports": [
          "CNN_pu_0/CNN_out_valid",
          "choose_output_0/i_valid"
        ]
      },
      "CNN_pu_0_conv1_working": {
        "ports": [
          "CNN_pu_0/conv1_working",
          "grayscale_bram_freeze_0/i_conv_working"
        ]
      },
      "grayscale_bram_freeze_0_o_frame_ready": {
        "ports": [
          "grayscale_bram_freeze_0/o_frame_ready",
          "CNN_pu_0/conv1_start"
        ]
      },
      "grayscale_bram_freeze_0_o_data": {
        "ports": [
          "grayscale_bram_freeze_0/o_data",
          "CNN_pu_0/col_data"
        ]
      },
      "i_binary_sw_0_1": {
        "ports": [
          "i_binary_sw_0",
          "vga_out_0/i_binary_sw"
        ]
      }
    },
    "addressing": {
      "/axi_tft_0": {
        "address_spaces": {
          "Video_data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_tft_0_Reg": {
                "address_block": "/axi_tft_0/S_AXI_MM/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          }
        }
      },
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_tft_0_Reg": {
                "address_block": "/axi_tft_0/S_AXI_MM/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}