-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
-- Date        : Thu Dec 11 09:43:13 2025
-- Host        : LAPTOP-61978DQ3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.gen/sources_1/bd/system/ip/system_PS2Receiver_0_0/system_PS2Receiver_0_0_sim_netlist.vhdl
-- Design      : system_PS2Receiver_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_PS2Receiver_0_0_ps2_sync is
  port (
    break_state_reg : out STD_LOGIC;
    break_state_reg_0 : out STD_LOGIC;
    \scan_reg[1]\ : out STD_LOGIC;
    \clk_sync_reg[1]_0\ : out STD_LOGIC;
    clk_fall : out STD_LOGIC;
    \data_sync_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    break_state : in STD_LOGIC;
    \keycode_reg[12]\ : in STD_LOGIC;
    \keycode_reg[12]_0\ : in STD_LOGIC;
    keycode : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    kclk : in STD_LOGIC;
    kdata : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_PS2Receiver_0_0_ps2_sync : entity is "ps2_sync";
end system_PS2Receiver_0_0_ps2_sync;

architecture STRUCTURE of system_PS2Receiver_0_0_ps2_sync is
  signal break_state2_out : STD_LOGIC;
  signal clk_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_sync_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_sync_reg_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of break_state_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \keycode[12]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \scan[6]_i_2\ : label is "soft_lutpair1";
begin
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_sync(2),
      I1 => clk_sync(1),
      O => clk_fall
    );
break_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \keycode_reg[12]_0\,
      I1 => \keycode_reg[12]\,
      I2 => break_state2_out,
      I3 => break_state,
      O => break_state_reg_0
    );
\clk_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => kclk,
      Q => clk_sync(0),
      R => '0'
    );
\clk_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => clk_sync(0),
      Q => clk_sync(1),
      R => '0'
    );
\clk_sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => clk_sync(1),
      Q => clk_sync(2),
      R => '0'
    );
\data_sync_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => kdata,
      Q => \data_sync_reg_reg_n_0_[0]\,
      R => '0'
    );
\data_sync_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \data_sync_reg_reg_n_0_[0]\,
      Q => \data_sync_reg_reg_n_0_[1]\,
      R => '0'
    );
\data_sync_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \data_sync_reg_reg_n_0_[1]\,
      Q => \data_sync_reg_reg[2]_0\(0),
      R => '0'
    );
\keycode[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => break_state,
      I1 => \keycode_reg[12]\,
      I2 => \keycode_reg[12]_0\,
      I3 => break_state2_out,
      I4 => keycode(0),
      O => break_state_reg
    );
\keycode[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => Q(0),
      I1 => clk_sync(2),
      I2 => clk_sync(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => break_state2_out
    );
\keycode[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \keycode_reg[12]\,
      I1 => p_2_in(1),
      I2 => p_2_in(0),
      I3 => p_2_in(3),
      I4 => p_2_in(2),
      I5 => break_state2_out,
      O => \scan_reg[1]\
    );
\scan[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => clk_sync(1),
      I1 => clk_sync(2),
      I2 => Q(0),
      O => \clk_sync_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_PS2Receiver_0_0_PS2Receiver is
  port (
    keycode : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    kclk : in STD_LOGIC;
    kdata : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_PS2Receiver_0_0_PS2Receiver : entity is "PS2Receiver";
end system_PS2Receiver_0_0_PS2Receiver;

architecture STRUCTURE of system_PS2Receiver_0_0_PS2Receiver is
  signal \bitcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_2_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal break_state : STD_LOGIC;
  signal clk_fall : STD_LOGIC;
  signal \^keycode\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \keycode[12]_i_2_n_0\ : STD_LOGIC;
  signal \keycode[12]_i_3_n_0\ : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scan[0]_i_1_n_0\ : STD_LOGIC;
  signal \scan[1]_i_1_n_0\ : STD_LOGIC;
  signal \scan[1]_i_2_n_0\ : STD_LOGIC;
  signal \scan[2]_i_1_n_0\ : STD_LOGIC;
  signal \scan[3]_i_1_n_0\ : STD_LOGIC;
  signal \scan[4]_i_1_n_0\ : STD_LOGIC;
  signal \scan[5]_i_1_n_0\ : STD_LOGIC;
  signal \scan[5]_i_2_n_0\ : STD_LOGIC;
  signal \scan[6]_i_1_n_0\ : STD_LOGIC;
  signal \scan[7]_i_1_n_0\ : STD_LOGIC;
  signal \scan[7]_i_2_n_0\ : STD_LOGIC;
  signal sync_n_0 : STD_LOGIC;
  signal sync_n_1 : STD_LOGIC;
  signal sync_n_2 : STD_LOGIC;
  signal sync_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bitcount[3]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \scan[5]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \scan[7]_i_2\ : label is "soft_lutpair4";
begin
  keycode(8 downto 0) <= \^keycode\(8 downto 0);
\bitcount[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      I1 => \bitcount_reg_n_0_[2]\,
      I2 => \bitcount_reg_n_0_[3]\,
      I3 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1_n_0\
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[1]_i_1_n_0\
    );
\bitcount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[2]\,
      O => \bitcount[2]_i_1_n_0\
    );
\bitcount[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68CC"
    )
        port map (
      I0 => \bitcount_reg_n_0_[0]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[2]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \bitcount[3]_i_2_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clk_fall,
      D => \bitcount[0]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[0]\,
      R => '0'
    );
\bitcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clk_fall,
      D => \bitcount[1]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[1]\,
      R => '0'
    );
\bitcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clk_fall,
      D => \bitcount[2]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[2]\,
      R => '0'
    );
\bitcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clk_fall,
      D => \bitcount[3]_i_2_n_0\,
      Q => \bitcount_reg_n_0_[3]\,
      R => '0'
    );
break_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sync_n_1,
      Q => break_state,
      R => '0'
    );
\keycode[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in(5),
      I1 => p_2_in(4),
      I2 => p_2_in(7),
      I3 => p_2_in(6),
      O => \keycode[12]_i_2_n_0\
    );
\keycode[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(0),
      I2 => p_2_in(3),
      I3 => p_2_in(2),
      O => \keycode[12]_i_3_n_0\
    );
\keycode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(0),
      Q => \^keycode\(0),
      R => '0'
    );
\keycode_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_n_0,
      Q => \^keycode\(8),
      R => '0'
    );
\keycode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(1),
      Q => \^keycode\(1),
      R => '0'
    );
\keycode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(2),
      Q => \^keycode\(2),
      R => '0'
    );
\keycode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(3),
      Q => \^keycode\(3),
      R => '0'
    );
\keycode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(4),
      Q => \^keycode\(4),
      R => '0'
    );
\keycode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(5),
      Q => \^keycode\(5),
      R => '0'
    );
\keycode_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(6),
      Q => \^keycode\(6),
      R => '0'
    );
\keycode_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sync_n_2,
      D => p_2_in(7),
      Q => \^keycode\(7),
      R => '0'
    );
\scan[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_1_in0,
      I1 => \bitcount_reg_n_0_[1]\,
      I2 => \bitcount_reg_n_0_[2]\,
      I3 => \bitcount_reg_n_0_[3]\,
      I4 => sync_n_3,
      I5 => p_2_in(0),
      O => \scan[0]_i_1_n_0\
    );
\scan[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => p_1_in0,
      I1 => clk_fall,
      I2 => \bitcount_reg_n_0_[2]\,
      I3 => \bitcount_reg_n_0_[3]\,
      I4 => \scan[1]_i_2_n_0\,
      I5 => p_2_in(1),
      O => \scan[1]_i_1_n_0\
    );
\scan[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bitcount_reg_n_0_[0]\,
      I1 => \bitcount_reg_n_0_[1]\,
      O => \scan[1]_i_2_n_0\
    );
\scan[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => p_1_in0,
      I1 => \bitcount_reg_n_0_[1]\,
      I2 => \bitcount_reg_n_0_[2]\,
      I3 => \bitcount_reg_n_0_[3]\,
      I4 => sync_n_3,
      I5 => p_2_in(2),
      O => \scan[2]_i_1_n_0\
    );
\scan[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_1_in0,
      I1 => clk_fall,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      I4 => \scan[5]_i_2_n_0\,
      I5 => p_2_in(3),
      O => \scan[3]_i_1_n_0\
    );
\scan[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_1_in0,
      I1 => \bitcount_reg_n_0_[1]\,
      I2 => \bitcount_reg_n_0_[2]\,
      I3 => \bitcount_reg_n_0_[3]\,
      I4 => sync_n_3,
      I5 => p_2_in(4),
      O => \scan[4]_i_1_n_0\
    );
\scan[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_1_in0,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => clk_fall,
      I4 => \scan[5]_i_2_n_0\,
      I5 => p_2_in(5),
      O => \scan[5]_i_1_n_0\
    );
\scan[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      O => \scan[5]_i_2_n_0\
    );
\scan[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => p_1_in0,
      I1 => \bitcount_reg_n_0_[1]\,
      I2 => \bitcount_reg_n_0_[2]\,
      I3 => \bitcount_reg_n_0_[3]\,
      I4 => sync_n_3,
      I5 => p_2_in(6),
      O => \scan[6]_i_1_n_0\
    );
\scan[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_1_in0,
      I1 => clk_fall,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      I4 => \scan[7]_i_2_n_0\,
      I5 => p_2_in(7),
      O => \scan[7]_i_1_n_0\
    );
\scan[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      O => \scan[7]_i_2_n_0\
    );
\scan_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[0]_i_1_n_0\,
      Q => p_2_in(0),
      R => '0'
    );
\scan_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[1]_i_1_n_0\,
      Q => p_2_in(1),
      R => '0'
    );
\scan_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[2]_i_1_n_0\,
      Q => p_2_in(2),
      R => '0'
    );
\scan_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[3]_i_1_n_0\,
      Q => p_2_in(3),
      R => '0'
    );
\scan_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[4]_i_1_n_0\,
      Q => p_2_in(4),
      R => '0'
    );
\scan_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[5]_i_1_n_0\,
      Q => p_2_in(5),
      R => '0'
    );
\scan_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[6]_i_1_n_0\,
      Q => p_2_in(6),
      R => '0'
    );
\scan_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \scan[7]_i_1_n_0\,
      Q => p_2_in(7),
      R => '0'
    );
sync: entity work.system_PS2Receiver_0_0_ps2_sync
     port map (
      Q(3) => \bitcount_reg_n_0_[3]\,
      Q(2) => \bitcount_reg_n_0_[2]\,
      Q(1) => \bitcount_reg_n_0_[1]\,
      Q(0) => \bitcount_reg_n_0_[0]\,
      break_state => break_state,
      break_state_reg => sync_n_0,
      break_state_reg_0 => sync_n_1,
      clk => clk,
      clk_fall => clk_fall,
      \clk_sync_reg[1]_0\ => sync_n_3,
      \data_sync_reg_reg[2]_0\(0) => p_1_in0,
      kclk => kclk,
      kdata => kdata,
      keycode(0) => \^keycode\(8),
      \keycode_reg[12]\ => \keycode[12]_i_2_n_0\,
      \keycode_reg[12]_0\ => \keycode[12]_i_3_n_0\,
      p_2_in(3 downto 0) => p_2_in(3 downto 0),
      \scan_reg[1]\ => sync_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_PS2Receiver_0_0 is
  port (
    clk : in STD_LOGIC;
    kclk : in STD_LOGIC;
    kdata : in STD_LOGIC;
    keycode : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_PS2Receiver_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_PS2Receiver_0_0 : entity is "system_PS2Receiver_0_0,PS2Receiver,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_PS2Receiver_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of system_PS2Receiver_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of system_PS2Receiver_0_0 : entity is "PS2Receiver,Vivado 2025.1";
end system_PS2Receiver_0_0;

architecture STRUCTURE of system_PS2Receiver_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^keycode\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of clk : signal is "slave clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_CLK100MHZ, INSERT_VIP 0";
begin
  keycode(15) <= \<const1>\;
  keycode(14) <= \<const1>\;
  keycode(13) <= \<const1>\;
  keycode(12) <= \^keycode\(12);
  keycode(11) <= \<const0>\;
  keycode(10) <= \<const0>\;
  keycode(9) <= \<const0>\;
  keycode(8) <= \<const0>\;
  keycode(7 downto 0) <= \^keycode\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_PS2Receiver_0_0_PS2Receiver
     port map (
      clk => clk,
      kclk => kclk,
      kdata => kdata,
      keycode(8) => \^keycode\(12),
      keycode(7 downto 0) => \^keycode\(7 downto 0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
