#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bc0a377510 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -9;
v000001bc0a3dd030_0 .var "A", 3 0;
v000001bc0a3dcd10_0 .var "B", 3 0;
v000001bc0a3dd7b0_0 .net "CF", 0 0, v000001bc0a3da890_0;  1 drivers
v000001bc0a3dd850_0 .var "OP", 1 0;
v000001bc0a3dc950_0 .net "R", 3 0, v000001bc0a3da070_0;  1 drivers
S_000001bc0a3776a0 .scope module, "uut" "alu" 2 10, 3 1 0, S_000001bc0a377510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 2 "OP";
    .port_info 3 /OUTPUT 4 "R";
    .port_info 4 /OUTPUT 1 "CF";
v000001bc0a3da9d0_0 .net "A", 3 0, v000001bc0a3dd030_0;  1 drivers
v000001bc0a3da750_0 .net "B", 3 0, v000001bc0a3dcd10_0;  1 drivers
v000001bc0a3da890_0 .var "CF", 0 0;
v000001bc0a3dab10_0 .net "CF_ADD_SUB", 0 0, L_000001bc0a3dc810;  1 drivers
v000001bc0a3daf70_0 .net "OP", 1 0, v000001bc0a3dd850_0;  1 drivers
v000001bc0a3da070_0 .var "R", 3 0;
v000001bc0a3da2f0_0 .net "R_ADD_SUB", 3 0, L_000001bc0a3dc270;  1 drivers
v000001bc0a3da390_0 .net "R_NAND", 3 0, L_000001bc0a368c00;  1 drivers
v000001bc0a3dd710_0 .net "R_SHL", 3 0, v000001bc0a3da4d0_0;  1 drivers
v000001bc0a3dc450_0 .var "Sel", 0 0;
E_000001bc0a36f8a0/0 .event anyedge, v000001bc0a3daf70_0, v000001bc0a3dac50_0, v000001bc0a380c80_0, v000001bc0a3da4d0_0;
E_000001bc0a36f8a0/1 .event anyedge, v000001bc0a3da430_0;
E_000001bc0a36f8a0 .event/or E_000001bc0a36f8a0/0, E_000001bc0a36f8a0/1;
S_000001bc0a380a50 .scope module, "ADD_SUB1" "ADD_SUB4bit" 3 14, 4 1 0, S_000001bc0a3776a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 4 "R";
    .port_info 4 /OUTPUT 1 "CF";
L_000001bc0a3697d0 .functor NOT 4, v000001bc0a3dcd10_0, C4<0000>, C4<0000>, C4<0000>;
v000001bc0a4b6d40_0 .net "A", 3 0, v000001bc0a3dd030_0;  alias, 1 drivers
v000001bc0a377830_0 .net "B", 3 0, v000001bc0a3dcd10_0;  alias, 1 drivers
v000001bc0a3778d0_0 .net "B_complement", 3 0, L_000001bc0a3dcb30;  1 drivers
v000001bc0a380be0_0 .net "B_selected", 3 0, L_000001bc0a3dcbd0;  1 drivers
v000001bc0a380c80_0 .net "CF", 0 0, L_000001bc0a3dc810;  alias, 1 drivers
v000001bc0a3dac50_0 .net "R", 3 0, L_000001bc0a3dc270;  alias, 1 drivers
v000001bc0a3da610_0 .net "Sel", 0 0, v000001bc0a3dc450_0;  1 drivers
v000001bc0a3da7f0_0 .net *"_ivl_0", 3 0, L_000001bc0a3697d0;  1 drivers
v000001bc0a3da570_0 .net *"_ivl_11", 4 0, L_000001bc0a3dddf0;  1 drivers
L_000001bc0a3de0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bc0a3da6b0_0 .net *"_ivl_14", 0 0, L_000001bc0a3de0a0;  1 drivers
v000001bc0a3dabb0_0 .net *"_ivl_15", 4 0, L_000001bc0a3dcc70;  1 drivers
L_000001bc0a3de0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bc0a3da110_0 .net *"_ivl_18", 0 0, L_000001bc0a3de0e8;  1 drivers
v000001bc0a3dacf0_0 .net *"_ivl_19", 4 0, L_000001bc0a3dcdb0;  1 drivers
L_000001bc0a3de058 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001bc0a3daa70_0 .net/2u *"_ivl_2", 3 0, L_000001bc0a3de058;  1 drivers
L_000001bc0a3dcb30 .arith/sum 4, L_000001bc0a3697d0, L_000001bc0a3de058;
L_000001bc0a3dcbd0 .functor MUXZ 4, v000001bc0a3dcd10_0, L_000001bc0a3dcb30, v000001bc0a3dc450_0, C4<>;
L_000001bc0a3dc810 .part L_000001bc0a3dcdb0, 4, 1;
L_000001bc0a3dc270 .part L_000001bc0a3dcdb0, 0, 4;
L_000001bc0a3dddf0 .concat [ 4 1 0 0], v000001bc0a3dd030_0, L_000001bc0a3de0a0;
L_000001bc0a3dcc70 .concat [ 4 1 0 0], L_000001bc0a3dcbd0, L_000001bc0a3de0e8;
L_000001bc0a3dcdb0 .arith/sum 5, L_000001bc0a3dddf0, L_000001bc0a3dcc70;
S_000001bc0a380d20 .scope module, "NAND1" "NAND4bit" 3 16, 5 1 0, S_000001bc0a3776a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "R";
L_000001bc0a369300 .functor AND 4, v000001bc0a3dd030_0, v000001bc0a3dcd10_0, C4<1111>, C4<1111>;
L_000001bc0a368c00 .functor NOT 4, L_000001bc0a369300, C4<0000>, C4<0000>, C4<0000>;
v000001bc0a3daed0_0 .net "A", 3 0, v000001bc0a3dd030_0;  alias, 1 drivers
v000001bc0a3dad90_0 .net "B", 3 0, v000001bc0a3dcd10_0;  alias, 1 drivers
v000001bc0a3da430_0 .net "R", 3 0, L_000001bc0a368c00;  alias, 1 drivers
v000001bc0a3da930_0 .net *"_ivl_0", 3 0, L_000001bc0a369300;  1 drivers
S_000001bc0a383350 .scope module, "SHL1" "SHL4bit" 3 15, 6 1 0, S_000001bc0a3776a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "R";
v000001bc0a3dae30_0 .net "A", 3 0, v000001bc0a3dd030_0;  alias, 1 drivers
v000001bc0a3da1b0_0 .net "B", 3 0, v000001bc0a3dcd10_0;  alias, 1 drivers
v000001bc0a3da250_0 .net "B2bit", 1 0, L_000001bc0a3dce50;  1 drivers
v000001bc0a3da4d0_0 .var "R", 3 0;
E_000001bc0a36fb60 .event anyedge, v000001bc0a3da250_0, v000001bc0a4b6d40_0;
L_000001bc0a3dce50 .part v000001bc0a3dcd10_0, 0, 2;
    .scope S_000001bc0a383350;
T_0 ;
    %wait E_000001bc0a36fb60;
    %load/vec4 v000001bc0a3da250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v000001bc0a3dae30_0;
    %store/vec4 v000001bc0a3da4d0_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001bc0a3dae30_0;
    %store/vec4 v000001bc0a3da4d0_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001bc0a3dae30_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001bc0a3da4d0_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001bc0a3dae30_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001bc0a3da4d0_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001bc0a3dae30_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 3;
    %store/vec4 v000001bc0a3da4d0_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bc0a3776a0;
T_1 ;
    %wait E_000001bc0a36f8a0;
    %load/vec4 v000001bc0a3daf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bc0a3da070_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc0a3da890_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc0a3dc450_0, 0, 1;
    %load/vec4 v000001bc0a3da2f0_0;
    %store/vec4 v000001bc0a3da070_0, 0, 4;
    %load/vec4 v000001bc0a3dab10_0;
    %store/vec4 v000001bc0a3da890_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc0a3dc450_0, 0, 1;
    %load/vec4 v000001bc0a3da2f0_0;
    %store/vec4 v000001bc0a3da070_0, 0, 4;
    %load/vec4 v000001bc0a3dab10_0;
    %store/vec4 v000001bc0a3da890_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001bc0a3dd710_0;
    %store/vec4 v000001bc0a3da070_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc0a3da890_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001bc0a3da390_0;
    %store/vec4 v000001bc0a3da070_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc0a3da890_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001bc0a377510;
T_2 ;
    %vpi_call 2 19 "$dumpfile", "test3.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bc0a377510 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bc0a3dd030_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001bc0a3dcd10_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc0a3dd850_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bc0a3dd030_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bc0a3dcd10_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc0a3dd850_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bc0a3dd030_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bc0a3dcd10_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bc0a3dd850_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bc0a3dd030_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bc0a3dcd10_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bc0a3dd850_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001bc0a3dd030_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001bc0a3dcd10_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc0a3dd850_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bc0a3dd030_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bc0a3dcd10_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc0a3dd850_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001bc0a377510;
T_3 ;
    %vpi_call 2 44 "$monitor", "Time=%0t A=%b B=%b OP=%b -> R=%b CF=%b", $time, v000001bc0a3dd030_0, v000001bc0a3dcd10_0, v000001bc0a3dd850_0, v000001bc0a3dc950_0, v000001bc0a3dd7b0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "alu_ADD_SUB4bit.v";
    "alu_NAND4bit.v";
    "alu_SHL4bit.v";
