// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VTesterWrapper.h for the primary calling header

#include "VTesterWrapper.h"
#include "VTesterWrapper__Syms.h"

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2441__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2441__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 1U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond7_reg_363 
            = (0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2442__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2442__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382 
            = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115 
               == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2443__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l549(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2443__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l549\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 4U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
                          >> 1U)))) {
        vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 
            = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_13_fu_452_p2)
                ? 0U : (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142) 
                                   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2444__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2444__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l612\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    } else {
        if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
              >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
                = (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2445__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l602(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2445__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l602\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    } else {
        if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY) 
             & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
                = (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2446__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2446__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range 
            = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                     >> 0xfU));
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range 
                = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                         >> 0xfU));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2447__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2447__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base 
            = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                           << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                        >> 0x10U)));
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base 
                = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                               << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                            >> 0x10U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2448__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2448__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished 
                = (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                              - (IData)(8U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2449__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2449__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
            = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2450__PROF__TesterWrapper__l5797(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2450__PROF__TesterWrapper__l5797\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
        = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2451__PROF__TesterWrapper__l5797(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2451__PROF__TesterWrapper__l5797\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
        = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2452__PROF__TesterWrapper__l5797(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2452__PROF__TesterWrapper__l5797\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
        = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2453__PROF__TesterWrapper__l5797(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2453__PROF__TesterWrapper__l5797\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
        = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2454__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2454__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_7_reg_367 
            = (0xfffffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104) 
                             * (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2455__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2455__PROF__Q_srl__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2456__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2456__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2457__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l287(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2457__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l287\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2458__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2458__PROF__Q_srl__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2459__PROF__TesterWrapper__l612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2459__PROF__TesterWrapper__l612\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2460__PROF__TesterWrapper__l612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2460__PROF__TesterWrapper__l612\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart 
                = (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2461__PROF__TesterWrapper__l612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2461__PROF__TesterWrapper__l612\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne 
                = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row) 
                              - (IData)(1U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2462__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2462__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
        [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2463__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2463__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
        vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2464__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2464__PROF__Q_srl__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2465__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2465__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2466__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l423(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2466__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l423\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177;
        } else {
            if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2467__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2467__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*4:0*/ __Vtableidx10;
    // Body
    __Vtableidx10 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY) 
                      << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in) 
                                 << 3U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
                                            << 1U) 
                                           | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state 
        = vlTOPp->__Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state
        [__Vtableidx10];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2468__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l556(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2468__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l556\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_11_reg_743 
            = (0xfffffffU & ((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728) 
                             * (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2469__PROF__TesterWrapper__l222(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2469__PROF__TesterWrapper__l222\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
            = (0x1fffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                          >> 3U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2470__PROF__TesterWrapper__l222(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2470__PROF__TesterWrapper__l222\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
            = (0x1ff8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
                          >> 3U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2471__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l443(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2471__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l443\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119;
        } else {
            if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2472__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2472__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781_pp0_iter1_reg 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2473__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l383(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2473__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l383\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165;
        } else {
            if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2474__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2474__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770_pp0_iter1_reg 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2475__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2475__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2476__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2476__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2477__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2477__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2478__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2478__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2479__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2479__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2480__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2480__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2481__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2481__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2482__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2482__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2483__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2483__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2484__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l276(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2484__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l276\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 1U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__i_V_fu_177_p2;
    } else {
        if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
                       | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97 = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2485__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l260(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2485__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l260\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 1U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_lhsAddr_V_1_fu_244_p2;
    } else {
        if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
                       | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88 
                = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
                               << 0x19U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
                                            >> 7U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2486__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l268(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2486__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l268\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 1U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_rhsAddr_V_1_fu_250_p2;
    } else {
        if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
                       | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79 
                = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
                               << 9U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
                                         >> 0x17U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2487__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2487__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
    } else {
        if ((7U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)) 
                      >> 1U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2488__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2488__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
    } else {
        if ((3U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)) 
                      >> 2U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2489__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2489__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
    } else {
        if ((0xfU & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
                     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState))))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2490__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2490__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
    } else {
        if ((1U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)) 
                      >> 3U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2491__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2491__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_21_reg_1579 
            = (1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2492__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2492__PROF__Q_srl__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U][0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U][1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U][2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U][3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U][4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U][5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = 1U;
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[5U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2493__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l176(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2493__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l176\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone) {
            if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
                           | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 = 0U;
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2494__PROF__FetchInstrGen__l117(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2494__PROF__FetchInstrGen__l117\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 0U;
    } else {
        if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 1U;
        } else {
            if ((1U & (((~ ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
                                >> 1U)) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
                        & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
                           >> 0xbU)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739) 
                                        | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798)))))) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2495__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2495__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_32_cast_reg_1651 
            = VL_EXTENDS_II(32,7, (0x7fU & ((IData)(0x7fU) 
                                            + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2496__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2496__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625 
        = (0x7ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2497__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2497__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625 
            = ((0xf800U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625)) 
               | ((0xaU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563))
                   ? (0x7ffU & (0x400U >> (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563)))
                   : 0U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2498__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2498__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636 
        = (0x3fU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2499__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2499__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636 
            = ((0x1c0U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636)) 
               | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2500__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2500__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_num_regions_reg_1619 
            = ((7U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563))
                ? (0xffU & ((IData)(1U) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563)))
                : 0U);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2501__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2501__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598 
        = (1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2502__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2502__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598 
            = ((0xfeU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598)) 
               | (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2503__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2503__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_4_reg_1646 
            = (0x1ffffU & ((IData)(0x1ffffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_tiles_m_reg_1500)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2504__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2504__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631 
        = (0xffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2505__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2505__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631 
            = ((0x300U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631)) 
               | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2506__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2506__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605 
        = (1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2507__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2507__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605 
            = ((0xfeU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605)) 
               | (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2508__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2508__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1703\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592 
        = (0x3fU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2509__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2509__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592 
            = ((0xc0U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592)) 
               | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2510__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2510__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
    } else {
        if ((7U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)) 
                      >> 1U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2511__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2511__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
    } else {
        if ((3U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)) 
                      >> 2U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2512__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2512__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
    } else {
        if ((0xfU & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
                     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState))))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2513__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2513__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
    } else {
        if ((1U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)) 
                      >> 3U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2514__PROF__TesterWrapper__l12925(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2514__PROF__TesterWrapper__l12925\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T12) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram
            [vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1];
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v0 = 1U;
        vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v0 
            = (0x3ffffffU & (IData)((0xffffffffffffULL 
                                     & (vlTOPp->VerilatedTesterWrapper__DOT__R75 
                                        >> 3U))));
    }
    if (vlTOPp->io_memWriteEn) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v1 
            = vlTOPp->io_memWriteData;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v1 = 1U;
        vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v1 
            = (0x3ffffffU & (IData)((0xffffffffffffULL 
                                     & (vlTOPp->io_memAddr 
                                        >> 3U))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2515__PROF__TesterWrapper__l3260(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2515__PROF__TesterWrapper__l3260\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 0U;
    } else {
        if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31) 
             & (1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 0U;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T28) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
            } else {
                if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T26) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
                } else {
                    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1) 
                         & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14) 
                                | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T18))) 
                            & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21) 
                               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)))))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
                    } else {
                        if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1) 
                             & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14)) 
                                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T18)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 1U;
                        } else {
                            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1) 
                                 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14))) {
                                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 2U;
                            } else {
                                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T3) 
                                     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                        >> 0x1eU))) {
                                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
                                }
                            }
                        }
                    }
                }
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2516__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2516__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
    } else {
        if ((7U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)) 
                      >> 1U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2517__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2517__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
    } else {
        if ((3U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)) 
                      >> 2U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2518__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2518__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
    } else {
        if ((0xfU & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
                     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState))))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2519__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2519__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
    } else {
        if ((1U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
                   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)) 
                      >> 3U)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 
                = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2520__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2520__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_3_reg_1641 
            = (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519) 
                         + VL_EXTENDS_II(10,7, (0x7fU 
                                                & ((IData)(0x7eU) 
                                                   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527))))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2521__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2521__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_reg_1656 
            = (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519) 
                         + VL_EXTENDS_II(10,7, (0x7fU 
                                                & ((IData)(0x7fU) 
                                                   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527))))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2522__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2522__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2523__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2523__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2524__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2524__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2525__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2525__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2526__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2526__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2527__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2527__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2528__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2528__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes = 0U;
    } else {
        if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes = 0U;
        } else {
            if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty)) 
                       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T16;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2529__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2529__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[0U] 
            = (IData)((((QData)((IData)(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                          ? (IData)(
                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                     >> 0x20U))
                                          : (IData)(
                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                     >> 0x20U))))) 
                        << 9U) | (QData)((IData)((0x1feU 
                                                  & (((1U 
                                                       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)
                                                       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)) 
                                                     << 1U))))));
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[1U] 
            = ((0xfc000000U & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                 ? 1U : 0U) << 0x1aU)) 
               | (IData)(((((QData)((IData)(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                              ? (IData)(
                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                         >> 0x20U))
                                              : (IData)(
                                                        (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                         >> 0x20U))))) 
                            << 9U) | (QData)((IData)(
                                                     (0x1feU 
                                                      & (((1U 
                                                           & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                           ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)
                                                           : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)) 
                                                         << 1U))))) 
                          >> 0x20U)));
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[2U] 
            = (0x3ffffffU & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                               ? 1U : 0U) >> 6U));
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2530__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2530__PROF__Q_srl__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xdU];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xcU];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xbU];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0xaU];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [9U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [8U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [7U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [6U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [5U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [4U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [3U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [2U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = 1U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
            [0U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = 1U;
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2531__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2531__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    WData/*95:0*/ __Vtemp305[3];
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq) {
        __Vtemp305[1U] = ((0xfc000000U & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                            ? (0x3fU 
                                               & (IData)(
                                                         (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                          >> 0x2aU)))
                                            : 0U) << 0x1aU)) 
                          | (IData)(((((QData)((IData)(
                                                       (1U 
                                                        & ((~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
                                                           | (IData)(
                                                                     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                      >> 0x29U)))))) 
                                       << 0x39U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                          ? (IData)(
                                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                     >> 9U))
                                                          : (IData)(
                                                                    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                     >> 0x20U))))) 
                                        << 9U) | (QData)((IData)(
                                                                 ((((1U 
                                                                     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                                     ? 8U
                                                                     : 
                                                                    (0xffU 
                                                                     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo))) 
                                                                   << 1U) 
                                                                  | (1U 
                                                                     & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
                                                                        & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))))))) 
                                     >> 0x20U)));
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[0U] 
            = (IData)((((QData)((IData)((1U & ((~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
                                               | (IData)(
                                                         (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                          >> 0x29U)))))) 
                        << 0x39U) | (((QData)((IData)(
                                                      ((1U 
                                                        & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                        ? (IData)(
                                                                  (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                   >> 9U))
                                                        : (IData)(
                                                                  (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                                   >> 0x20U))))) 
                                      << 9U) | (QData)((IData)(
                                                               ((((1U 
                                                                   & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                                                                   ? 8U
                                                                   : 
                                                                  (0xffU 
                                                                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo))) 
                                                                 << 1U) 
                                                                | (1U 
                                                                   & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
                                                                      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))))))));
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[1U] 
            = __Vtemp305[1U];
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[2U] 
            = (0x3ffffffU & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                               ? (0x3fU & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                                                   >> 0x2aU)))
                               : 0U) >> 6U));
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2532__PROF__TesterWrapper__l11471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2532__PROF__TesterWrapper__l11471\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq) {
        vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 
            = ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
                ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo
                : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
        vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 
            = vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2533__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2533__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC = 0U;
    } else {
        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)) 
             & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
                & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev)))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T67;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2534__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l702(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2534__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l702\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_2_fu_1076_p3;
    } else {
        if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 2U))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150 = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2535__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l658(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2535__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l658\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
             & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2)) 
            & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
           | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
              & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_1_fu_919_p3;
    } else {
        if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 2U))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158 = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2536__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l674(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2536__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l674\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_5_fu_1129_p3;
    } else {
        if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
              & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_1_fu_973_p3;
        } else {
            if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
                    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
                   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
                  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_3_fu_816_p3;
            } else {
                if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                        >> 2U))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 = 0U;
                }
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2537__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l686(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2537__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l686\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
             & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001))) 
            & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781))) 
           | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
              & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001)))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_1_fu_1434_p3;
    } else {
        if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 2U))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162 = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2538__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l722(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2538__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l722\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_9_fu_1161_p3;
    } else {
        if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
              & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_3_fu_1005_p3;
        } else {
            if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
                    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
                   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
                  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_6_fu_848_p3;
            } else {
                if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                        >> 2U))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
                        = (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527));
                }
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2539__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2539__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate2_reg_1815 
            = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535) 
                & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
               ^ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542) 
                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2540__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2540__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2) 
           & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate_reg_1800 
            = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535) 
                & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
               ^ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542) 
                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2541__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2541__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2)) 
           & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate1_reg_1785 
            = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535) 
                & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
               ^ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542) 
                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2542__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2542__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_12_reg_1850;
    } else {
        if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781))) 
               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
              & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 4U))) {
            vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_4_reg_1840;
        } else {
            if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781)) 
                    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
                   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
                 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                    >> 4U))) {
                vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_8_reg_1830;
            } else {
                if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                        >> 2U))) {
                    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
                        = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519))
                            ? 0xffU : 0U);
                }
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2543__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l884(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2543__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l884\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2)) 
            & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp27_reg_1790 
            = (0xffffU & ((IData)((0xffffffffffffULL 
                                   & VL_EXTENDS_QQ(48,45, 
                                                   (0x1fffffffffffULL 
                                                    & VL_MULS_QQQ(45,45,45, 
                                                                  (0x1fffffffffffULL 
                                                                   & VL_EXTENDS_QI(45,27, 
                                                                                (0x7ffffffU 
                                                                                & ((IData)(0x7ffffffU) 
                                                                                + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2))))), 
                                                                  (0x1fffffffffffULL 
                                                                   & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2544__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2544__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V2_reg_1825 
            = ((0x1ffU & VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
               == (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
                             - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2545__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2545__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2) 
           & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V_reg_1810 
            = ((0x1ffU & VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
               == (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
                             - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2546__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2546__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2)) 
           & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V1_reg_1795 
            = ((0x1ffU & VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
               == (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
                             - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2547__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l638(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2547__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l638\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 2U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_1_reg2mem_reg_183 = 1U;
    } else {
        if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855)) 
               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
              & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 3U))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_1_reg2mem_reg_183 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_s_reg_1859;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2548__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2548__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V2_reg_1884 
            = (0xffffU & (((IData)((0xffffffffffffULL 
                                    & VL_EXTENDS_QQ(48,45, 
                                                    (0x1fffffffffffULL 
                                                     & VL_MULS_QQQ(45,45,45, 
                                                                   (0x1fffffffffffULL 
                                                                    & VL_EXTENDS_QI(45,27, 
                                                                                (0x7ffffffU 
                                                                                & ((0xffffU 
                                                                                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751))) 
                                                                                + 
                                                                                VL_EXTENDS_II(27,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756)))))), 
                                                                   (0x1fffffffffffULL 
                                                                    & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
                           + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556)) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2549__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2549__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V_reg_1874 
            = (0xffffU & (((IData)((0xffffffffffffULL 
                                    & VL_EXTENDS_QQ(48,45, 
                                                    (0x1fffffffffffULL 
                                                     & VL_MULS_QQQ(45,45,45, 
                                                                   (0x1fffffffffffULL 
                                                                    & VL_EXTENDS_QI(45,27, 
                                                                                (0x7ffffffU 
                                                                                & ((0xffffU 
                                                                                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751))) 
                                                                                + 
                                                                                VL_EXTENDS_II(27,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756)))))), 
                                                                   (0x1fffffffffffULL 
                                                                    & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
                           + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556)) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2550__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2550__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V2_reg_1879 
            = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp30_reg_1820) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2551__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2551__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V_reg_1869 
            = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp22_reg_1805) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2558__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2558__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2559__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2559__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2560__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2560__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2561__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2561__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2562__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2562__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2563__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2563__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2564__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2564__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2565__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2565__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2566__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2566__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2622__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2622__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2623__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2623__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[6U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[6U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2625__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2625__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2653__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2653__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2815__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2815__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2817__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2817__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2819__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2819__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2821__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2821__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2823__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2823__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2825__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2825__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2827__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2827__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2829__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2829__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2831__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2831__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2833__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2833__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2835__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2835__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2837__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2837__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2839__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2839__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2841__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2841__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2843__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2843__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2845__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2845__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2847__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2847__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2849__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2849__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2851__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2851__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2853__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2853__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2855__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2855__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2857__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2857__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2887__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2887__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2889__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2889__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2891__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2891__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2893__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2893__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2907__PROF__ResultInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2907__PROF__ResultInstrGen__l167\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2908__PROF__ExecInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2908__PROF__ExecInstrGen__l167\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2909__PROF__FetchInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2909__PROF__FetchInstrGen__l167\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2913__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2913__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2916__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2916__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2917__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2917__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2919__PROF__ResultInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2919__PROF__ResultInstrGen__l131\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2920__PROF__ExecInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2920__PROF__ExecInstrGen__l131\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2921__PROF__FetchInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2921__PROF__FetchInstrGen__l131\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2924__PROF__ResultInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2924__PROF__ResultInstrGen__l141\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2927__PROF__ExecInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2927__PROF__ExecInstrGen__l141\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2930__PROF__FetchInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2930__PROF__FetchInstrGen__l141\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2932__PROF__ExecAddrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2932__PROF__ExecAddrGen__l167\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2933__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2933__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2934__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2934__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2939__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2939__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2942__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2942__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2949__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2949__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2950__PROF__ResultInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2950__PROF__ResultInstrGen__l149\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2951__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2951__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2952__PROF__FetchInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2952__PROF__FetchInstrGen__l149\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2953__PROF__ResultInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2953__PROF__ResultInstrGen__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2954__PROF__ResultInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2954__PROF__ResultInstrGen__l185\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2955__PROF__ExecAddrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2955__PROF__ExecAddrGen__l131\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2956__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2956__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2957__PROF__FetchInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2957__PROF__FetchInstrGen__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2958__PROF__FetchInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2958__PROF__FetchInstrGen__l185\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2968__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2968__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2969__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2969__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2970__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2970__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2971__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2971__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2979__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2979__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2981__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2981__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2983__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2983__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2988__PROF__ExecAddrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2988__PROF__ExecAddrGen__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2990__PROF__ExecAddrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2990__PROF__ExecAddrGen__l141\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2991__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2991__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3003__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3003__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3038__PROF__TesterWrapper__l11618(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3038__PROF__TesterWrapper__l11618\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3051__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3051__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3054__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3054__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3057__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3057__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3064__PROF__ExecInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3064__PROF__ExecInstrGen__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3065__PROF__ExecInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3065__PROF__ExecInstrGen__l185\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3071__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3071__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3073__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3073__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3074__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3074__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3075__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3075__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3076__PROF__ExecInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3076__PROF__ExecInstrGen__l149\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3077__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3077__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3092__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3092__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3093__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3093__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3104__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3104__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3109__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3109__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3119__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3119__PROF__Q_srl__l198\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3160__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3160__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[5U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3183__PROF__TesterWrapper__l12969(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3183__PROF__TesterWrapper__l12969\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v1] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3209__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3209__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3213__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3213__PROF__Q_srl__l196\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3215__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3215__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0][0U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0][1U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0][2U] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3219__PROF__TesterWrapper__l11488(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3219__PROF__TesterWrapper__l11488\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3260__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3260__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R0 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3261__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3261__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R0 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3262__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3262__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R0 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3263__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3263__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R0 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3264__PROF__TesterWrapper__l12161(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3264__PROF__TesterWrapper__l12161\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->io_regFileIF_readData_valid = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd) 
                                           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_read));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3265__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3265__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R3 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3266__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3266__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R4 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3267__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3267__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R9 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3268__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3268__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R10 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3269__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3269__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R15 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3270__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3270__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R16 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3271__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3271__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R21 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3272__PROF__TesterWrapper__l2171(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3272__PROF__TesterWrapper__l2171\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R22 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3273__PROF__TesterWrapper__l12062(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3273__PROF__TesterWrapper__l12062\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T11 = (0xffU 
                                                & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7) 
                                                   - (IData)(8U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3274__PROF__TesterWrapper__l12056(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3274__PROF__TesterWrapper__l12056\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T5 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1) 
                                               & (0U 
                                                  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3275__PROF__TesterWrapper__l12150(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3275__PROF__TesterWrapper__l12150\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T88 = (0xffffffffffffULL 
                                                & (8ULL 
                                                   + vlTOPp->VerilatedTesterWrapper__DOT__R82));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3276__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3276__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3277__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3277__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3278__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3278__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3279__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3279__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3280__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3280__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3281__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3281__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3282__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3282__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3283__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3283__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3284__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3284__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3285__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3285__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3286__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3286__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3287__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3287__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3288__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3288__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3289__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3289__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3290__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3290__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3291__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3291__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3292__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3292__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3293__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3293__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3294__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3294__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3295__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3295__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3296__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3296__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3297__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3297__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3298__PROF__TesterWrapper__l6499(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3298__PROF__TesterWrapper__l6499\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regMax));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3300__PROF__TesterWrapper__l1145(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3300__PROF__TesterWrapper__l1145\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T34 
        = (0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3301__PROF__TesterWrapper__l1132(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3301__PROF__TesterWrapper__l1132\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T22 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3302__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3302__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3303__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3303__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3304__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3304__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
        = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
            << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3305__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3305__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3306__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3306__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3307__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3307__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3308__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3308__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
        = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
            << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3309__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3309__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3310__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3310__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3311__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3311__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3312__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3312__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
        = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
            << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3313__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3313__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3314__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3314__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T33 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3315__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3315__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T34 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3316__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3316__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
        = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
            << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3317__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3317__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3318__PROF__TesterWrapper__l1121(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3318__PROF__TesterWrapper__l1121\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T14 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3319__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3319__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3320__PROF__TesterWrapper__l594(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3320__PROF__TesterWrapper__l594\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3324__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3324__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3325__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3325__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3326__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3326__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3327__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3327__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3328__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3328__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3329__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3329__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3330__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3330__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3331__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3331__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3332__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3332__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3333__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3333__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3334__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3334__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3335__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3335__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3336__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3336__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3337__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3337__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3338__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3338__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3339__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3339__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3340__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3340__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3341__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3341__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3342__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3342__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3343__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3343__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3344__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3344__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3345__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3345__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3346__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3346__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3347__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3347__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3348__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3348__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3349__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3349__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3350__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3350__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3351__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3351__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3352__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3352__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3353__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3353__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3354__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3354__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3355__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3355__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3356__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3356__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3357__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3357__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3358__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3358__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3359__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3359__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3360__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3360__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3361__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3361__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3362__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3362__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3363__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3363__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3364__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3364__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3365__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3365__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3366__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3366__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3367__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3367__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R16 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3368__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3368__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R20 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3369__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3369__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R16 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3370__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3370__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R20 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3371__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3371__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R16 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3372__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3372__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R20 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3373__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3373__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R16 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3374__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3374__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R20 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3375__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3375__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T11 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3376__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3376__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3377__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3377__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3378__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3378__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3379__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3379__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3380__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3380__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3381__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3381__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc 
        = (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3382__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3382__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
        = (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3383__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3383__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
        = (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3384__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3384__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
        = (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3385__PROF__TesterWrapper__l2470(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3385__PROF__TesterWrapper__l2470\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3386__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3386__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4 
        = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_neg)
                     ? (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult))
                     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3387__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3387__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R8 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3388__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3388__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4 
        = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_neg)
                     ? (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult))
                     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3389__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3389__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R8 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3390__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3390__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4 
        = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_neg)
                     ? (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult))
                     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3391__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3391__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R8 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3392__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3392__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4 
        = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_neg)
                     ? (- (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult))
                     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3393__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3393__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R8 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3394__PROF__TesterWrapper__l11566(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3394__PROF__TesterWrapper__l11566\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__T3 
        = (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3395__PROF__TesterWrapper__l6974(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3395__PROF__TesterWrapper__l6974\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T136 
        = ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3396__PROF__TesterWrapper__l6984(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3396__PROF__TesterWrapper__l6984\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T145 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3397__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3397__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3398__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3398__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3399__PROF__ResultInstrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3399__PROF__ResultInstrGen__l233\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[6U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[6U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[6U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3400__PROF__ExecInstrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3400__PROF__ExecInstrGen__l233\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[6U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[6U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[6U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3401__PROF__FetchInstrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3401__PROF__FetchInstrGen__l233\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[6U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[6U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[3U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[4U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[4U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[5U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[5U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[6U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3402__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3402__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U] = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U];
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3403__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l624(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3403__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l624\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[3U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3404__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l426(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3404__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l426\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[3U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3405__PROF__TesterWrapper__l6499(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3405__PROF__TesterWrapper__l6499\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__limitReached 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regMax));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3406__PROF__TesterWrapper__l8591(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3406__PROF__TesterWrapper__l8591\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T28 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
           & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
              >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3407__PROF__ExecAddrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3407__PROF__ExecAddrGen__l233\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[3U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3408__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l381(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3408__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l381\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[3U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3409__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3409__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R24 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3410__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3410__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R24 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3411__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3411__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R24 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3412__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3412__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R24 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3413__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3413__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T15) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T13;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrDst;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3414__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3414__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrSrc;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3415__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3415__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3416__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3416__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows 
            = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                << 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                             >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3417__PROF__TesterWrapper__l1190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3417__PROF__TesterWrapper__l1190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T48 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3418__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3418__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 
        = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3419__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3419__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 
        = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3420__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3420__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 
        = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3421__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3421__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386 
            = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3422__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3422__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3 
        = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3423__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3423__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372 
            = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_8_fu_191_p2)
                ? 0U : (0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3424__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3424__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
        [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3425__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l397(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3425__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l397\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_data_out 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)
            ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B
            : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3426__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l560(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3426__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l560\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 
        = (0x30fffffffffULL & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3427__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l326(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3427__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l326\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 1U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 
            = ((0x3f000000000ULL & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309) 
               | (0xfffffffffULL & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_fu_227_p8));
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 
            = ((0xffffffffffULL & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309) 
               | ((QData)((IData)((3U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_fu_227_p8 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3428__PROF__TesterWrapper__l12091(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3428__PROF__TesterWrapper__l12091\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T40 = (0xffU 
                                                & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33) 
                                                   - (IData)(8U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3429__PROF__TesterWrapper__l12082(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3429__PROF__TesterWrapper__l12082\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T31 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25) 
                                                & (0U 
                                                   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3430__PROF__TesterWrapper__l12093(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3430__PROF__TesterWrapper__l12093\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T42 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25) 
                                                & (0U 
                                                   != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3431__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3431__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_l_reg_668 
            = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3432__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3432__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup 
            = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                << 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                             >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3433__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3433__PROF__Q_srl__l160\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
        = ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
           & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3434__PROF__TesterWrapper__l3189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3434__PROF__TesterWrapper__l3189\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T37 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes 
           - (IData)(8U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3435__PROF__TesterWrapper__l3194(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3435__PROF__TesterWrapper__l3194\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T42 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3436__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3436__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_Result_4_i_reg_663 
            = (0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
                         << 8U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
                                   >> 0x18U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3437__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l297(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3437__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l297\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3438__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3438__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision 
            = (0xfU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                        << 0x1fU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                                     >> 1U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3439__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l295(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3439__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l295\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 1U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3440__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l473(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3440__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l473\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3441__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3441__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
        [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3442__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3442__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3443__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3443__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3444__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3444__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3445__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3445__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3446__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3446__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3447__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3447__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3448__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3448__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3449__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3449__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3450__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3450__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3451__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3451__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3452__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3452__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3453__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3453__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T14 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3454__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3454__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T23 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3455__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3455__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3456__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3456__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3457__PROF__TesterWrapper__l2645(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3457__PROF__TesterWrapper__l2645\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = 0U;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T0) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T13;
            } else {
                if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = 0U;
                }
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3458__PROF__TesterWrapper__l12925(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3458__PROF__TesterWrapper__l12925\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__R17 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__T4) {
            vlTOPp->VerilatedTesterWrapper__DOT__R17 
                = ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U] 
                    << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
                              >> 0x1aU));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3459__PROF__TesterWrapper__l11601(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3459__PROF__TesterWrapper__l11601\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3460__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3460__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
        [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3461__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3461__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T3 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3462__PROF__TesterWrapper__l5567(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3462__PROF__TesterWrapper__l5567\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T10;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3463__PROF__TesterWrapper__l5107(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3463__PROF__TesterWrapper__l5107\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T13;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3464__PROF__TesterWrapper__l4578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3464__PROF__TesterWrapper__l4578\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T13;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3466__PROF__TesterWrapper__l5567(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3466__PROF__TesterWrapper__l5567\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_deq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T13;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3468__PROF__TesterWrapper__l5107(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3468__PROF__TesterWrapper__l5107\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_deq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T16;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3470__PROF__TesterWrapper__l4578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3470__PROF__TesterWrapper__l4578\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_deq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T16;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3471__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3471__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
        [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3472__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3472__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_m_reg_638 
            = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[0U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3473__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l413(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3473__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l413\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_reg_153 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_reg_153 = 1U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3474__PROF__TesterWrapper__l8585(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3474__PROF__TesterWrapper__l8585\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T22 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
           & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
              >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3475__PROF__TesterWrapper__l8588(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3475__PROF__TesterWrapper__l8588\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T25 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
           & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
              >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3476__PROF__TesterWrapper__l8580(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3476__PROF__TesterWrapper__l8580\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T16 
        = (1U & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
                   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
                  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
                 >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3477__PROF__TesterWrapper__l5957(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3477__PROF__TesterWrapper__l5957\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T1 
        = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__regDecodeErrors);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3478__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3478__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3479__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l336(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3479__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l336\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352 
            = ((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[0U]) 
               * (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[1U]));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3480__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l463(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3480__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l463\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3481__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l992(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3481__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l992\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[3U];
    } else {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[0U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[1U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[2U];
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3482__PROF__TesterWrapper__l1101(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3482__PROF__TesterWrapper__l1101\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range)
            ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__rhs_range)
            : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__lhs_range));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3483__PROF__TesterWrapper__l1123(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3483__PROF__TesterWrapper__l1123\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3484__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l662(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3484__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l662\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358 
        = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3485__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3485__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 1U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358 
            = ((0xfff0000U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358) 
               | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_m_reg_331));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3486__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3486__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
        [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3487__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3487__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes 
            = (0xffffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                             << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                          >> 0x10U)));
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes 
                = (0xffffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                                 << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
                                              >> 0x10U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3488__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3488__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377 
            = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_8_fu_191_p2)
                           ? (((0xffffU & ((IData)(1U) 
                                           + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104))) 
                               == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_n_reg_337))
                               ? 0U : ((IData)(1U) 
                                       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104)))
                           : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3489__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3489__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3490__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3490__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start 
            = (0x1ffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                          << 0x1aU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                       >> 6U)));
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start 
                = (0x1ffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
                              << 0x1aU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
                                           >> 6U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3491__PROF__TesterWrapper__l578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3491__PROF__TesterWrapper__l578\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3492__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3492__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row 
            = (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                          >> 0x10U));
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row 
                = (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                              >> 0x10U));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3493__PROF__TesterWrapper__l2544(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3493__PROF__TesterWrapper__l2544\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__T6) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T19) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 
                    = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[0U])));
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3494__PROF__TesterWrapper__l2957(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3494__PROF__TesterWrapper__l2957\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3495__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3495__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3496__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3496__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3497__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3497__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count 
            = (0xffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                        >> 8U));
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count 
                = (0xffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                            >> 8U));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3498__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l433(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3498__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l433\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3499__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l944(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3499__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l944\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728 
        = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3500__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3500__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 1U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728 
            = ((0xfff0000U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728) 
               | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3501__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3501__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3502__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3502__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
           == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3503__PROF__TesterWrapper__l1270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3503__PROF__TesterWrapper__l1270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes 
            = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes 
                = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3504__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l453(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3504__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l453\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3505__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l393(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3505__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l393\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
        if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773;
        } else {
            if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3506__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3506__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3507__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3507__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3508__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3508__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3509__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3509__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3510__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3510__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3511__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3511__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3512__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3512__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3513__PROF__TesterWrapper__l6597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3513__PROF__TesterWrapper__l6597\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3518__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3518__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T8) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = 0U;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = 1U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3519__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3519__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
            ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3520__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l162(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3520__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l162\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
    } else {
        if ((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone)))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 
                = (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)
                          ? (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2))
                          : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3521__PROF__FetchInstrGen__l109(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3521__PROF__FetchInstrGen__l109\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
            ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3522__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3522__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 1U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739 
            = (0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3523__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l483(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3523__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l483\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798 
            = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_1_reg_241) 
               < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3524__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3524__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563 
            = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
                         << 0x18U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
                                      >> 8U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3525__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3525__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_tiles_m_reg_1500 
            = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3526__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3526__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T8) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = 1U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3527__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3527__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
            ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3528__PROF__TesterWrapper__l12132(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3528__PROF__TesterWrapper__l12132\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T72 = vlTOPp->VerilatedTesterWrapper__DOT__mem
        [(0x3ffffffU & (IData)((0xffffffffffffULL & 
                                (vlTOPp->VerilatedTesterWrapper__DOT__R82 
                                 >> 3U))))];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3529__PROF__TesterWrapper__l12925(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3529__PROF__TesterWrapper__l12925\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__R75 = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__T12) {
            vlTOPp->VerilatedTesterWrapper__DOT__R75 
                = vlTOPp->VerilatedTesterWrapper__DOT__T79;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__R75 
                    = (0xffffffffffffULL & (((QData)((IData)(
                                                             vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U])) 
                                             << 0x37U) 
                                            | (((QData)((IData)(
                                                                vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U])) 
                                                << 0x17U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U])) 
                                                  >> 9U))));
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3530__PROF__TesterWrapper__l11471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3530__PROF__TesterWrapper__l11471\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_deq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__T3;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3531__PROF__TesterWrapper__l76(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3531__PROF__TesterWrapper__l76\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 1U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3532__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3532__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T8) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
        } else {
            if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = 1U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3533__PROF__TesterWrapper__l3411(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3533__PROF__TesterWrapper__l3411\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
            ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3534__PROF__TesterWrapper__l7498(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3534__PROF__TesterWrapper__l7498\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T16 
        = ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3535__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3535__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3536__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3536__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3537__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3537__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3538__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3538__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3539__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3539__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount = 0U;
    } else {
        if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount = 0U;
        } else {
            if ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T34;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3540__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3540__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3541__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3541__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3542__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3542__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3543__PROF__TesterWrapper__l11373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3543__PROF__TesterWrapper__l11373\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3544__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3544__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3545__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3545__PROF__Q_srl__l177\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0ULL;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3546__PROF__TesterWrapper__l11471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3546__PROF__TesterWrapper__l11471\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->reset) {
        vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4 = 0U;
    } else {
        if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq) {
            vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4 
                = vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__T6;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3547__PROF__TesterWrapper__l9446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3547__PROF__TesterWrapper__l9446\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev 
        = (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3551__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3551__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527 
            = (0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
                         << 8U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
                                   >> 0x18U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3552__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3552__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535 
            = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
                     >> 0x1eU));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3553__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3553__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542 
            = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
                     >> 0x1fU));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3554__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l847(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3554__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l847\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_12_reg_1850 
            = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2)
                         ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612)
                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2)
                             ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2)
                             : ((IData)(0xffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3555__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l854(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3555__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l854\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
          & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_4_reg_1840 
            = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2)
                         ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612)
                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2)
                             ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2)
                             : ((IData)(0xffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3556__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l860(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3556__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l860\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
                 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_8_reg_1830 
            = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2)
                         ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612)
                         : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2)
                             ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2)
                             : ((IData)(0xffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3557__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l734(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3557__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l734\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_9_fu_1176_p3;
    } else {
        if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
                & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
               & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
              & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_3_fu_1020_p3;
        } else {
            if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
                    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
                   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
                  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
                    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_6_fu_863_p3;
            } else {
                if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
                     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                        >> 2U))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
                        = (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519));
                }
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3558__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l812(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3558__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l812\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_s_reg_1859 
            = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_phi_mux_i_1_reg2mem_phi_fu_187_p4);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3559__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l554(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3559__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l554\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
    } else {
        if ((1U & (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage6_subdone)) 
                    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                       >> 9U)) | ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone)) 
                                  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                                     >> 4U))))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 
                = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0;
        } else {
            if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
                 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                    >> 2U))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
            }
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3560__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3560__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_fu_621_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3561__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3561__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
                   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556 
            = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
                           << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
                                        >> 0x10U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3562__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3562__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3563__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l694(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3563__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l694\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_3_fu_1345_p3;
    } else {
        if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 2U))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146 = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3564__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l890(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3564__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l890\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp30_reg_1820 
            = (0xffffU & ((IData)((0xffffffffffffULL 
                                   & VL_EXTENDS_QQ(48,45, 
                                                   (0x1fffffffffffULL 
                                                    & VL_MULS_QQQ(45,45,45, 
                                                                  (0x1fffffffffffULL 
                                                                   & VL_EXTENDS_QI(45,27, 
                                                                                (0x7ffffffU 
                                                                                & ((IData)(0x7ffffffU) 
                                                                                + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2))))), 
                                                                  (0x1fffffffffffULL 
                                                                   & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3565__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3565__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3566__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3566__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
               & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                  >> 3U)))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763 
            = (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3567__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l666(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3567__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l666\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
             & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781))) 
            & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
           | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
               & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
              & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001)))) 
          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
         & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
            >> 4U))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_1_fu_1325_p3;
    } else {
        if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
             & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
                >> 2U))) {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154 = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3568__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l878(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3568__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l878\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2) 
            & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
          & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
             >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp22_reg_1805 
            = (0xffffU & ((IData)((0xffffffffffffULL 
                                   & VL_EXTENDS_QQ(48,45, 
                                                   (0x1fffffffffffULL 
                                                    & VL_MULS_QQQ(45,45,45, 
                                                                  (0x1fffffffffffULL 
                                                                   & VL_EXTENDS_QI(45,27, 
                                                                                (0x7ffffffU 
                                                                                & ((IData)(0x7ffffffU) 
                                                                                + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2))))), 
                                                                  (0x1fffffffffffULL 
                                                                   & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
                          + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3589__PROF__TesterWrapper__l6503(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3589__PROF__TesterWrapper__l6503\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__T2 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached)
            ? 0U : (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3632__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3632__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T6 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3633__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3633__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3650__PROF__TesterWrapper__l6503(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3650__PROF__TesterWrapper__l6503\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__T2 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__limitReached)
            ? 0U : (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3663__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3663__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3664__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3664__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3666__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l270(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3666__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l270\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3669__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l280(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3669__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l280\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3680__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3680__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3684__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3684__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3690__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3690__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3691__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3691__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3692__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3692__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3693__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3693__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3694__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3694__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3695__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3695__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3696__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3696__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3697__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3697__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3698__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3698__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T8 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3699__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3699__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3700__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3700__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T29 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3701__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3701__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3703__PROF__TesterWrapper__l2647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3703__PROF__TesterWrapper__l2647\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3725__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3725__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3729__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3729__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0] 
            = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3733__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l290(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3733__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l290\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3739__PROF__TesterWrapper__l576(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3739__PROF__TesterWrapper__l576\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T3 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
            ? 0U : (0x3ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3740__PROF__TesterWrapper__l600(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3740__PROF__TesterWrapper__l600\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T19 
        = (3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
                  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15)
                      ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))
                  : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3741__PROF__TesterWrapper__l589(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3741__PROF__TesterWrapper__l589\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T11 
        = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
                      + (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15) 
                          & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5))
                          ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow)
                          : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3748__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3748__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3749__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3749__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3755__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3755__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3756__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3756__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 
        = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3757__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3757__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3758__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3758__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 
        = ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3795__PROF__TesterWrapper__l837(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3795__PROF__TesterWrapper__l837\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U] 
        = ((0xfffff000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T72) 
                           << 0xcU)) | ((0xc00U & (
                                                   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart) 
                                                    + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)) 
                                                   << 0xaU)) 
                                        | (0x3ffU & 
                                           ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
                                            + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U] 
        = ((0xfffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T72) 
                      >> 0x14U)) | (0xfffff000U & ((IData)(
                                                           (vlTOPp->VerilatedTesterWrapper__DOT__T72 
                                                            >> 0x20U)) 
                                                   << 0xcU)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U] 
        = (0xfffU & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__T72 
                              >> 0x20U)) >> 0x14U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3796__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3796__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U] 
        = vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram
        [vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3824__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3824__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
        = vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3843__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3843__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R1 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3844__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3844__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3845__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3845__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3846__PROF__TesterWrapper__l1892(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3846__PROF__TesterWrapper__l1892\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3847__PROF__TesterWrapper__l5719(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3847__PROF__TesterWrapper__l5719\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3848__PROF__TesterWrapper__l5719(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3848__PROF__TesterWrapper__l5719\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3849__PROF__TesterWrapper__l5719(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3849__PROF__TesterWrapper__l5719\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3850__PROF__TesterWrapper__l5719(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3850__PROF__TesterWrapper__l5719\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3851__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3851__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3852__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3852__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3853__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3853__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3854__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3854__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3855__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3855__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3856__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3856__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3857__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3857__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3858__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3858__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3859__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3859__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3860__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3860__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3861__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3861__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3862__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3862__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3863__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3863__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3864__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3864__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3865__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3865__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3866__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3866__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3867__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3867__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3868__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3868__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3869__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3869__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3870__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3870__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3871__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3871__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3872__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3872__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3873__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3873__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3874__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3874__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3875__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3875__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3876__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3876__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3877__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3877__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3878__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3878__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3879__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3879__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3880__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3880__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3881__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3881__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3882__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3882__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3883__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3883__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3884__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3884__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3885__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3885__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3886__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3886__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3887__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3887__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3888__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3888__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3889__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3889__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3890__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3890__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3891__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3891__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3892__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3892__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3893__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3893__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3894__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3894__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3895__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3895__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R17 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3896__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3896__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R21 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3897__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3897__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3898__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3898__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3899__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3899__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3900__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3900__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3901__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3901__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3902__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3902__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3903__PROF__TesterWrapper__l70(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3903__PROF__TesterWrapper__l70\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T15 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3904__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3904__PROF__Q_srl__l202\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    } else {
        if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
            } else {
                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
                } else {
                    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                         & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
                    } else {
                        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                             & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
                        }
                    }
                }
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3905__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3905__PROF__Q_srl__l202\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ 
            = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16;
    } else {
        if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
            } else {
                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
                } else {
                    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                         & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
                    } else {
                        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                             & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
                        }
                    }
                }
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ 
                = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state)) 
                   & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3906__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3906__PROF__Q_srl__l202\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
            = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)
                ? 1U : 0U);
    } else {
        if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
            } else {
                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
                } else {
                    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                         & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
                    } else {
                        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                             & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
                        }
                    }
                }
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
                = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                    ? ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState))
                        ? 2U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
                                 ? 2U : 1U)) : 0U);
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3907__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3907__PROF__Q_srl__l202\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    } else {
        if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
            } else {
                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
                } else {
                    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                         & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
                    } else {
                        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                             & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
                        }
                    }
                }
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
                = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state)) 
                   & ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState))
                       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
                       : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
                           ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
                              - (IData)(1U)) : 0U)));
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3908__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3908__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T2 
        = (0x1ffffffffULL & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_v)
                              ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_clear)
                                   ? 0ULL : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_acc_shift)
                                              ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc)) 
                                                 << 1U)
                                              : (((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc 
                                                                      >> 0x1fU)))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc))))) 
                                 + (((QData)((IData)(
                                                     ((0x80U 
                                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4))
                                                       ? 0x1ffffffU
                                                       : 0U))) 
                                     << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4))))
                              : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3909__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3909__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T2 
        = (0x1ffffffffULL & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v)
                              ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear)
                                   ? 0ULL : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
                                              ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
                                                 << 1U)
                                              : (((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
                                                                      >> 0x1fU)))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))) 
                                 + (((QData)((IData)(
                                                     ((0x80U 
                                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
                                                       ? 0x1ffffffU
                                                       : 0U))) 
                                     << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))))
                              : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3910__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3910__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T2 
        = (0x1ffffffffULL & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v)
                              ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear)
                                   ? 0ULL : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
                                              ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
                                                 << 1U)
                                              : (((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
                                                                      >> 0x1fU)))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))) 
                                 + (((QData)((IData)(
                                                     ((0x80U 
                                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
                                                       ? 0x1ffffffU
                                                       : 0U))) 
                                     << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))))
                              : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3911__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3911__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T2 
        = (0x1ffffffffULL & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v)
                              ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear)
                                   ? 0ULL : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
                                              ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
                                                 << 1U)
                                              : (((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
                                                                      >> 0x1fU)))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))) 
                                 + (((QData)((IData)(
                                                     ((0x80U 
                                                       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
                                                       ? 0x1ffffffU
                                                       : 0U))) 
                                     << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))))
                              : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3912__PROF__TesterWrapper__l2470(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3912__PROF__TesterWrapper__l2470\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3913__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3913__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R9 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3914__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3914__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3915__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3915__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3916__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3916__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3917__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3917__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T6 
        = (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3918__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3918__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ptr_match 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4) 
           == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3919__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3919__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R25 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3920__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3920__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3921__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3921__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3922__PROF__TesterWrapper__l2021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3922__PROF__TesterWrapper__l2021\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25 
        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3923__PROF__TesterWrapper__l68(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3923__PROF__TesterWrapper__l68\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T13 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3924__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3924__PROF__Q_srl__l202\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
            = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)
                ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem
                : 0U);
    } else {
        if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
            } else {
                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
                     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
                        = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem;
                } else {
                    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                         & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
                    } else {
                        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
                             & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
                        }
                    }
                }
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
                = ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
                    ? ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState))
                        ? 0U : ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
                                 ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
                                [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
                                 : 0U)) : 0U);
        }
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3925__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3925__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrDst 
            = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
                << 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
                             >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3926__PROF__TesterWrapper__l68(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3926__PROF__TesterWrapper__l68\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 
        = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
           + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3927__PROF__TesterWrapper__l7646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3927__PROF__TesterWrapper__l7646\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrSrc 
            = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] 
                << 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
                             >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3928__PROF__TesterWrapper__l70(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3928__PROF__TesterWrapper__l70\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 
        = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
           & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3929__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3929__PROF__Q_srl__l202\n"); );
    VTesterWrapper* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    } else {
        if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
            if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
                 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
            } else {
                if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
                     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
                } else {
                    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
                         & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                        vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
                    } else {
                        if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
                             & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
                            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
                        }
                    }
                }
            }
        } else {
            vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
        }
    }
}
