{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 07 19:39:54 2009 " "Info: Processing started: Sat Feb 07 19:39:54 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_verilog -c test_verilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_verilog -c test_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_verilog.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_verilog " "Info: Found entity 1: test_verilog" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Info: Found entity 1: dflip" {  } { { "gates.v" "" { Text "C:/Users/Robert/verilog/gates.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 rslatch " "Info: Found entity 2: rslatch" {  } { { "gates.v" "" { Text "C:/Users/Robert/verilog/gates.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file custom_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_clock " "Info: Found entity 1: custom_clock" {  } { { "custom_clock.v" "" { Text "C:/Users/Robert/verilog/custom_clock.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_extras.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clock_extras.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Info: Found entity 1: clock_div" {  } { { "clock_extras.v" "" { Text "C:/Users/Robert/verilog/clock_extras.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 get_clock " "Info: Found entity 2: get_clock" {  } { { "clock_extras.v" "" { Text "C:/Users/Robert/verilog/clock_extras.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom16 " "Info: Found entity 1: rom16" {  } { { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_verilog.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at test_verilog.v(28): instance has no name" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_verilog.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at test_verilog.v(30): instance has no name" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LED test_verilog.v(30) " "Error (10161): Verilog HDL error at test_verilog.v(30): object \"LED\" is not declared" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Error: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 07 19:39:55 2009 " "Error: Processing ended: Sat Feb 07 19:39:55 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
