
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 304.730 ; gain = 94.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-3876] $readmem data file 'a_vec.mem' is read successfully [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-3876] $readmem data file 'b_vec.mem' is read successfully [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/new/top.v:40]
INFO: [Synth 8-638] synthesizing module 'floating_point_MAC' [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/.Xil/Vivado-17252-Scott-Surface/realtime/floating_point_MAC_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'floating_point_MAC' (1#1) [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/.Xil/Vivado-17252-Scott-Surface/realtime/floating_point_MAC_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 341.207 ; gain = 131.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 341.207 ; gain = 131.344
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/.Xil/Vivado-17252-Scott-Surface/floating_point_MAC/floating_point_MAC.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'floating_point_MAC' instantiated as 'fmac' [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/new/top.v:60]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/.Xil/Vivado-17252-Scott-Surface/dcp/floating_point_MAC_in_context.xdc] for cell 'fmac'
Finished Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/.Xil/Vivado-17252-Scott-Surface/dcp/floating_point_MAC_in_context.xdc] for cell 'fmac'
Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 691.395 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'fmac' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/.Xil/Vivado-17252-Scott-Surface/floating_point_MAC/floating_point_MAC.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fmac. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[4]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[3]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[2]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[1]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[0]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i_reg[31]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |floating_point_MAC |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |floating_point_MAC |     1|
|2     |BUFG               |     1|
|3     |LUT3               |     3|
|4     |FDRE               |    35|
|5     |IBUF               |     1|
|6     |OBUF               |    32|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 691.395 ; gain = 109.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 691.395 ; gain = 481.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 691.395 ; gain = 464.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 691.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 10:42:37 2017...
