<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='981' ll='983' type='iterator_range&lt;llvm::SDNode::value_iterator&gt; llvm::SDNode::values() const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='185' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer3RunEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer10LegalizeOpEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='175' u='c' c='_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5883' u='c' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5884' u='c' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='2309' u='c' c='_ZNK4llvm21HexagonTargetLowering14isHvxOperationEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1345' u='c' c='_ZL12lowerDSPIntrN4llvm7SDValueERNS_12SelectionDAGEj'/>
