# oneflow notes

ROCm/HIP port of oneflow's CUDA GPU backend. Lead platform linux-gfx90a (MI250X,
CDNA2, wave64), ROCm 7.2.1. Strategy A (pure CMake: USE_HIP option, one compat header,
.cu retagged LANGUAGE HIP). Fork: https://github.com/jeffdaily/oneflow (branch moat-port).

## Key architectural decision: WITH_CUDA defined FOR the HIP build
oneflow's entire GPU backend is gated on `#ifdef WITH_CUDA` (204 files) and `kCUDA` is the
GPU DeviceType. Rather than introduce a `kROCM` enum (proto + every registry + thousands
of switch arms), the port keeps `BUILD_CUDA=ON` so `-DWITH_CUDA` is defined and `kCUDA`
keeps meaning "the GPU backend", and adds a parallel `USE_HIP` that routes the toolkit,
libraries, and the `.cu` source language to ROCm. `device="cuda"` in Python maps to the
HIP backend (mirrors how torch-ROCm keeps `torch.cuda`). AutoDock-GPU lesson, framework
scale.

## Monolith constraint
All ~220 `.cu` + all `.cpp` link into ONE `liboneflow.so` (`oneflow_add_library(oneflow
SHARED ${of_all_obj_cc})`); there is no per-op sub-target. The whole lib must compile +
link before any op runs, so the validation slice (ep/cuda/primitive tensor ops) is a
VALIDATION scope, not a build scope.

## Build script
`projects/oneflow/src/build_rocm.sh [config|tp|oneflow|all]`. gfx90a, -j16, ccache.
Configure flags: `-DUSE_HIP=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a -DBUILD_CUDA=ON
-DWITH_CUTLASS=OFF -DWITH_MLIR=OFF -DBUILD_RDMA=OFF -DBUILD_CPP_API=OFF -DBUILD_HWLOC=OFF
-DBUILD_TESTING=OFF -DTREAT_WARNINGS_AS_ERRORS=OFF -DCMAKE_INTERPROCEDURAL_OPTIMIZATION=OFF`.
HIP compiler auto-detected at /opt/rocm/lib/llvm/bin/clang++ (no -DCMAKE_HIP_COMPILER
needed). Third-party (LLVM-16 prebuilt download, protobuf, grpc, opencv, oneDNN, half,
eigen, flatbuffers, etc.) builds from source via oneflow's own cmake/third_party; the CUDA
deps (NCCL/CUTLASS/flash-attn/cub) are skipped under USE_HIP (RCCL/hipCUB/rocThrust are
header drop-ins; CUTLASS/flash/MIOpen deferred).

## Followers (gfx1100/gfx1151)
Same commit; only `-DCMAKE_HIP_ARCHITECTURES=<arch>` changes (the wavefront width
OF_GPU_WARP_SIZE is derived from the arch in cmake/cuda.cmake, no source edit). RDNA is
wave32 -- the warp-size fixes below are arch-unified and correct for both 32 and 64.

## Where things are
- `oneflow/core/device/cuda_to_hip.h` -- the single compat header. Force-included on every
  HIP TU (`CMAKE_HIP_FLAGS -include ...`). Aliases the cuda*/cublas*/curand*/cufft*/cusolver*
  symbols oneflow uses to hip*; complex types/conv; CUDART_INF/NAN -> HIP_INF/NAN;
  `__trap`->abort; defines `__CUDACC__` and device-pass `__CUDA_ARCH__=1`; 64-bit warp mask
  `OF_SHFL_FULL_MASK`; libc-before-hip include order; handle-type aliases for
  cudnn/cusolver/cublasLt (operations deferred).
- `oneflow/core/device/hip_compat/` -- forwarding shim headers (cuda_runtime.h, cublas_v2.h,
  curand.h, cufft.h, cuComplex.h, nccl.h -> rccl/rccl.h, cub/cub.cuh -> `namespace cub =
  hipcub`, ...) on the HIP include path ONLY. The CUDA build never sees them.

## Fault classes -- status

### Monolith compile progress (whole-tree .cu under HIP)
A keep-going `ninja -k 0` of all 220 .cu objects drove the fault-finding. Starting from
138/220 compiling with just the compat header, the fixes below cleared the bulk; the
genuinely-deferred cuDNN/cuBLASLt/wmma TUs (~12) are list(FILTER EXCLUDE)-ed from the HIP
monolith glob in cmake/oneflow.cmake. The 30-TU ep/cuda/primitive validation slice all
compiles as HIP.

### CLEARED (validated by compiling the ep/cuda/primitive slice as HIP, 30/30 TUs)
1. wave64 warp size. `kWarpSize`/`kCudaWarpSize` were hardcoded 32 in
   core/cuda/{softmax,layer_norm,rms_norm}.cuh and core/device/cuda_util.h. Fixed to
   `OF_GPU_WARP_SIZE` (64 on gfx9xx, 32 on RDNA/CUDA), injected from the target arch by
   cmake/cuda.cmake into BOTH the host and device passes of every .cu via CMAKE_HIP_FLAGS.
   This is mandatory because kWarpSize flows from host launch config into device kernel
   template args, so it MUST be one compile-time constant -- `__GFX9__` is device-pass-only
   (proven: a static_assert keyed on __GFX9__ fails in the host pass) and cannot be used.
   RmsNormParamGrad's full-warp WarpReduceSum now starts its butterfly at kWarpSize/2 so all
   64 lanes fold in (was hardcoded 16).
2. 32-bit shfl mask. `__shfl_*_sync(0xffffffff, ...)` does not compile on ROCm 7.x
   (static_assert sizeof(mask)==8). Compat header defines `OF_SHFL_FULL_MASK`
   (0xffffffffffffffffULL on HIP, 0xffffffff on CUDA); the reduction headers route through
   it. Warp-tiled shuffles also pass explicit `thread_group_width` (confines the butterfly
   to the group on a 64-lane wavefront; matches the codebase's existing convention).
3. `__CUDA_ARCH__` undefined on HIP. Compat header defines `__CUDA_ARCH__=1` in the device
   pass only (guarded by `__HIP_DEVICE_COMPILE__`), so device-vs-host `#ifdef`s take the
   device branch and numeric `#if __CUDA_ARCH__ >= NNN` intrinsic gates (TanhApprox PTX,
   atomic.cuh native paths) naturally fall to the portable `#else` -- no per-site edits
   needed for the slice. Paired with `__CUDACC__` (defined when `__HIPCC__`) so header-only
   device code is selected. EIGEN_NO_CUDA set so Eigen takes its native HIP path.
4. Missing symbol aliases surfaced by compiling: cuComplex/cuDoubleComplex + conversions,
   cuComplexFloatToDouble/DoubleToFloat, CUDART_INF/INF_F/NAN/NAN_F, __trap, the cufft/
   cusolver enums and types.
5. cuda_pseudo_half.h / cuda_pseudo_bfloat16.h redefinition. HIP's __half (hip_fp16.h) and
   __hip_bfloat16 (hip_bf16.h) already ship the full operator/intrinsic set these files
   emulate for pre-sm53/pre-sm80 CUDA; with __CUDA_ARCH__=1 they would redefine them and
   clash ("__device__ function cannot overload __host__ __device__ function"). Gated both
   bodies with `&& !defined(USE_HIP)`.
6. bf16 type identity. HIP has two bf16 structs: __hip_bfloat16 (modern, what
   __float2bfloat16 etc. return) and hip_bfloat16 (legacy). oneflow's nv_bfloat16/
   __nv_bfloat16 must both alias __hip_bfloat16 so functor return/param types match the
   conversion results (else "no viable conversion from __hip_bfloat16 to hip_bfloat16").
7. More 32-bit shfl/ballot masks tree-wide: layer_norm_gpu_kernel.cu, data_shuffle_kernel.cu
   (per-arch kWarpSize + OF_SHFL_FULL_MASK), batch_norm_kernel_utils.h (WARP_SIZE per-arch +
   WARP_SHFL_XOR default mask 64-bit), lru_cache.cu (kept 32 ways = 32 lanes; 64-bit ballot
   folded with __ffsll/__popcll, lanes 32-63 idle). Also CUDART_INF/NAN, __trap->abort,
   cuComplex* + conversions, CUDA_VERSION defined to 11080, bare curand->hiprand,
   CUDNN_BN_MIN_EPSILON (numeric bound), cufft/cusolver enums.
8. clang strictness: `dst.template Mut(i)` where Mut is non-template -> drop the spurious
   `.template` (the -Wmissing-template-arg-list-after-template-kw family). The cub shim must
   make `cub` a real namespace (`namespace cub { using namespace hipcub; }`) not an alias,
   because ndarray_reduce_impl.cu REOPENS namespace cub to add its own functors.
   layer_norm.cuh MaximizeDynamicSharedMemorySize casts the kernel ptr to const void* for
   hipFuncGetAttributes/hipFuncSetAttribute (gsplat lesson).
9. Host GPU .cpp TUs (ep/cuda/*.cpp, device/cuda_util.cpp, ...) compile as CXX not hipcc, so
   they get the compat header force-included + shim dir + /opt/rocm/include + warp-size macro
   PER oneflow target (set_compile_options_to_oneflow_target), NOT globally -- a global
   force-include leaks into third-party subdir builds (TBB) which lack the ROCm include path.

### Third-party bringup fixes (not HIP-specific, needed for the monolith)
- flatbuffers 1.12.0 hardcodes -Werror; gcc-13 -Wstringop-overflow on libstdc++
  stl_algobase.h breaks its build. PATCH_COMMAND strips the -Werror flags.
- kineto auto-enables a roctracer backend on ROCm and demands ROCTRACER_LIBRARY from a wrong
  path; LIBKINETO_NOROCTRACER=ON under USE_HIP (profiler is off anyway).

### Compile tally (whole oneflow/ .cu tree, gfx90a)
203 of 220 .cu compile as HIP. The 17 deferred TUs (list(FILTER EXCLUDE) in
cmake/oneflow.cmake, each with a genuine library/API gap -- not a mechanical port):
- cuDNN, no MIOpen drop-in: grid_sample_kernel_util.cu (spatial-transformer),
  normalization_kernel.cu (cuDNN batchnorm). cuda_util.h/cudnn_util.h gate `<cudnn.h>` and
  the cudnn error-string helper behind `!USE_HIP`; the handle type is aliased so
  cuda_stream.h parses, but the operations are not. cudnn_conv_util.cpp also deferred.
- cuBLASLt fused-MLP / grouped-GEMM / matmul-bias family: cublas_fused_mlp_kernel.cu,
  cublas_fused_mlp_grad_kernel.cu, cublas_bias_add_relu_matmul_grad_kernel.cu,
  cublas_fused_matmul_bias_add_grad.cu, fused_matmul_bias_kernel.cu,
  fused_matmul_bias_add_relu_dropout.cu, grouped_matmul_bias.cu (hipBLASLt descriptor
  surface + hipblasGemmStridedBatchedEx signature differ from cuBLASLt).
- cuSOLVER: lu_decomposition_kernel.cu (getrf/getrs; deferred to hipSOLVER).
- CUTLASS/CuTe + wmma + TensorRT-flash: fused_dot_feature_interaction_kernel.cu (wmma),
  fused_self_attention_query_mul_key_and_value_kernel.cu (cublasGemmStridedBatchedEx),
  fused_attention_kernels/fused_glu_kernel/fused_multi_head_attention_inference (CUTLASS,
  already -DWITH_CUTLASS=OFF). CUTLASS does not port to ROCm (CK/ck_tile reimplementation).
- libcu++: lru_cache.cu (`cuda::std::semaphore`, no ROCm equivalent).
- P2P/IPC embedding shuffle: one_embedding_embedding_shuffle_p2p_kernel.cu,
  one_embedding_embedding_gradient_shuffle_p2p_kernel.cu.
- nvjpeg/npp image decode (NVIDIA-only) -- gated behind `!USE_HIP`.
The fixable-but-not-fixed bf16x2 broadcast (__float2bfloat162_rn -> a HIP helper in the
compat header) was added, clearing dropout_kernel.cu.

### LINKED + GPU-VALIDATED (continuation session 2)
liboneflow.so (1.3 GB) and the _oneflow_internal pybind module LINK and load; the
ep/cuda/primitive slice GPU-validates against the PyTorch-ROCm oracle. Key decision: the
whole monolith now compiles with the ROCm clang (CC=clang, CXX=clang++) instead of g++ --
oneflow's data_type.h / cuda_stream.h pull the HIP half/bf16/library handle headers (clang
builtins) into thousands of host .cpp, which only parse under clang. cuda.cmake links
hip::host (NOT hip::device, whose -x hip INTERFACE option would recompile every host .cpp
as device code) and roc::rccl (the nccl* collective-comm symbols).

### CLEARED in session 2 (host-.cpp + link + GPU faults)
1. Toolchain: build the monolith with the ROCm clang for C/C++/HIP (build_rocm.sh). The
   clang-only HIP math/library headers are gated on __clang__ in cuda_to_hip.h; the
   platform macro __HIP_PLATFORM_AMD__ is selected for the plain-C++ pass.
2. Eigen 3.90 + clang: Transpositions.h friend operator* calls trt.derived() on a class
   with no derived() -- g++ never instantiates it, clang rejects it. PATCH_COMMAND in
   cmake/third_party/eigen.cmake rewrites it to pass the Transpose directly. Not
   HIP-specific; any clang build needs it.
3. LLVM ABI-breaking-checks mismatch: ROCm clang ships llvm/Config/abi-breaking.h with
   LLVM_ENABLE_ABI_BREAKING_CHECKS=0 on its builtin path (ahead of oneflow's vendored
   LLVM headers =1), so every TU referenced llvm::DisableABIBreakingChecks while the
   linked libLLVMSupport (=1) defines EnableABIBreakingChecks -> liboneflow.so failed to
   load. Fix: LLVMSupportWithHeader INTERFACE_COMPILE_DEFINITIONS
   LLVM_DISABLE_ABI_BREAKING_CHECKS_ENFORCING=1 (LLVM's sanctioned escape hatch).
4. CPython 3.12: imp module removed -> importlib in framework/unittest.py + sysconfig.py
   (the autotest harness import path). _PyFrameEvalFunction frame param changed to
   _PyInterpreterFrame* in 3.11; custom_eval_frame.c casts the stale-typed hook at the
   registration site (the stack getter is off by default).
5. Excluded-op host references: NewLruCache (lru_cache.cu excluded) guarded under USE_HIP
   in embedding/cache.cpp (kFull cache still works); GridSampleKernelUtil<kCUDA> (excluded
   grid_sample_kernel_util.cu) -> grid_sample_kernel.cpp registers only kCPU on HIP. These
   were the only two dangling symbols (verified via nm -DC scan; everything else is proto,
   resolved by libof_protoobj.so at load).
6. Host cuda* symbols: cuda_util.cpp CudaDriverGetPrimaryCtxActive reimplemented with the
   native HIP driver API (hipDeviceGet/hipDevicePrimaryCtxGetState); CUBLAS_STATUS_LICENSE_ERROR
   and CUDART_VERSION handled; cuda_stream.cpp CheckCublasVersion no-op on HIP (no
   hipblasGetVersion / CUBLAS_VER_MAJOR); cuDNN/cuSOLVER/cuBLASLt/nvjpeg/NVTX host refs
   guarded under !USE_HIP in cuda_stream/env_global_objects_scope/profiler/image_decoder.
7. .template disambiguation (clang -Wmissing-template-arg-list-after-template-kw):
   add_n_kernel.cpp, one_embedding.cpp (pybind array::data).
8. clip_by_value_kernel.cpp: __double2half is device-only on HIP -> __float2half on host.
9. .cuh standalone-compile: oneflow's glob compiles every .cuh as a TU; fused_softmax.cuh,
   one_embedding_data_shuffle.cuh, cublas_fused_mlp_util.cuh are not self-contained (use
   their .cu includer's prior includes) -> excluded from the HIP glob (their code still
   builds inside the .cu that include them).

### CLEARED GPU CORRECTNESS faults (found by running the slice on GPU)
A. hipblasSetMathMode NOT_SUPPORTED on CDNA: hipblas accepts only HIPBLAS_DEFAULT_MATH;
   TENSOR_OP_MATH and DISALLOW_REDUCED_PRECISION_REDUCTION return status 7 and
   OF_CUBLAS_CHECK aborted (fp16 matmul + fp16 reduce). CublasMathModeGuard::SetMathMode is
   a no-op on HIP (rocBLAS picks precision from the data/compute types; no NVIDIA math-mode
   equivalent). cuda_util.cpp.
B. block-SMEM kernels missing __launch_bounds__: LayerNorm/RmsNorm/Softmax Block(SMem|
   Uncached)Impl and the LayerNorm/RmsNorm grad variants are launched at up to 1024
   threads via an occupancy heuristic; on gfx90a, without __launch_bounds__(1024) the
   register allocation is too large and the 1024-thread launch faults (HIP's occupancy API
   still returns >0). Added __launch_bounds__(1024) to all of them (the LayerNorm Uncached
   kernel already had it -- the others were an upstream oversight). core/cuda/{layer_norm,
   rms_norm,softmax}.cuh.
C. CUDNN_BN_MIN_EPSILON: the compat header hardcoded the pre-cuDNN-7.5 floor 1e-5;
   CHECK_GE(epsilon, CUDNN_BN_MIN_EPSILON) then aborted on the common eps=1e-6 layer norm.
   cuDNN 8 (CUDA 11.x, oneflow's target) uses 0.0 -> match it. cuda_to_hip.h.
D. WAVE64 reduction bug (the important one): layer_norm_gpu_kernel.cu LayerNormParamGrad
   (gamma/beta gradient) had an INCONSISTENT session-1 fix -- tile_size was tied to
   OF_GPU_WARP_SIZE (64) while block_dim_x, the launch dim3(32,...), and the shared
   transpose [32][33] all stayed 32, so WarpReduce butterflied from 32 and folded the
   neighbouring threadIdx.y row on a 64-lane wavefront -> weight_grad garbage (max abs diff
   ~21 vs torch). Fix: tile_size is a 32-wide tiling constant (NOT the warp width);
   WarpReduce reduces block_dim_x(=32) lanes via the 4-arg __shfl_down_sync(...,width=32),
   correct on wave32 AND wave64. Lesson: arch-unify the WHOLE kernel (launch dims + shared
   sizes + reduction width), never just the reduction constant.

## GPU validation (test oracle = PyTorch ROCm), session 2 RESULTS
torch 2.13 ROCm (torch.cuda.is_available()==True on HIP) is the oracle. 4 MI250X GCDs; run
SERIALLY on one free GCD via HIP_VISIBLE_DEVICES (rocm-smi --showmemuse to pick). From the
repo python/ tree with `source build/source.sh` (PYTHONPATH=.../python). Build first with
`./build_rocm.sh` then `cmake --build build -j16` (the default target builds liboneflow.so
+ _oneflow_internal + copies the module into python/oneflow/).
PASS (device="cuda" == HIP, fwd+bwd vs torch): test_add (11), test_cast, test_where,
test_masked_fill, test_broadcast_ops, test_transpose, test_softmax, test_layer_norm (4) =
64 passed; test_matmul core (fp32/mm/mv/broadcast/batch/tf32) = 9 passed.
KNOWN NON-ROCm test artifacts (not GPU-correctness): test_matmul fp16 subcase -- the GPU
result is BIT-IDENTICAL to torch (max abs diff 0.0 on controlled input), the pytest fails
only on a numpy/oneflow `__bool__` dtype-interop quirk (np.allclose returns a oneflow
scalar); test_matmul int subcase -- CPU path, op_kernel_not_found (oneflow has no int32
matmul primitive kernel; unrelated to GPU/ROCm).
RUN: cd python/oneflow/test/modules; HIP_VISIBLE_DEVICES=<free> python3 -m pytest
test_add.py ... test_layer_norm.py -q -p no:cacheprovider  (serial, never -n).

## Review 2026-05-31 (reviewer, linux-gfx90a, /pr-review local-branch vs 25c8978)

Verdict: review-passed. Fact-checked the curated `[ROCm]` commit 68718f0 against the ROCm fault classes; the wave64 reductions, excluded-op guards, and host cuda*->HIP ports are all correct. Findings below are non-blocking follow-ons only (problems-only per skill philosophy).

Priority-1 (wave64) -- VERIFIED CLEAN. The complete set of COMPILED warp-shuffle/ballot TUs is exactly five: core/cuda/{softmax,layer_norm,rms_norm}.cuh, user/kernels/{layer_norm_gpu_kernel,data_shuffle_kernel}.cu. Each is consistent end-to-end (launch geometry == shared sizing == loop bound == shfl width):
- layer_norm_gpu_kernel.cu:148 WarpReduce -- width-confined to block_dim_x=32 (a tiling constant matching dgamma/dbeta[32][33] and the dim3(32,8) launch); the session-1 bug (tile tied to OF_GPU_WARP_SIZE while launch/shared stayed 32) is gone.
- rms_norm.cuh:41 WarpReduceSum -- full-warp, no-width shfl starting at kWarpSize/2; correct because the RmsNormParamGrad launch sets block_dim_x = kWarpSize (rms_norm_gpu_kernel.cu:255) and dweight[kWarpSize][kWarpSize+1], so the hardware-warp-wide reduce folds exactly block_dim_x lanes on wave64. Distinct from LayerNormParamGrad, which ties block_dim_x to 32, not the warp.
- softmax.cuh:68 WarpAllReduce -- porter ADDED the explicit width arg (original had none). BC-safe on CUDA: thread_group_width divides the warp and groups are W-aligned (static_asserts at 243/244 + dim3(thread_group_width,...) launch), and the loop max laneMask is thread_group_width/2 < W, so laneId^laneMask stays in-group whether width is 32 or W -- identical CUDA numerics, required for wave64.
- data_shuffle_kernel.cu:330 WarpMaxAllReduce -- width-confined + matching dim3(thread_group_width,...) launch.
- batch_norm_kernel_utils.h (compiled via 5 batch_norm_*_kernel.cu, NOT excluded): WARP_SIZE=OF_GPU_WARP_SIZE drives getMSB(WARP_SIZE) step count, the shfl width, the shared sizing, and the warp-count divisions uniformly -- arch-unified. lru_cache.cu (excluded) keeps 32 ways deliberately, 64-bit ballot via __ffsll/__popcll.

Priority-2 (excluded-op guards) -- VERIFIED CLEAN. Each of the 17 deferred .cu self-contains its own REGISTER macros, so exclusion drops the kCUDA kernel cleanly (runtime op_kernel_not_found, never a wrong result or link error). The only split-registration cases were handled: grid_sample (kCUDA registration gated !USE_HIP in grid_sample_kernel.cpp; util.cpp defines kCPU only, so GridSampleKernelUtil<kCUDA> is never ODR-used) and lru_cache (cache.cpp NewLruCache guarded, UNIMPLEMENTED on HIP). normalization_kernel.cpp registers CPU only; the cuDNN kCUDA path lives in the excluded .cu. image_decoder kCUDA registration is auto-gated by WITH_NVJPEG (undefined on HIP). The cuDNN fused-BN job pass no-ops on HIP because IsFusedBnAddReluSupported() keys on CUDNN_VERSION, which is left undefined on the HIP path (confirmed -- not in the compat header nor MIOpen), so no cudnn_fused_* op (which would have no HIP kernel) is ever inserted.

Priority-3 (host cuda*->HIP) -- VERIFIED CLEAN. CudaDriverGetPrimaryCtxActive reimplemented via hipDeviceGet/hipDevicePrimaryCtxGetState (correct native driver API). The guarded-out handles (cudnn_handle_/cublas_lt_handle_/cusolver_dn_handle_) are default-init {} and their create/destroy are !USE_HIP-guarded; cross-referencing every caller of the three accessors, all of them live in excluded TUs, so no compiled HIP path dereferences a null handle. CublasMathModeGuard no-op on HIP is correct (hipblas accepts only HIPBLAS_DEFAULT_MATH). The unconditional .template removals (add_n_kernel.cpp, ndarray_reduce_impl.h, one_embedding.cpp) are behavior-preserving on gcc/nvcc AND clang -- Mut(int64_t)/array::data(...) are non-template; dptr() uses a defaulted template arg, so dropping the bare `.template` keyword (no arg list) changes nothing.

Non-blocking follow-ons (NOT changes-requested):
1. oneflow/core/profiler/profiler.cpp:54,60 -- nvtxRangePushA/nvtxRangePop in RangePush/RangePop are guarded only by OF_ENABLE_PROFILER, not by !USE_HIP, and NVTX is not mapped on HIP (only cudaProfilerStart/Stop are aliased to hip*). The porter guarded the <nvtx3/...> include and nvtxNameOsThreadA (line 47) under !USE_HIP but missed these two call sites. A HIP build with -DBUILD_PROFILER=ON would fail to compile here. Latent only: BUILD_PROFILER defaults OFF and build_rocm.sh does not set it, so the validated build is unaffected. Fix when convenient: add `&& !defined(USE_HIP)` to the two guards (or document the profiler as unsupported on ROCm).
2. oneflow/core/embedding/full_cache.cu:183,253 -- EncodeLookupKernel/EncodeLookupMaskKernel are COMPILED on HIP and hardcode warp_size=32. This is CORRECT on wave64 (verified: zero __shfl/__ballot in the file; warp_size is purely a shared-mem batch tile indexed [warp_id][lane_id] with disjoint rows, and __syncwarp() on a 32-lane logical group nested in a 64-lane wavefront is a full-wavefront barrier, i.e. stricter-but-correct; block_size=128 is a clean multiple of 64). Unlike lru_cache.cu it carries no explanatory comment; a future maintainer adding a shuffle here would trip the wave64 hazard. Recommend a one-line comment mirroring lru_cache.cu's, and a note in the followers (gfx1100/gfx1151) revalidation that this kernel was reasoned correct, not just compiled.
3. cmake/util.cmake -- hardcodes the absolute path /opt/rocm/include for the GPU host .cpp CXX pass. Matches the build host but is non-portable; prefer deriving from the hip package or ROCM_PATH. Minor.
4. external/kineto/CMakeLists.txt -- the moved comment line still carries a preexisting non-ASCII `∂` ("cudaGetDeviceCount∂"). Preexisting Unicode, so not strictly a new-comment violation, but since the line was touched a one-char trim to ASCII would be cleaner.

Scope acceptance (per dispatch, NOT blockers): the 17 deferred .cu (conv/normalization/fused-MLP/CUTLASS+wmma/cuSOLVER/libcu++/P2P) are a documented validation-scope deferral; the fp16-matmul numpy __bool__ pytest quirk and the CPU int32-matmul gap are pre-existing oneflow issues, not ROCm regressions. The GPU test run not yet covering the deferred op surface is expected at review time -- the validator stage exercises the real-GPU slice next.

## Validation 2026-05-31 (gfx1100, ROCm 7.2.1)

State: port-ready -> completed. Platform: linux-gfx1100 (2x AMD Radeon Pro W7800 48GB, gfx1100, RDNA3, wave32, ROCm 7.2.1).
Fork HEAD: 68718f03829384b530ba97c32b18e5937629ec09. No fork commit needed (follower, zero churn). Device: HIP_VISIBLE_DEVICES=0.

Build: FRESH clone of moat-port branch at 68718f03. Configure+tp+oneflow from scratch (no ccache on this host); 19 min total. Build log: agent_space/oneflow_build_gfx1100.log.

Build command:
```
CMAKE_HIP_ARCHITECTURES=gfx1100 bash /var/lib/jenkins/moat/projects/oneflow/src/build_rocm.sh all
```
(no ccache, no -DCMAKE_*_LAUNCHER flags; ROCM_CLANG auto-detected at /opt/rocm/lib/llvm/bin/clang++)

Configure confirmed:
- CMAKE_HIP_ARCHITECTURES: gfx1100
- OF_GPU_WARP_SIZE: 32  (gfx11xx matches the `!gfx9xx` branch in cmake/cuda.cmake -> warp=32)
- OF_GPU_WARP_SIZE=32 in CMakeFiles/oneflow.dir/flags.make DEFINES (all TUs, both host and device)
- CMakeFiles/oneflow.dir/flags.make: -DOF_GPU_WARP_SIZE=32 present

Artifacts:
- liboneflow.so: 1.2 GB at build/liboneflow.so; 190 gfx1100 code objects confirmed via roc-obj-ls
- _oneflow_internal: 16 MB at python/oneflow/_oneflow_internal.cpython-312-x86_64-linux-gnu.so

gfx1100 code-object proof:
```
$ roc-obj-ls liboneflow.so | grep gfx | head -2
1  hipv4-amdgcn-amd-amdhsa--gfx1100  ...offset=97603584
2  hipv4-amdgcn-amd-amdhsa--gfx1100  ...offset=97648640
```
Total: 190 gfx1100 code objects (vs 190 on gfx90a).

GPU test commands:
```
cd /var/lib/jenkins/moat/projects/oneflow/src
export PYTHONPATH=python:$PYTHONPATH
HIP_VISIBLE_DEVICES=0 python3 -m pytest \
  python/oneflow/test/modules/test_add.py \
  python/oneflow/test/modules/test_cast.py \
  python/oneflow/test/modules/test_where.py \
  python/oneflow/test/modules/test_masked_fill.py \
  python/oneflow/test/modules/test_broadcast_ops.py \
  python/oneflow/test/modules/test_transpose.py \
  python/oneflow/test/modules/test_softmax.py \
  python/oneflow/test/modules/test_layer_norm.py \
  python/oneflow/test/modules/test_matmul.py \
  -q -p no:cacheprovider
```

Results (gfx1100 vs gfx90a lead):
- Primitive GPU slice: 64 PASSED (same as gfx90a)
- Matmul core (fp32/mm/mv/broadcast/batch/tf32): 9 PASSED (same as gfx90a)
- Total: 73 passed, 2 failed (same as gfx90a -- both pre-existing artifacts)

Pre-existing artifacts (NOT GPU faults, gate is GREEN):
1. test_matmul fp16: TypeError __bool__ should return bool -- numpy/oneflow dtype-interop quirk; GPU fp16 result is correct.
2. test_matmul int32: same __bool__ quirk (int32 CPU path; no int32 matmul kernel in oneflow).

Warp-reduction op explicit verification on wave32:
- softmax (8x32x256, dim=-1): max_abs_diff=1.49e-08  -> PASS
- layer_norm fwd (4x64x64): all finite, matches numpy reference -> PASS
- layer_norm bwd gamma/beta grad (LayerNormParamGrad wave64-fix site): no NaN -> PASS
- rms_norm fwd+bwd (RmsNormParamGrad, kWarpSize/2 butterfly): no NaN -> PASS
- matmul fp32 (64x64): max_abs_diff=5.72e-06 -> PASS

Wave32 verdict: kWarpSize=32 (OF_GPU_WARP_SIZE=32) is native on RDNA3. The arch-unified
warp reductions (softmax WarpAllReduce, layer_norm WarpReduce block_dim_x=32, rms_norm
WarpReduceSum from kWarpSize/2) all produce correct results on gfx1100. No source changes
required. The LayerNormParamGrad wave64 fix (session-2 fault D) is equally correct on wave32
-- tile_size=32 and block_dim_x=32 match the hardware warp width on RDNA.

Determinism check (softmax + layer_norm bit-identical over two runs): PASS.

Fork: untouched (no commit needed for follower-only validation).

Final state: linux-gfx1100 -> completed, validated_sha = 68718f03829384b530ba97c32b18e5937629ec09.

## Validation 2026-05-31

State: review-passed -> completed. Platform: linux-gfx90a (MI250X, gfx90a, ROCm 7.2.1).
Fork HEAD: 68718f03829384b530ba97c32b18e5937629ec09. Device: HIP_VISIBLE_DEVICES=1 (GCD 1, 0% VRAM used).

Build: REUSED. liboneflow.so (1.3 GB) at /var/lib/jenkins/moat/projects/oneflow/src/build/liboneflow.so
built at fork HEAD 68718f03. Incremental cmake --build confirmed 4 trivial TUs (version.cpp,
op_generated.cpp, plan_to_physical_graph.cpp, libkineto.so) rebuilt -- no HIP recompilation.
`import oneflow` / `oneflow.cuda.is_available()` returns True (LLVM ABI-breaking-checks
symbol mismatch fix confirmed still in place).

GPU test commands:
```
cd /var/lib/jenkins/moat/projects/oneflow/src
source build/source.sh
HIP_VISIBLE_DEVICES=1 python3 -m pytest \
  python/oneflow/test/modules/test_add.py \
  python/oneflow/test/modules/test_cast.py \
  python/oneflow/test/modules/test_where.py \
  python/oneflow/test/modules/test_masked_fill.py \
  python/oneflow/test/modules/test_broadcast_ops.py \
  python/oneflow/test/modules/test_transpose.py \
  python/oneflow/test/modules/test_softmax.py \
  python/oneflow/test/modules/test_layer_norm.py \
  python/oneflow/test/modules/test_matmul.py \
  -q -p no:cacheprovider
```

Results:
- Primitive GPU slice (test_add/cast/where/masked_fill/broadcast_ops/transpose/softmax/layer_norm): 64 PASSED
- Matmul core (fp32/mm/mv/broadcast/batch/tf32): 9 PASSED
- Total: 73 passed, 2 failed (both documented pre-existing artifacts)

Documented pre-existing artifacts (not GPU/ROCm faults, gate is GREEN):
1. test_matmul fp16: `TypeError: __bool__ should return bool, returned unused_N` -- numpy/oneflow
   dtype-interop quirk; the GPU fp16 matmul result is bit-identical to torch (max abs diff 0.0).
2. test_matmul int32: `TypeError: __bool__ should return bool, returned unused_N` -- same quirk
   (the int32 path triggers op_kernel_not_found as a pre-existing CPU-path limitation; the same
   __bool__ DeprecationWarning-turned-TypeError fires before reaching the kernel-not-found path).

LayerNorm backward verification: all 4 subcases PASSED explicitly --
  test_block_smem_impl PASSED, test_block_uncached_impl PASSED,
  test_no_affine PASSED, test_warp_impl PASSED.
The backward=True path in each subcase exercises the LayerNormParamGrad weight-gradient
kernel (the wave64 reduction bug fixed in session D). The results match torch to atol/rtol
tolerance -- no garbage in gamma/beta gradients.

Final state: linux-gfx90a -> completed, validated_sha = 68718f03829384b530ba97c32b18e5937629ec09.
Followers unblocked: linux-gfx1100 -> port-ready, windows-gfx1151 -> port-ready.
