# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/ram_256x8.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:47 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:35:47 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:47 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:35:47 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:47 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:35:48 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:48 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:35:48 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:48 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:35:48 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:48 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:35:48 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:35:48 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/ram_256x8.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_fetch_fifo
# -- Compiling module lut_wrapper
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module ram_256x8
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	top_tb
# End time: 20:35:48 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:35:50 on Apr 06,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.lut_wrapper(fast)
# Loading work.bram_intf(fast__5)
# Loading work.lut_fetch(fast)
# Loading work.lut_fetch_fifo(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading work.ram_256x8(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.lut(fast)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
run -a
#       29216 bytes read from test_data/x_768.bin to addr   805306368.
#         176 bytes read from test_data/gamma_lo.bin to addr   536870912.
#         176 bytes read from test_data/gamma_hi.bin to addr   536870912.
#         176 bytes read from test_data/beta_scaled.bin to addr   536870912.
# mem[176*2:176*2+1] = f6 ea
# continue
# continue
# continue
# continue
# Read address=0x20000000, burstcount=  11
# Read address=0x200000b0, burstcount=  11
# Read address=0x20000160, burstcount=  11
# Read address=0x30000000, burstcount=  11
# Read address=0x300000b0, burstcount=  11
# Read address=0x30000160, burstcount=  11
# Read address=0x30000210, burstcount=  11
# Read address=0x300002c0, burstcount=  11
# Read address=0x30000370, burstcount=  11
# Read address=0x30000420, burstcount=  11
# Read address=0x300004d0, burstcount=  11
# Read address=0x30000580, burstcount=  11
# Read address=0x30000630, burstcount=  11
# Read address=0x300006e0, burstcount=  11
# Read address=0x30000790, burstcount=  11
# Read address=0x30000840, burstcount=  11
# Read address=0x300008f0, burstcount=  11
# Read address=0x300009a0, burstcount=  11
# Read address=0x30000a50, burstcount=  11
# Read address=0x30000b00, burstcount=  11
# Read address=0x30000bb0, burstcount=  11
# Read address=0x30000c60, burstcount=  11
# Read address=0x30000d10, burstcount=  11
# Read address=0x30000dc0, burstcount=  11
# Read address=0x30000e70, burstcount=  11
# Read address=0x30000f20, burstcount=  11
# Read address=0x30000fd0, burstcount=  11
# Read address=0x30001080, burstcount=  11
# Read address=0x30001130, burstcount=  11
# Read address=0x300011e0, burstcount=  11
# Read address=0x30001290, burstcount=  11
# Read address=0x30001340, burstcount=  11
# Read address=0x300013f0, burstcount=  11
# Read address=0x300014a0, burstcount=  11
# Read address=0x30001550, burstcount=  11
# Read address=0x30001600, burstcount=  11
# Read address=0x300016b0, burstcount=  11
# Read address=0x30001760, burstcount=  11
# Read address=0x30001810, burstcount=  11
# Read address=0x300018c0, burstcount=  11
# Read address=0x30001970, burstcount=  11
# Read address=0x30001a20, burstcount=  11
# Read address=0x30001ad0, burstcount=  11
# Read address=0x30001b80, burstcount=  11
# Read address=0x30001c30, burstcount=  11
# Read address=0x30001ce0, burstcount=  11
# Read address=0x30001d90, burstcount=  11
# Read address=0x30001e40, burstcount=  11
# Read address=0x30001ef0, burstcount=  11
# Read address=0x30001fa0, burstcount=  11
# Read address=0x30002050, burstcount=  11
# Read address=0x30002100, burstcount=  11
# Read address=0x300021b0, burstcount=  11
# Read address=0x30002260, burstcount=  11
# Read address=0x30002310, burstcount=  11
# Read address=0x300023c0, burstcount=  11
# Read address=0x30002470, burstcount=  11
# Read address=0x30002520, burstcount=  11
# Read address=0x300025d0, burstcount=  11
# Read address=0x30002680, burstcount=  11
# Read address=0x30002730, burstcount=  11
# Read address=0x300027e0, burstcount=  11
# Read address=0x30002890, burstcount=  11
# Read address=0x30002940, burstcount=  11
# Read address=0x300029f0, burstcount=  11
# Read address=0x30002aa0, burstcount=  11
# Read address=0x30002b50, burstcount=  11
# Read address=0x30002c00, burstcount=  11
# Read address=0x30002cb0, burstcount=  11
# Read address=0x30002d60, burstcount=  11
# Read address=0x30002e10, burstcount=  11
# Read address=0x30002ec0, burstcount=  11
# Read address=0x30002f70, burstcount=  11
# Read address=0x30003020, burstcount=  11
# Read address=0x300030d0, burstcount=  11
# Read address=0x30003180, burstcount=  11
# Read address=0x30003230, burstcount=  11
# Read address=0x300032e0, burstcount=  11
# Read address=0x30003390, burstcount=  11
# Read address=0x30003440, burstcount=  11
# Read address=0x300034f0, burstcount=  11
# Read address=0x300035a0, burstcount=  11
# Read address=0x30003650, burstcount=  11
# Read address=0x30003700, burstcount=  11
# Read address=0x300037b0, burstcount=  11
# Read address=0x30003860, burstcount=  11
# Read address=0x30003910, burstcount=  11
# Read address=0x300039c0, burstcount=  11
# Read address=0x30003a70, burstcount=  11
# Read address=0x30003b20, burstcount=  11
# Read address=0x30003bd0, burstcount=  11
# Read address=0x30003c80, burstcount=  11
# Read address=0x30003d30, burstcount=  11
# Read address=0x30003de0, burstcount=  11
# Read address=0x30003e90, burstcount=  11
# Read address=0x30003f40, burstcount=  11
# Read address=0x30003ff0, burstcount=  11
# Read address=0x300040a0, burstcount=  11
# Read address=0x30004150, burstcount=  11
# Read address=0x30004200, burstcount=  11
# Read address=0x300042b0, burstcount=  11
# Read address=0x30004360, burstcount=  11
# Read address=0x30004410, burstcount=  11
# Read address=0x300044c0, burstcount=  11
# Read address=0x30004570, burstcount=  11
# Read address=0x30004620, burstcount=  11
# Read address=0x300046d0, burstcount=  11
# Read address=0x30004780, burstcount=  11
# Read address=0x30004830, burstcount=  11
# Read address=0x300048e0, burstcount=  11
# Read address=0x30004990, burstcount=  11
# Read address=0x30004a40, burstcount=  11
# Read address=0x30004af0, burstcount=  11
# Read address=0x30004ba0, burstcount=  11
# Read address=0x30004c50, burstcount=  11
# Read address=0x30004d00, burstcount=  11
# Read address=0x30004db0, burstcount=  11
# Read address=0x30004e60, burstcount=  11
# Read address=0x30004f10, burstcount=  11
# Read address=0x30004fc0, burstcount=  11
# Read address=0x30005070, burstcount=  11
# Read address=0x30005120, burstcount=  11
# Read address=0x300051d0, burstcount=  11
# Read address=0x30005280, burstcount=  11
# Read address=0x30005330, burstcount=  11
# Read address=0x300053e0, burstcount=  11
# Read address=0x30005490, burstcount=  11
# Read address=0x30005540, burstcount=  11
# Read address=0x300055f0, burstcount=  11
# Read address=0x300056a0, burstcount=  11
# Read address=0x30005750, burstcount=  11
# Read address=0x30005800, burstcount=  11
# Read address=0x300058b0, burstcount=  11
# Read address=0x30005960, burstcount=  11
# Read address=0x30005a10, burstcount=  11
# Read address=0x30005ac0, burstcount=  11
# Read address=0x30005b70, burstcount=  11
# Read address=0x30005c20, burstcount=  11
# Read address=0x30005cd0, burstcount=  11
# Read address=0x30005d80, burstcount=  11
# Read address=0x30005e30, burstcount=  11
# Read address=0x30005ee0, burstcount=  11
# Read address=0x30005f90, burstcount=  11
# Read address=0x30006040, burstcount=  11
# Read address=0x300060f0, burstcount=  11
# Read address=0x300061a0, burstcount=  11
# Read address=0x30006250, burstcount=  11
# Read address=0x30006300, burstcount=  11
# Read address=0x300063b0, burstcount=  11
# Read address=0x30006460, burstcount=  11
# Read address=0x30006510, burstcount=  11
# Read address=0x300065c0, burstcount=  11
# Read address=0x30006670, burstcount=  11
# Read address=0x30006720, burstcount=  11
# Read address=0x300067d0, burstcount=  11
# Read address=0x30006880, burstcount=  11
# Read address=0x30006930, burstcount=  11
# Read address=0x300069e0, burstcount=  11
# Read address=0x30006a90, burstcount=  11
# Read address=0x30006b40, burstcount=  11
# Read address=0x30006bf0, burstcount=  11
# Read address=0x30006ca0, burstcount=  11
# Read address=0x30006d50, burstcount=  11
# Read address=0x30006e00, burstcount=  11
# Read address=0x30006eb0, burstcount=  11
# Read address=0x30006f60, burstcount=  11
# Read address=0x30007010, burstcount=  11
# Read address=0x300070c0, burstcount=  11
# Read address=0x30007170, burstcount=  11
# Write address=0x30010000, burstcount=  11
#      131072 bytes write to wt_mem.bin from addr   805306368.
# ** Note: $stop    : simulation/testbench/soc_system_bfm.sv(151)
#    Time: 950420 ns  Iteration: 1  Instance: /top_tb/u0
# Break in Module soc_system at simulation/testbench/soc_system_bfm.sv line 151
quit -sim
# End time: 20:52:21 on Apr 06,2025, Elapsed time: 0:16:31
# Errors: 0, Warnings: 0
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/ram_256x8.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:23 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:52:23 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:23 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:52:23 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:23 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:52:23 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:24 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:52:24 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:24 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:52:24 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:24 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:52:24 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:52:24 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/ram_256x8.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_fetch_fifo
# -- Compiling module lut_wrapper
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# ** Error: (vlog-13069) design_rtl/register_file/rf_ram.sv(111): near "}": syntax error, unexpected '}', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module ram_256x8
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 20:52:24 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/ram_256x8.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:07 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 20:53:07 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:07 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 20:53:07 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:07 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 20:53:07 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:07 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 20:53:08 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:08 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 20:53:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:08 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 20:53:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:53:08 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/ram_256x8.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_fetch_fifo
# -- Compiling module lut_wrapper
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module ram_256x8
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	top_tb
# End time: 20:53:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:53:14 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Error: design_rtl/support/plexer.sv(12): Width specified can not be zero and negative.
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=3.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/ram_256x8.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:04:28 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/ram_256x8.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_fetch_fifo
# -- Compiling module lut_wrapper
# ** Error: design_rtl/exec_unit/lut/lut_wrapper.sv(78): (vlog-2730) Undefined variable: 'fetch_sub_idx'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module ram_256x8
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 21:04:28 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/ram_256x8.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:43 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 21:07:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:43 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 21:07:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:43 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 21:07:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:43 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 21:07:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:44 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 21:07:44 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:44 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 21:07:44 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:07:44 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/ram_256x8.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_fetch_fifo
# -- Compiling module lut_wrapper
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module ram_256x8
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	top_tb
# End time: 21:07:44 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:53:14 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/support/plexer.sv(12): Width specified can not be zero and negative.
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vvm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fetch_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_wrapper(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_ldst(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=8.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:53:14 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/support/plexer.sv(12): Width specified can not be zero and negative.
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vvm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fetch_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_wrapper(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_ldst(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=7, Warnings=13.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/testbench/elaborate.tcl PAUSED at line 11
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/ram_256x8.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:07 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 21:09:07 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:07 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 21:09:07 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:08 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 21:09:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:08 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 21:09:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:08 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 21:09:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:08 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 21:09:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:09:08 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/ram_256x8.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_fetch_fifo
# -- Compiling module lut_wrapper
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module ram_256x8
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# 
# Top level modules:
# 	rmio_pipeline
# 	pio32_f2h
# 	pio32_h2f
# 	rf_ram_mux
# 	top_tb
# End time: 21:09:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/testbench/elaborate.tcl
# top_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver top_tb 
# Start time: 20:53:14 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
# ** Warning: $MODEL_TECH/../intel/verilog/src/sgate.v(320): (vopt-2718) [TFMPC] - Missing connection for port 'sclr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "stmm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vvm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fetch_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_wrapper(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_ldst(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fetch(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "layernorm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=7, Warnings=18.
# Loading sv_std.std
# Loading work.hps_bfm_pkg(fast)
# Loading work.avmm_raw_intf(fast)
# Loading work.avmm_sdram_bfm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sdram_intf(fast__1)
# Loading work.sdram_read_intf(fast__1)
# Loading work.soc_system(fast)
# Loading work.avmm_raw_intf(fast__2)
# Loading work.avmm_sdram_wrapper(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
# Loading work.design_top(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# Loading work.rmio_intf(fast__3)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
# Loading work.decoder(fast)
# Loading work.rf_wrapper(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_mux(fast)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__3)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_ldst(fast)
# Loading work.rf_move(fast)
# Loading work.eu_top(fast)
# Loading work.sdram_read_mux(fast)
# Loading work.stmm_wrapper(fast)
# Loading work.priority_encoder(fast)
# Loading work.bram_intf(fast__4)
# Loading work.stmm_fetch(fast)
# Loading work.ram_176x1408(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.StMM(fast)
# Loading work.vvm(fast)
# Loading work.int18_to_fp16(fast)
# Loading sgate_ver.oper_add(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading sgate_ver.oper_add(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading sgate_ver.oper_add(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading sgate_ver.oper_add(fast__3)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading sgate_ver.oper_mux(fast)
# Loading work.mult_fp16(fast)
# Loading sgate_ver.oper_add(fast__4)
# Loading lpm_ver.lpm_add_sub(fast__4)
# Loading sgate_ver.oper_add(fast__5)
# Loading lpm_ver.lpm_add_sub(fast__5)
# Loading sgate_ver.oper_add(fast__6)
# Loading lpm_ver.lpm_add_sub(fast__6)
# Loading sgate_ver.oper_add(fast__7)
# Loading lpm_ver.lpm_add_sub(fast__7)
# Loading sgate_ver.oper_mult(fast)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading sgate_ver.oper_mux(fast__1)
# Loading work.fp16_to_int16(fast)
# Loading sgate_ver.oper_add(fast__8)
# Loading lpm_ver.lpm_add_sub(fast__8)
# Loading sgate_ver.oper_add(fast__9)
# Loading lpm_ver.lpm_add_sub(fast__9)
# Loading work.saturate(fast)
# Loading work.layernorm_wrapper(fast)
# Loading work.layernorm_fetch(fast)
# Loading work.layernorm(fast)
# Loading work.gamma_path(fast)
# Loading work.uint16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__10)
# Loading lpm_ver.lpm_add_sub(fast__10)
# Loading work.rsqrt(fast)
# Loading sgate_ver.oper_add(fast__11)
# Loading lpm_ver.lpm_add_sub(fast__11)
# Loading sgate_ver.oper_mult(fast__1)
# Loading lpm_ver.lpm_mult(fast__1)
# Loading sgate_ver.oper_mux(fast__2)
# Loading work.count_down(fast)
# Loading work.int16_to_fp16(fast)
# Loading sgate_ver.oper_add(fast__12)
# Loading lpm_ver.lpm_add_sub(fast__12)
# Loading work.saturate(fast__1)
# Loading work.saturate(fast__2)
# Loading work.count_down(fast__1)
# Loading work.lut_wrapper(fast)
# Loading work.priority_encoder(fast__1)
# Loading work.bram_intf(fast__5)
# Loading work.lut_fetch(fast)
# Loading work.lut_fetch_fifo(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading work.ram_256x8(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.lut(fast)
# Loading work.sdram_read_intf(fast__2)
# Loading work.bram_intf(fast__2)
quit -sim
# End time: 21:09:28 on Apr 06,2025, Elapsed time: 0:16:14
# Errors: 7, Warnings: 18
# Break key hit
