GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\BCD.sv'
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\cnt_10ms.sv'
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\debounce.sv'
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\main.sv'
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\mins.sv'
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\sec.sv'
Analyzing Verilog file 'C:\Users\Administrator\Documents\stopwatch\src\segdisplay.sv'
Compiling module 'stopwatch'("C:\Users\Administrator\Documents\stopwatch\src\main.sv":1)
Compiling module 'cnt_10ms'("C:\Users\Administrator\Documents\stopwatch\src\cnt_10ms.sv":1)
Compiling module 'Sec'("C:\Users\Administrator\Documents\stopwatch\src\sec.sv":1)
Compiling module 'Mins'("C:\Users\Administrator\Documents\stopwatch\src\mins.sv":1)
Compiling module 'bcd'("C:\Users\Administrator\Documents\stopwatch\src\BCD.sv":1)
Compiling module 'seg_dynamic'("C:\Users\Administrator\Documents\stopwatch\src\segdisplay.sv":1)
NOTE  (EX0101) : Current top module is "stopwatch"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Administrator\Documents\stopwatch\impl\gwsynthesis\stopwatch.vg" completed
[100%] Generate report file "C:\Users\Administrator\Documents\stopwatch\impl\gwsynthesis\stopwatch_syn.rpt.html" completed
GowinSynthesis finish
