import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    c = std_reg(2);
    d = std_reg(2);
  }
  wires {
    group dyn_A {
      a.write_en = 1'd1;
      a.in = 2'd2;
      dyn_A[done] = a.done;
    }
    group dyn_B {
      b.write_en = 1'd1;
      b.in = 2'd2;
      dyn_B[done] = b.done;
    }
    static<12> group static_repeat {
      static_seq[go] = 1'd1;
    }
    static<4> group static_seq {
      a.in = %[0:2] ? 2'd0;
      a.write_en = %0 ? 1'd1;
      b.in = %[0:2] ? 2'd1;
      b.write_en = %1 ? 1'd1;
      c.in = %2 ? 2'd2;
      c.write_en = %2 ? 1'd1;
      d.in = %3 ? 2'd2;
      d.write_en = %3 ? 1'd1;
    }
  }
  control {
    seq {
      dyn_A;
      static_repeat;
      dyn_B;
    }
  }
}
