0.6
2018.3
Dec  7 2018
00:33:28
D:/Pranay/VLSI/practice/practice_solutions/SISO_6_bit/SISO_6_bit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/SISO_6_bit/d_ff.v,1729751764,verilog,,D:/Pranay/VLSI/practice/practice_solutions/SISO_6_bit/siso_6_bit.v,,d_ff,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/SISO_6_bit/siso_6_bit.v,1729752031,verilog,,D:/Pranay/VLSI/practice/practice_solutions/SISO_6_bit/siso_tb.v,,siso_6_bit,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/SISO_6_bit/siso_tb.v,1729752415,verilog,,,,siso_tb,,,,,,,,
