INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Ca Lab/CAlabs-Git-SarahnZainab/CA_LAB5/CA_LAB5.srcs/sources_1/new/countdown_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countdown_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Ca Lab/CAlabs-Git-SarahnZainab/CA_LAB5/CA_LAB5.srcs/sim_1/new/tb_countdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_countdown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Ca Lab/CAlabs-Git-SarahnZainab/CA_LAB5/CA_LAB5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
