|transmult
counter[0] <= controller:inst2.counter[0]
counter[1] <= controller:inst2.counter[1]
counter[2] <= controller:inst2.counter[2]
counter[3] <= controller:inst2.counter[3]
counter[4] <= controller:inst2.counter[4]
counter[5] <= controller:inst2.counter[5]
clk => controller:inst2.clk
clk => from_pos_half_cycle_buffer:inst3.clk
clk => matrix_register:inst.clk
clk => mac:mac2.clk
clk => output_register:inst1.clk
clk => mac:mac1.clk
clk => from_pos_half_cycle_buffer:inst4.clk
reset => controller:inst2.aclr
reset => matrix_register:inst.aclr
reset => mac:mac2.reset
reset => output_register:inst1.aclr
reset => mac:mac1.reset
cf_load => controller:inst2.cf_load
mac1_sel[0] <= from_pos_half_cycle_buffer:inst3.dout[0]
mac1_sel[1] <= from_pos_half_cycle_buffer:inst3.dout[1]
mac1_sel[2] <= from_pos_half_cycle_buffer:inst3.dout[2]
mac2ina[0] <= mac_input_selector:inst11.mac2ina[0]
mac2ina[1] <= mac_input_selector:inst11.mac2ina[1]
mac2ina[2] <= mac_input_selector:inst11.mac2ina[2]
mac2ina[3] <= mac_input_selector:inst11.mac2ina[3]
mac2ina[4] <= mac_input_selector:inst11.mac2ina[4]
mac2ina[5] <= mac_input_selector:inst11.mac2ina[5]
mac2ina[6] <= mac_input_selector:inst11.mac2ina[6]
mac2ina[7] <= mac_input_selector:inst11.mac2ina[7]
din[0] => matrix_register:inst.din[0]
din[1] => matrix_register:inst.din[1]
din[2] => matrix_register:inst.din[2]
din[3] => matrix_register:inst.din[3]
din[4] => matrix_register:inst.din[4]
din[5] => matrix_register:inst.din[5]
din[6] => matrix_register:inst.din[6]
din[7] => matrix_register:inst.din[7]
mac2inb[0] <= mac_input_selector:inst11.mac2inb[0]
mac2inb[1] <= mac_input_selector:inst11.mac2inb[1]
mac2inb[2] <= mac_input_selector:inst11.mac2inb[2]
mac2inb[3] <= mac_input_selector:inst11.mac2inb[3]
mac2inb[4] <= mac_input_selector:inst11.mac2inb[4]
mac2inb[5] <= mac_input_selector:inst11.mac2inb[5]
mac2inb[6] <= mac_input_selector:inst11.mac2inb[6]
mac2inb[7] <= mac_input_selector:inst11.mac2inb[7]
mac2out[0] <= mac:mac2.mac_out[0]
mac2out[1] <= mac:mac2.mac_out[1]
mac2out[2] <= mac:mac2.mac_out[2]
mac2out[3] <= mac:mac2.mac_out[3]
mac2out[4] <= mac:mac2.mac_out[4]
mac2out[5] <= mac:mac2.mac_out[5]
mac2out[6] <= mac:mac2.mac_out[6]
mac2out[7] <= mac:mac2.mac_out[7]
mac2out[8] <= mac:mac2.mac_out[8]
mac2out[9] <= mac:mac2.mac_out[9]
mac2out[10] <= mac:mac2.mac_out[10]
mac2out[11] <= mac:mac2.mac_out[11]
mac2out[12] <= mac:mac2.mac_out[12]
mac2out[13] <= mac:mac2.mac_out[13]
mac2out[14] <= mac:mac2.mac_out[14]
mac2out[15] <= mac:mac2.mac_out[15]
output_counter[0] <= controller:inst2.mac_output_counter[0]
output_counter[1] <= controller:inst2.mac_output_counter[1]
output_counter[2] <= controller:inst2.mac_output_counter[2]
output_counter[3] <= controller:inst2.mac_output_counter[3]
output_counter[4] <= controller:inst2.mac_output_counter[4]
output_counter[5] <= controller:inst2.mac_output_counter[5]


|transmult|controller:inst2
clk => reg_out_sel[0]~reg0.CLK
clk => reg_out_sel[1]~reg0.CLK
clk => reg_out_sel[2]~reg0.CLK
clk => reg_out_sel[3]~reg0.CLK
clk => mac2_output_sel[0]~reg0.CLK
clk => mac2_output_sel[1]~reg0.CLK
clk => mac2_output_sel[2]~reg0.CLK
clk => mac1_output_sel[0]~reg0.CLK
clk => mac1_output_sel[1]~reg0.CLK
clk => mac1_output_sel[2]~reg0.CLK
clk => mac2b_sel[0]~reg0.CLK
clk => mac2b_sel[1]~reg0.CLK
clk => mac2b_sel[2]~reg0.CLK
clk => mac2b_sel[3]~reg0.CLK
clk => mac2a_sel[0]~reg0.CLK
clk => mac2a_sel[1]~reg0.CLK
clk => mac2a_sel[2]~reg0.CLK
clk => mac2a_sel[3]~reg0.CLK
clk => mac1b_sel[0]~reg0.CLK
clk => mac1b_sel[1]~reg0.CLK
clk => mac1b_sel[2]~reg0.CLK
clk => mac1b_sel[3]~reg0.CLK
clk => mac1a_sel[0]~reg0.CLK
clk => mac1a_sel[1]~reg0.CLK
clk => mac1a_sel[2]~reg0.CLK
clk => mac1a_sel[3]~reg0.CLK
clk => output_sel[0]~reg0.CLK
clk => output_sel[1]~reg0.CLK
clk => output_counter_run.CLK
clk => mac_output_counter_run.CLK
clk => output_counter[0].CLK
clk => output_counter[1].CLK
clk => output_counter[2].CLK
clk => output_counter[3].CLK
clk => output_counter[4].CLK
clk => output_counter[5].CLK
clk => mac_output_counter[0]~reg0.CLK
clk => mac_output_counter[1]~reg0.CLK
clk => mac_output_counter[2]~reg0.CLK
clk => mac_output_counter[3]~reg0.CLK
clk => mac_output_counter[4]~reg0.CLK
clk => mac_output_counter[5]~reg0.CLK
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => counter[5]~reg0.CLK
clk => ld_sel[0]~reg0.CLK
clk => ld_sel[1]~reg0.CLK
clk => ld_sel[2]~reg0.CLK
clk => ld_sel[3]~reg0.CLK
clk => ld_sel[4]~reg0.CLK
clk => ld_sel[5]~reg0.CLK
clk => ld_sel[6]~reg0.CLK
clk => ld_sel[7]~reg0.CLK
clk => ld_sel[8]~reg0.CLK
clk => ld_sel[9]~reg0.CLK
clk => ld_sel[10]~reg0.CLK
clk => ld_sel[11]~reg0.CLK
clk => output_rdy~reg0.CLK
aclr => reg_out_sel[0]~reg0.ACLR
aclr => reg_out_sel[1]~reg0.ACLR
aclr => reg_out_sel[2]~reg0.ACLR
aclr => reg_out_sel[3]~reg0.ACLR
aclr => mac2_output_sel[0]~reg0.ACLR
aclr => mac2_output_sel[1]~reg0.ACLR
aclr => mac2_output_sel[2]~reg0.ACLR
aclr => mac1_output_sel[0]~reg0.ACLR
aclr => mac1_output_sel[1]~reg0.ACLR
aclr => mac1_output_sel[2]~reg0.ACLR
aclr => mac2b_sel[0]~reg0.ACLR
aclr => mac2b_sel[1]~reg0.ACLR
aclr => mac2b_sel[2]~reg0.ACLR
aclr => mac2b_sel[3]~reg0.ACLR
aclr => mac2a_sel[0]~reg0.ACLR
aclr => mac2a_sel[1]~reg0.ACLR
aclr => mac2a_sel[2]~reg0.ACLR
aclr => mac2a_sel[3]~reg0.ACLR
aclr => mac1b_sel[0]~reg0.ACLR
aclr => mac1b_sel[1]~reg0.ACLR
aclr => mac1b_sel[2]~reg0.ACLR
aclr => mac1b_sel[3]~reg0.ACLR
aclr => mac1a_sel[0]~reg0.ACLR
aclr => mac1a_sel[1]~reg0.ACLR
aclr => mac1a_sel[2]~reg0.ACLR
aclr => mac1a_sel[3]~reg0.ACLR
aclr => output_sel[0]~reg0.ACLR
aclr => output_sel[1]~reg0.ACLR
aclr => output_counter_run.ACLR
aclr => mac_output_counter_run.ACLR
aclr => output_counter[0].ACLR
aclr => output_counter[1].ACLR
aclr => output_counter[2].ACLR
aclr => output_counter[3].ACLR
aclr => output_counter[4].ACLR
aclr => output_counter[5].ACLR
aclr => mac_output_counter[0]~reg0.ACLR
aclr => mac_output_counter[1]~reg0.ACLR
aclr => mac_output_counter[2]~reg0.ACLR
aclr => mac_output_counter[3]~reg0.ACLR
aclr => mac_output_counter[4]~reg0.ACLR
aclr => mac_output_counter[5]~reg0.ACLR
aclr => counter[5].IN0
aclr => ld_sel[0]~reg0.ACLR
aclr => ld_sel[1]~reg0.ACLR
aclr => ld_sel[2]~reg0.ACLR
aclr => ld_sel[3]~reg0.ACLR
aclr => ld_sel[4]~reg0.ACLR
aclr => ld_sel[5]~reg0.ACLR
aclr => ld_sel[6]~reg0.ACLR
aclr => ld_sel[7]~reg0.ACLR
aclr => ld_sel[8]~reg0.ACLR
aclr => ld_sel[9]~reg0.ACLR
aclr => ld_sel[10]~reg0.ACLR
aclr => ld_sel[11]~reg0.ACLR
aclr => output_rdy~reg0.ACLR
aclr => mac_output_counter[5].IN0
cf_load => mac_output_counter[5].IN1
cf_load => counter[5].IN1
cf_load => reg_out_sel[0]~reg0.ENA
cf_load => output_rdy~reg0.ENA
cf_load => ld_sel[11]~reg0.ENA
cf_load => ld_sel[10]~reg0.ENA
cf_load => ld_sel[9]~reg0.ENA
cf_load => ld_sel[8]~reg0.ENA
cf_load => ld_sel[7]~reg0.ENA
cf_load => ld_sel[6]~reg0.ENA
cf_load => ld_sel[5]~reg0.ENA
cf_load => ld_sel[4]~reg0.ENA
cf_load => ld_sel[3]~reg0.ENA
cf_load => ld_sel[2]~reg0.ENA
cf_load => ld_sel[1]~reg0.ENA
cf_load => ld_sel[0]~reg0.ENA
cf_load => output_sel[1]~reg0.ENA
cf_load => output_sel[0]~reg0.ENA
cf_load => mac1a_sel[3]~reg0.ENA
cf_load => mac1a_sel[2]~reg0.ENA
cf_load => mac1a_sel[1]~reg0.ENA
cf_load => mac1a_sel[0]~reg0.ENA
cf_load => mac1b_sel[3]~reg0.ENA
cf_load => mac1b_sel[2]~reg0.ENA
cf_load => mac1b_sel[1]~reg0.ENA
cf_load => mac1b_sel[0]~reg0.ENA
cf_load => mac2a_sel[3]~reg0.ENA
cf_load => mac2a_sel[2]~reg0.ENA
cf_load => mac2a_sel[1]~reg0.ENA
cf_load => mac2a_sel[0]~reg0.ENA
cf_load => mac2b_sel[3]~reg0.ENA
cf_load => mac2b_sel[2]~reg0.ENA
cf_load => mac2b_sel[1]~reg0.ENA
cf_load => mac2b_sel[0]~reg0.ENA
cf_load => mac1_output_sel[2]~reg0.ENA
cf_load => mac1_output_sel[1]~reg0.ENA
cf_load => mac1_output_sel[0]~reg0.ENA
cf_load => mac2_output_sel[2]~reg0.ENA
cf_load => mac2_output_sel[1]~reg0.ENA
cf_load => mac2_output_sel[0]~reg0.ENA
cf_load => reg_out_sel[3]~reg0.ENA
cf_load => reg_out_sel[2]~reg0.ENA
cf_load => reg_out_sel[1]~reg0.ENA
ld_sel[0] <= ld_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[1] <= ld_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[2] <= ld_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[3] <= ld_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[4] <= ld_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[5] <= ld_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[6] <= ld_sel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[7] <= ld_sel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[8] <= ld_sel[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[9] <= ld_sel[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[10] <= ld_sel[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_sel[11] <= ld_sel[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1a_sel[0] <= mac1a_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1a_sel[1] <= mac1a_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1a_sel[2] <= mac1a_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1a_sel[3] <= mac1a_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1b_sel[0] <= mac1b_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1b_sel[1] <= mac1b_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1b_sel[2] <= mac1b_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1b_sel[3] <= mac1b_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2a_sel[0] <= mac2a_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2a_sel[1] <= mac2a_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2a_sel[2] <= mac2a_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2a_sel[3] <= mac2a_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2b_sel[0] <= mac2b_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2b_sel[1] <= mac2b_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2b_sel[2] <= mac2b_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2b_sel[3] <= mac2b_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_rdy <= output_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_sel[0] <= output_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_sel[1] <= output_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1_output_sel[0] <= mac1_output_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1_output_sel[1] <= mac1_output_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac1_output_sel[2] <= mac1_output_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2_output_sel[0] <= mac2_output_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2_output_sel[1] <= mac2_output_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac2_output_sel[2] <= mac2_output_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out_sel[0] <= reg_out_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out_sel[1] <= reg_out_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out_sel[2] <= reg_out_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out_sel[3] <= reg_out_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_output_counter[0] <= mac_output_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_output_counter[1] <= mac_output_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_output_counter[2] <= mac_output_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_output_counter[3] <= mac_output_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_output_counter[4] <= mac_output_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_output_counter[5] <= mac_output_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|from_pos_half_cycle_buffer:inst3
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac_input_selector:inst11
mac1ina[0] <= REG_MUX:mac1_input_a.result[0]
mac1ina[1] <= REG_MUX:mac1_input_a.result[1]
mac1ina[2] <= REG_MUX:mac1_input_a.result[2]
mac1ina[3] <= REG_MUX:mac1_input_a.result[3]
mac1ina[4] <= REG_MUX:mac1_input_a.result[4]
mac1ina[5] <= REG_MUX:mac1_input_a.result[5]
mac1ina[6] <= REG_MUX:mac1_input_a.result[6]
mac1ina[7] <= REG_MUX:mac1_input_a.result[7]
a11[0] => REG_MUX:mac1_input_a.data0x[0]
a11[0] => REG_MUX:mac1_input_b.data0x[0]
a11[0] => REG_MUX:mac2_input_a.data0x[0]
a11[0] => REG_MUX:mac2_input_b.data0x[0]
a11[1] => REG_MUX:mac1_input_a.data0x[1]
a11[1] => REG_MUX:mac1_input_b.data0x[1]
a11[1] => REG_MUX:mac2_input_a.data0x[1]
a11[1] => REG_MUX:mac2_input_b.data0x[1]
a11[2] => REG_MUX:mac1_input_a.data0x[2]
a11[2] => REG_MUX:mac1_input_b.data0x[2]
a11[2] => REG_MUX:mac2_input_a.data0x[2]
a11[2] => REG_MUX:mac2_input_b.data0x[2]
a11[3] => REG_MUX:mac1_input_a.data0x[3]
a11[3] => REG_MUX:mac1_input_b.data0x[3]
a11[3] => REG_MUX:mac2_input_a.data0x[3]
a11[3] => REG_MUX:mac2_input_b.data0x[3]
a11[4] => REG_MUX:mac1_input_a.data0x[4]
a11[4] => REG_MUX:mac1_input_b.data0x[4]
a11[4] => REG_MUX:mac2_input_a.data0x[4]
a11[4] => REG_MUX:mac2_input_b.data0x[4]
a11[5] => REG_MUX:mac1_input_a.data0x[5]
a11[5] => REG_MUX:mac1_input_b.data0x[5]
a11[5] => REG_MUX:mac2_input_a.data0x[5]
a11[5] => REG_MUX:mac2_input_b.data0x[5]
a11[6] => REG_MUX:mac1_input_a.data0x[6]
a11[6] => REG_MUX:mac1_input_b.data0x[6]
a11[6] => REG_MUX:mac2_input_a.data0x[6]
a11[6] => REG_MUX:mac2_input_b.data0x[6]
a11[7] => REG_MUX:mac1_input_a.data0x[7]
a11[7] => REG_MUX:mac1_input_b.data0x[7]
a11[7] => REG_MUX:mac2_input_a.data0x[7]
a11[7] => REG_MUX:mac2_input_b.data0x[7]
a24[0] => REG_MUX:mac1_input_a.data10x[0]
a24[0] => REG_MUX:mac1_input_b.data10x[0]
a24[0] => REG_MUX:mac2_input_a.data10x[0]
a24[0] => REG_MUX:mac2_input_b.data10x[0]
a24[1] => REG_MUX:mac1_input_a.data10x[1]
a24[1] => REG_MUX:mac1_input_b.data10x[1]
a24[1] => REG_MUX:mac2_input_a.data10x[1]
a24[1] => REG_MUX:mac2_input_b.data10x[1]
a24[2] => REG_MUX:mac1_input_a.data10x[2]
a24[2] => REG_MUX:mac1_input_b.data10x[2]
a24[2] => REG_MUX:mac2_input_a.data10x[2]
a24[2] => REG_MUX:mac2_input_b.data10x[2]
a24[3] => REG_MUX:mac1_input_a.data10x[3]
a24[3] => REG_MUX:mac1_input_b.data10x[3]
a24[3] => REG_MUX:mac2_input_a.data10x[3]
a24[3] => REG_MUX:mac2_input_b.data10x[3]
a24[4] => REG_MUX:mac1_input_a.data10x[4]
a24[4] => REG_MUX:mac1_input_b.data10x[4]
a24[4] => REG_MUX:mac2_input_a.data10x[4]
a24[4] => REG_MUX:mac2_input_b.data10x[4]
a24[5] => REG_MUX:mac1_input_a.data10x[5]
a24[5] => REG_MUX:mac1_input_b.data10x[5]
a24[5] => REG_MUX:mac2_input_a.data10x[5]
a24[5] => REG_MUX:mac2_input_b.data10x[5]
a24[6] => REG_MUX:mac1_input_a.data10x[6]
a24[6] => REG_MUX:mac1_input_b.data10x[6]
a24[6] => REG_MUX:mac2_input_a.data10x[6]
a24[6] => REG_MUX:mac2_input_b.data10x[6]
a24[7] => REG_MUX:mac1_input_a.data10x[7]
a24[7] => REG_MUX:mac1_input_b.data10x[7]
a24[7] => REG_MUX:mac2_input_a.data10x[7]
a24[7] => REG_MUX:mac2_input_b.data10x[7]
a34[0] => REG_MUX:mac1_input_a.data11x[0]
a34[0] => REG_MUX:mac1_input_b.data11x[0]
a34[0] => REG_MUX:mac2_input_a.data11x[0]
a34[0] => REG_MUX:mac2_input_b.data11x[0]
a34[1] => REG_MUX:mac1_input_a.data11x[1]
a34[1] => REG_MUX:mac1_input_b.data11x[1]
a34[1] => REG_MUX:mac2_input_a.data11x[1]
a34[1] => REG_MUX:mac2_input_b.data11x[1]
a34[2] => REG_MUX:mac1_input_a.data11x[2]
a34[2] => REG_MUX:mac1_input_b.data11x[2]
a34[2] => REG_MUX:mac2_input_a.data11x[2]
a34[2] => REG_MUX:mac2_input_b.data11x[2]
a34[3] => REG_MUX:mac1_input_a.data11x[3]
a34[3] => REG_MUX:mac1_input_b.data11x[3]
a34[3] => REG_MUX:mac2_input_a.data11x[3]
a34[3] => REG_MUX:mac2_input_b.data11x[3]
a34[4] => REG_MUX:mac1_input_a.data11x[4]
a34[4] => REG_MUX:mac1_input_b.data11x[4]
a34[4] => REG_MUX:mac2_input_a.data11x[4]
a34[4] => REG_MUX:mac2_input_b.data11x[4]
a34[5] => REG_MUX:mac1_input_a.data11x[5]
a34[5] => REG_MUX:mac1_input_b.data11x[5]
a34[5] => REG_MUX:mac2_input_a.data11x[5]
a34[5] => REG_MUX:mac2_input_b.data11x[5]
a34[6] => REG_MUX:mac1_input_a.data11x[6]
a34[6] => REG_MUX:mac1_input_b.data11x[6]
a34[6] => REG_MUX:mac2_input_a.data11x[6]
a34[6] => REG_MUX:mac2_input_b.data11x[6]
a34[7] => REG_MUX:mac1_input_a.data11x[7]
a34[7] => REG_MUX:mac1_input_b.data11x[7]
a34[7] => REG_MUX:mac2_input_a.data11x[7]
a34[7] => REG_MUX:mac2_input_b.data11x[7]
a21[0] => REG_MUX:mac1_input_a.data1x[0]
a21[0] => REG_MUX:mac1_input_b.data1x[0]
a21[0] => REG_MUX:mac2_input_a.data1x[0]
a21[0] => REG_MUX:mac2_input_b.data1x[0]
a21[1] => REG_MUX:mac1_input_a.data1x[1]
a21[1] => REG_MUX:mac1_input_b.data1x[1]
a21[1] => REG_MUX:mac2_input_a.data1x[1]
a21[1] => REG_MUX:mac2_input_b.data1x[1]
a21[2] => REG_MUX:mac1_input_a.data1x[2]
a21[2] => REG_MUX:mac1_input_b.data1x[2]
a21[2] => REG_MUX:mac2_input_a.data1x[2]
a21[2] => REG_MUX:mac2_input_b.data1x[2]
a21[3] => REG_MUX:mac1_input_a.data1x[3]
a21[3] => REG_MUX:mac1_input_b.data1x[3]
a21[3] => REG_MUX:mac2_input_a.data1x[3]
a21[3] => REG_MUX:mac2_input_b.data1x[3]
a21[4] => REG_MUX:mac1_input_a.data1x[4]
a21[4] => REG_MUX:mac1_input_b.data1x[4]
a21[4] => REG_MUX:mac2_input_a.data1x[4]
a21[4] => REG_MUX:mac2_input_b.data1x[4]
a21[5] => REG_MUX:mac1_input_a.data1x[5]
a21[5] => REG_MUX:mac1_input_b.data1x[5]
a21[5] => REG_MUX:mac2_input_a.data1x[5]
a21[5] => REG_MUX:mac2_input_b.data1x[5]
a21[6] => REG_MUX:mac1_input_a.data1x[6]
a21[6] => REG_MUX:mac1_input_b.data1x[6]
a21[6] => REG_MUX:mac2_input_a.data1x[6]
a21[6] => REG_MUX:mac2_input_b.data1x[6]
a21[7] => REG_MUX:mac1_input_a.data1x[7]
a21[7] => REG_MUX:mac1_input_b.data1x[7]
a21[7] => REG_MUX:mac2_input_a.data1x[7]
a21[7] => REG_MUX:mac2_input_b.data1x[7]
a31[0] => REG_MUX:mac1_input_a.data2x[0]
a31[0] => REG_MUX:mac1_input_b.data2x[0]
a31[0] => REG_MUX:mac2_input_a.data2x[0]
a31[0] => REG_MUX:mac2_input_b.data2x[0]
a31[1] => REG_MUX:mac1_input_a.data2x[1]
a31[1] => REG_MUX:mac1_input_b.data2x[1]
a31[1] => REG_MUX:mac2_input_a.data2x[1]
a31[1] => REG_MUX:mac2_input_b.data2x[1]
a31[2] => REG_MUX:mac1_input_a.data2x[2]
a31[2] => REG_MUX:mac1_input_b.data2x[2]
a31[2] => REG_MUX:mac2_input_a.data2x[2]
a31[2] => REG_MUX:mac2_input_b.data2x[2]
a31[3] => REG_MUX:mac1_input_a.data2x[3]
a31[3] => REG_MUX:mac1_input_b.data2x[3]
a31[3] => REG_MUX:mac2_input_a.data2x[3]
a31[3] => REG_MUX:mac2_input_b.data2x[3]
a31[4] => REG_MUX:mac1_input_a.data2x[4]
a31[4] => REG_MUX:mac1_input_b.data2x[4]
a31[4] => REG_MUX:mac2_input_a.data2x[4]
a31[4] => REG_MUX:mac2_input_b.data2x[4]
a31[5] => REG_MUX:mac1_input_a.data2x[5]
a31[5] => REG_MUX:mac1_input_b.data2x[5]
a31[5] => REG_MUX:mac2_input_a.data2x[5]
a31[5] => REG_MUX:mac2_input_b.data2x[5]
a31[6] => REG_MUX:mac1_input_a.data2x[6]
a31[6] => REG_MUX:mac1_input_b.data2x[6]
a31[6] => REG_MUX:mac2_input_a.data2x[6]
a31[6] => REG_MUX:mac2_input_b.data2x[6]
a31[7] => REG_MUX:mac1_input_a.data2x[7]
a31[7] => REG_MUX:mac1_input_b.data2x[7]
a31[7] => REG_MUX:mac2_input_a.data2x[7]
a31[7] => REG_MUX:mac2_input_b.data2x[7]
a12[0] => REG_MUX:mac1_input_a.data3x[0]
a12[0] => REG_MUX:mac1_input_b.data3x[0]
a12[0] => REG_MUX:mac2_input_a.data3x[0]
a12[0] => REG_MUX:mac2_input_b.data3x[0]
a12[1] => REG_MUX:mac1_input_a.data3x[1]
a12[1] => REG_MUX:mac1_input_b.data3x[1]
a12[1] => REG_MUX:mac2_input_a.data3x[1]
a12[1] => REG_MUX:mac2_input_b.data3x[1]
a12[2] => REG_MUX:mac1_input_a.data3x[2]
a12[2] => REG_MUX:mac1_input_b.data3x[2]
a12[2] => REG_MUX:mac2_input_a.data3x[2]
a12[2] => REG_MUX:mac2_input_b.data3x[2]
a12[3] => REG_MUX:mac1_input_a.data3x[3]
a12[3] => REG_MUX:mac1_input_b.data3x[3]
a12[3] => REG_MUX:mac2_input_a.data3x[3]
a12[3] => REG_MUX:mac2_input_b.data3x[3]
a12[4] => REG_MUX:mac1_input_a.data3x[4]
a12[4] => REG_MUX:mac1_input_b.data3x[4]
a12[4] => REG_MUX:mac2_input_a.data3x[4]
a12[4] => REG_MUX:mac2_input_b.data3x[4]
a12[5] => REG_MUX:mac1_input_a.data3x[5]
a12[5] => REG_MUX:mac1_input_b.data3x[5]
a12[5] => REG_MUX:mac2_input_a.data3x[5]
a12[5] => REG_MUX:mac2_input_b.data3x[5]
a12[6] => REG_MUX:mac1_input_a.data3x[6]
a12[6] => REG_MUX:mac1_input_b.data3x[6]
a12[6] => REG_MUX:mac2_input_a.data3x[6]
a12[6] => REG_MUX:mac2_input_b.data3x[6]
a12[7] => REG_MUX:mac1_input_a.data3x[7]
a12[7] => REG_MUX:mac1_input_b.data3x[7]
a12[7] => REG_MUX:mac2_input_a.data3x[7]
a12[7] => REG_MUX:mac2_input_b.data3x[7]
a22[0] => REG_MUX:mac1_input_a.data4x[0]
a22[0] => REG_MUX:mac1_input_b.data4x[0]
a22[0] => REG_MUX:mac2_input_a.data4x[0]
a22[0] => REG_MUX:mac2_input_b.data4x[0]
a22[1] => REG_MUX:mac1_input_a.data4x[1]
a22[1] => REG_MUX:mac1_input_b.data4x[1]
a22[1] => REG_MUX:mac2_input_a.data4x[1]
a22[1] => REG_MUX:mac2_input_b.data4x[1]
a22[2] => REG_MUX:mac1_input_a.data4x[2]
a22[2] => REG_MUX:mac1_input_b.data4x[2]
a22[2] => REG_MUX:mac2_input_a.data4x[2]
a22[2] => REG_MUX:mac2_input_b.data4x[2]
a22[3] => REG_MUX:mac1_input_a.data4x[3]
a22[3] => REG_MUX:mac1_input_b.data4x[3]
a22[3] => REG_MUX:mac2_input_a.data4x[3]
a22[3] => REG_MUX:mac2_input_b.data4x[3]
a22[4] => REG_MUX:mac1_input_a.data4x[4]
a22[4] => REG_MUX:mac1_input_b.data4x[4]
a22[4] => REG_MUX:mac2_input_a.data4x[4]
a22[4] => REG_MUX:mac2_input_b.data4x[4]
a22[5] => REG_MUX:mac1_input_a.data4x[5]
a22[5] => REG_MUX:mac1_input_b.data4x[5]
a22[5] => REG_MUX:mac2_input_a.data4x[5]
a22[5] => REG_MUX:mac2_input_b.data4x[5]
a22[6] => REG_MUX:mac1_input_a.data4x[6]
a22[6] => REG_MUX:mac1_input_b.data4x[6]
a22[6] => REG_MUX:mac2_input_a.data4x[6]
a22[6] => REG_MUX:mac2_input_b.data4x[6]
a22[7] => REG_MUX:mac1_input_a.data4x[7]
a22[7] => REG_MUX:mac1_input_b.data4x[7]
a22[7] => REG_MUX:mac2_input_a.data4x[7]
a22[7] => REG_MUX:mac2_input_b.data4x[7]
a32[0] => REG_MUX:mac1_input_a.data5x[0]
a32[0] => REG_MUX:mac1_input_b.data5x[0]
a32[0] => REG_MUX:mac2_input_a.data5x[0]
a32[0] => REG_MUX:mac2_input_b.data5x[0]
a32[1] => REG_MUX:mac1_input_a.data5x[1]
a32[1] => REG_MUX:mac1_input_b.data5x[1]
a32[1] => REG_MUX:mac2_input_a.data5x[1]
a32[1] => REG_MUX:mac2_input_b.data5x[1]
a32[2] => REG_MUX:mac1_input_a.data5x[2]
a32[2] => REG_MUX:mac1_input_b.data5x[2]
a32[2] => REG_MUX:mac2_input_a.data5x[2]
a32[2] => REG_MUX:mac2_input_b.data5x[2]
a32[3] => REG_MUX:mac1_input_a.data5x[3]
a32[3] => REG_MUX:mac1_input_b.data5x[3]
a32[3] => REG_MUX:mac2_input_a.data5x[3]
a32[3] => REG_MUX:mac2_input_b.data5x[3]
a32[4] => REG_MUX:mac1_input_a.data5x[4]
a32[4] => REG_MUX:mac1_input_b.data5x[4]
a32[4] => REG_MUX:mac2_input_a.data5x[4]
a32[4] => REG_MUX:mac2_input_b.data5x[4]
a32[5] => REG_MUX:mac1_input_a.data5x[5]
a32[5] => REG_MUX:mac1_input_b.data5x[5]
a32[5] => REG_MUX:mac2_input_a.data5x[5]
a32[5] => REG_MUX:mac2_input_b.data5x[5]
a32[6] => REG_MUX:mac1_input_a.data5x[6]
a32[6] => REG_MUX:mac1_input_b.data5x[6]
a32[6] => REG_MUX:mac2_input_a.data5x[6]
a32[6] => REG_MUX:mac2_input_b.data5x[6]
a32[7] => REG_MUX:mac1_input_a.data5x[7]
a32[7] => REG_MUX:mac1_input_b.data5x[7]
a32[7] => REG_MUX:mac2_input_a.data5x[7]
a32[7] => REG_MUX:mac2_input_b.data5x[7]
a13[0] => REG_MUX:mac1_input_a.data6x[0]
a13[0] => REG_MUX:mac1_input_b.data6x[0]
a13[0] => REG_MUX:mac2_input_a.data6x[0]
a13[0] => REG_MUX:mac2_input_b.data6x[0]
a13[1] => REG_MUX:mac1_input_a.data6x[1]
a13[1] => REG_MUX:mac1_input_b.data6x[1]
a13[1] => REG_MUX:mac2_input_a.data6x[1]
a13[1] => REG_MUX:mac2_input_b.data6x[1]
a13[2] => REG_MUX:mac1_input_a.data6x[2]
a13[2] => REG_MUX:mac1_input_b.data6x[2]
a13[2] => REG_MUX:mac2_input_a.data6x[2]
a13[2] => REG_MUX:mac2_input_b.data6x[2]
a13[3] => REG_MUX:mac1_input_a.data6x[3]
a13[3] => REG_MUX:mac1_input_b.data6x[3]
a13[3] => REG_MUX:mac2_input_a.data6x[3]
a13[3] => REG_MUX:mac2_input_b.data6x[3]
a13[4] => REG_MUX:mac1_input_a.data6x[4]
a13[4] => REG_MUX:mac1_input_b.data6x[4]
a13[4] => REG_MUX:mac2_input_a.data6x[4]
a13[4] => REG_MUX:mac2_input_b.data6x[4]
a13[5] => REG_MUX:mac1_input_a.data6x[5]
a13[5] => REG_MUX:mac1_input_b.data6x[5]
a13[5] => REG_MUX:mac2_input_a.data6x[5]
a13[5] => REG_MUX:mac2_input_b.data6x[5]
a13[6] => REG_MUX:mac1_input_a.data6x[6]
a13[6] => REG_MUX:mac1_input_b.data6x[6]
a13[6] => REG_MUX:mac2_input_a.data6x[6]
a13[6] => REG_MUX:mac2_input_b.data6x[6]
a13[7] => REG_MUX:mac1_input_a.data6x[7]
a13[7] => REG_MUX:mac1_input_b.data6x[7]
a13[7] => REG_MUX:mac2_input_a.data6x[7]
a13[7] => REG_MUX:mac2_input_b.data6x[7]
a23[0] => REG_MUX:mac1_input_a.data7x[0]
a23[0] => REG_MUX:mac1_input_b.data7x[0]
a23[0] => REG_MUX:mac2_input_a.data7x[0]
a23[0] => REG_MUX:mac2_input_b.data7x[0]
a23[1] => REG_MUX:mac1_input_a.data7x[1]
a23[1] => REG_MUX:mac1_input_b.data7x[1]
a23[1] => REG_MUX:mac2_input_a.data7x[1]
a23[1] => REG_MUX:mac2_input_b.data7x[1]
a23[2] => REG_MUX:mac1_input_a.data7x[2]
a23[2] => REG_MUX:mac1_input_b.data7x[2]
a23[2] => REG_MUX:mac2_input_a.data7x[2]
a23[2] => REG_MUX:mac2_input_b.data7x[2]
a23[3] => REG_MUX:mac1_input_a.data7x[3]
a23[3] => REG_MUX:mac1_input_b.data7x[3]
a23[3] => REG_MUX:mac2_input_a.data7x[3]
a23[3] => REG_MUX:mac2_input_b.data7x[3]
a23[4] => REG_MUX:mac1_input_a.data7x[4]
a23[4] => REG_MUX:mac1_input_b.data7x[4]
a23[4] => REG_MUX:mac2_input_a.data7x[4]
a23[4] => REG_MUX:mac2_input_b.data7x[4]
a23[5] => REG_MUX:mac1_input_a.data7x[5]
a23[5] => REG_MUX:mac1_input_b.data7x[5]
a23[5] => REG_MUX:mac2_input_a.data7x[5]
a23[5] => REG_MUX:mac2_input_b.data7x[5]
a23[6] => REG_MUX:mac1_input_a.data7x[6]
a23[6] => REG_MUX:mac1_input_b.data7x[6]
a23[6] => REG_MUX:mac2_input_a.data7x[6]
a23[6] => REG_MUX:mac2_input_b.data7x[6]
a23[7] => REG_MUX:mac1_input_a.data7x[7]
a23[7] => REG_MUX:mac1_input_b.data7x[7]
a23[7] => REG_MUX:mac2_input_a.data7x[7]
a23[7] => REG_MUX:mac2_input_b.data7x[7]
a33[0] => REG_MUX:mac1_input_a.data8x[0]
a33[0] => REG_MUX:mac1_input_b.data8x[0]
a33[0] => REG_MUX:mac2_input_a.data8x[0]
a33[0] => REG_MUX:mac2_input_b.data8x[0]
a33[1] => REG_MUX:mac1_input_a.data8x[1]
a33[1] => REG_MUX:mac1_input_b.data8x[1]
a33[1] => REG_MUX:mac2_input_a.data8x[1]
a33[1] => REG_MUX:mac2_input_b.data8x[1]
a33[2] => REG_MUX:mac1_input_a.data8x[2]
a33[2] => REG_MUX:mac1_input_b.data8x[2]
a33[2] => REG_MUX:mac2_input_a.data8x[2]
a33[2] => REG_MUX:mac2_input_b.data8x[2]
a33[3] => REG_MUX:mac1_input_a.data8x[3]
a33[3] => REG_MUX:mac1_input_b.data8x[3]
a33[3] => REG_MUX:mac2_input_a.data8x[3]
a33[3] => REG_MUX:mac2_input_b.data8x[3]
a33[4] => REG_MUX:mac1_input_a.data8x[4]
a33[4] => REG_MUX:mac1_input_b.data8x[4]
a33[4] => REG_MUX:mac2_input_a.data8x[4]
a33[4] => REG_MUX:mac2_input_b.data8x[4]
a33[5] => REG_MUX:mac1_input_a.data8x[5]
a33[5] => REG_MUX:mac1_input_b.data8x[5]
a33[5] => REG_MUX:mac2_input_a.data8x[5]
a33[5] => REG_MUX:mac2_input_b.data8x[5]
a33[6] => REG_MUX:mac1_input_a.data8x[6]
a33[6] => REG_MUX:mac1_input_b.data8x[6]
a33[6] => REG_MUX:mac2_input_a.data8x[6]
a33[6] => REG_MUX:mac2_input_b.data8x[6]
a33[7] => REG_MUX:mac1_input_a.data8x[7]
a33[7] => REG_MUX:mac1_input_b.data8x[7]
a33[7] => REG_MUX:mac2_input_a.data8x[7]
a33[7] => REG_MUX:mac2_input_b.data8x[7]
a14[0] => REG_MUX:mac1_input_a.data9x[0]
a14[0] => REG_MUX:mac1_input_b.data9x[0]
a14[0] => REG_MUX:mac2_input_a.data9x[0]
a14[0] => REG_MUX:mac2_input_b.data9x[0]
a14[1] => REG_MUX:mac1_input_a.data9x[1]
a14[1] => REG_MUX:mac1_input_b.data9x[1]
a14[1] => REG_MUX:mac2_input_a.data9x[1]
a14[1] => REG_MUX:mac2_input_b.data9x[1]
a14[2] => REG_MUX:mac1_input_a.data9x[2]
a14[2] => REG_MUX:mac1_input_b.data9x[2]
a14[2] => REG_MUX:mac2_input_a.data9x[2]
a14[2] => REG_MUX:mac2_input_b.data9x[2]
a14[3] => REG_MUX:mac1_input_a.data9x[3]
a14[3] => REG_MUX:mac1_input_b.data9x[3]
a14[3] => REG_MUX:mac2_input_a.data9x[3]
a14[3] => REG_MUX:mac2_input_b.data9x[3]
a14[4] => REG_MUX:mac1_input_a.data9x[4]
a14[4] => REG_MUX:mac1_input_b.data9x[4]
a14[4] => REG_MUX:mac2_input_a.data9x[4]
a14[4] => REG_MUX:mac2_input_b.data9x[4]
a14[5] => REG_MUX:mac1_input_a.data9x[5]
a14[5] => REG_MUX:mac1_input_b.data9x[5]
a14[5] => REG_MUX:mac2_input_a.data9x[5]
a14[5] => REG_MUX:mac2_input_b.data9x[5]
a14[6] => REG_MUX:mac1_input_a.data9x[6]
a14[6] => REG_MUX:mac1_input_b.data9x[6]
a14[6] => REG_MUX:mac2_input_a.data9x[6]
a14[6] => REG_MUX:mac2_input_b.data9x[6]
a14[7] => REG_MUX:mac1_input_a.data9x[7]
a14[7] => REG_MUX:mac1_input_b.data9x[7]
a14[7] => REG_MUX:mac2_input_a.data9x[7]
a14[7] => REG_MUX:mac2_input_b.data9x[7]
sel1a[0] => REG_MUX:mac1_input_a.sel[0]
sel1a[1] => REG_MUX:mac1_input_a.sel[1]
sel1a[2] => REG_MUX:mac1_input_a.sel[2]
sel1a[3] => REG_MUX:mac1_input_a.sel[3]
mac1inb[0] <= REG_MUX:mac1_input_b.result[0]
mac1inb[1] <= REG_MUX:mac1_input_b.result[1]
mac1inb[2] <= REG_MUX:mac1_input_b.result[2]
mac1inb[3] <= REG_MUX:mac1_input_b.result[3]
mac1inb[4] <= REG_MUX:mac1_input_b.result[4]
mac1inb[5] <= REG_MUX:mac1_input_b.result[5]
mac1inb[6] <= REG_MUX:mac1_input_b.result[6]
mac1inb[7] <= REG_MUX:mac1_input_b.result[7]
sel1b[0] => REG_MUX:mac1_input_b.sel[0]
sel1b[1] => REG_MUX:mac1_input_b.sel[1]
sel1b[2] => REG_MUX:mac1_input_b.sel[2]
sel1b[3] => REG_MUX:mac1_input_b.sel[3]
mac2ina[0] <= REG_MUX:mac2_input_a.result[0]
mac2ina[1] <= REG_MUX:mac2_input_a.result[1]
mac2ina[2] <= REG_MUX:mac2_input_a.result[2]
mac2ina[3] <= REG_MUX:mac2_input_a.result[3]
mac2ina[4] <= REG_MUX:mac2_input_a.result[4]
mac2ina[5] <= REG_MUX:mac2_input_a.result[5]
mac2ina[6] <= REG_MUX:mac2_input_a.result[6]
mac2ina[7] <= REG_MUX:mac2_input_a.result[7]
sel2a[0] => REG_MUX:mac2_input_a.sel[0]
sel2a[1] => REG_MUX:mac2_input_a.sel[1]
sel2a[2] => REG_MUX:mac2_input_a.sel[2]
sel2a[3] => REG_MUX:mac2_input_a.sel[3]
mac2inb[0] <= REG_MUX:mac2_input_b.result[0]
mac2inb[1] <= REG_MUX:mac2_input_b.result[1]
mac2inb[2] <= REG_MUX:mac2_input_b.result[2]
mac2inb[3] <= REG_MUX:mac2_input_b.result[3]
mac2inb[4] <= REG_MUX:mac2_input_b.result[4]
mac2inb[5] <= REG_MUX:mac2_input_b.result[5]
mac2inb[6] <= REG_MUX:mac2_input_b.result[6]
mac2inb[7] <= REG_MUX:mac2_input_b.result[7]
selcb[0] => REG_MUX:mac2_input_b.sel[0]
selcb[1] => REG_MUX:mac2_input_b.sel[1]
selcb[2] => REG_MUX:mac2_input_b.sel[2]
selcb[3] => REG_MUX:mac2_input_b.sel[3]


|transmult|mac_input_selector:inst11|REG_MUX:mac1_input_a
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data10x[0] => sub_wire2[80].IN1
data10x[1] => sub_wire2[81].IN1
data10x[2] => sub_wire2[82].IN1
data10x[3] => sub_wire2[83].IN1
data10x[4] => sub_wire2[84].IN1
data10x[5] => sub_wire2[85].IN1
data10x[6] => sub_wire2[86].IN1
data10x[7] => sub_wire2[87].IN1
data11x[0] => sub_wire2[88].IN1
data11x[1] => sub_wire2[89].IN1
data11x[2] => sub_wire2[90].IN1
data11x[3] => sub_wire2[91].IN1
data11x[4] => sub_wire2[92].IN1
data11x[5] => sub_wire2[93].IN1
data11x[6] => sub_wire2[94].IN1
data11x[7] => sub_wire2[95].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
data5x[0] => sub_wire2[40].IN1
data5x[1] => sub_wire2[41].IN1
data5x[2] => sub_wire2[42].IN1
data5x[3] => sub_wire2[43].IN1
data5x[4] => sub_wire2[44].IN1
data5x[5] => sub_wire2[45].IN1
data5x[6] => sub_wire2[46].IN1
data5x[7] => sub_wire2[47].IN1
data6x[0] => sub_wire2[48].IN1
data6x[1] => sub_wire2[49].IN1
data6x[2] => sub_wire2[50].IN1
data6x[3] => sub_wire2[51].IN1
data6x[4] => sub_wire2[52].IN1
data6x[5] => sub_wire2[53].IN1
data6x[6] => sub_wire2[54].IN1
data6x[7] => sub_wire2[55].IN1
data7x[0] => sub_wire2[56].IN1
data7x[1] => sub_wire2[57].IN1
data7x[2] => sub_wire2[58].IN1
data7x[3] => sub_wire2[59].IN1
data7x[4] => sub_wire2[60].IN1
data7x[5] => sub_wire2[61].IN1
data7x[6] => sub_wire2[62].IN1
data7x[7] => sub_wire2[63].IN1
data8x[0] => sub_wire2[64].IN1
data8x[1] => sub_wire2[65].IN1
data8x[2] => sub_wire2[66].IN1
data8x[3] => sub_wire2[67].IN1
data8x[4] => sub_wire2[68].IN1
data8x[5] => sub_wire2[69].IN1
data8x[6] => sub_wire2[70].IN1
data8x[7] => sub_wire2[71].IN1
data9x[0] => sub_wire2[72].IN1
data9x[1] => sub_wire2[73].IN1
data9x[2] => sub_wire2[74].IN1
data9x[3] => sub_wire2[75].IN1
data9x[4] => sub_wire2[76].IN1
data9x[5] => sub_wire2[77].IN1
data9x[6] => sub_wire2[78].IN1
data9x[7] => sub_wire2[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|transmult|mac_input_selector:inst11|REG_MUX:mac1_input_a|lpm_mux:lpm_mux_component
data[0][0] => mux_ugc:auto_generated.data[0]
data[0][1] => mux_ugc:auto_generated.data[1]
data[0][2] => mux_ugc:auto_generated.data[2]
data[0][3] => mux_ugc:auto_generated.data[3]
data[0][4] => mux_ugc:auto_generated.data[4]
data[0][5] => mux_ugc:auto_generated.data[5]
data[0][6] => mux_ugc:auto_generated.data[6]
data[0][7] => mux_ugc:auto_generated.data[7]
data[1][0] => mux_ugc:auto_generated.data[8]
data[1][1] => mux_ugc:auto_generated.data[9]
data[1][2] => mux_ugc:auto_generated.data[10]
data[1][3] => mux_ugc:auto_generated.data[11]
data[1][4] => mux_ugc:auto_generated.data[12]
data[1][5] => mux_ugc:auto_generated.data[13]
data[1][6] => mux_ugc:auto_generated.data[14]
data[1][7] => mux_ugc:auto_generated.data[15]
data[2][0] => mux_ugc:auto_generated.data[16]
data[2][1] => mux_ugc:auto_generated.data[17]
data[2][2] => mux_ugc:auto_generated.data[18]
data[2][3] => mux_ugc:auto_generated.data[19]
data[2][4] => mux_ugc:auto_generated.data[20]
data[2][5] => mux_ugc:auto_generated.data[21]
data[2][6] => mux_ugc:auto_generated.data[22]
data[2][7] => mux_ugc:auto_generated.data[23]
data[3][0] => mux_ugc:auto_generated.data[24]
data[3][1] => mux_ugc:auto_generated.data[25]
data[3][2] => mux_ugc:auto_generated.data[26]
data[3][3] => mux_ugc:auto_generated.data[27]
data[3][4] => mux_ugc:auto_generated.data[28]
data[3][5] => mux_ugc:auto_generated.data[29]
data[3][6] => mux_ugc:auto_generated.data[30]
data[3][7] => mux_ugc:auto_generated.data[31]
data[4][0] => mux_ugc:auto_generated.data[32]
data[4][1] => mux_ugc:auto_generated.data[33]
data[4][2] => mux_ugc:auto_generated.data[34]
data[4][3] => mux_ugc:auto_generated.data[35]
data[4][4] => mux_ugc:auto_generated.data[36]
data[4][5] => mux_ugc:auto_generated.data[37]
data[4][6] => mux_ugc:auto_generated.data[38]
data[4][7] => mux_ugc:auto_generated.data[39]
data[5][0] => mux_ugc:auto_generated.data[40]
data[5][1] => mux_ugc:auto_generated.data[41]
data[5][2] => mux_ugc:auto_generated.data[42]
data[5][3] => mux_ugc:auto_generated.data[43]
data[5][4] => mux_ugc:auto_generated.data[44]
data[5][5] => mux_ugc:auto_generated.data[45]
data[5][6] => mux_ugc:auto_generated.data[46]
data[5][7] => mux_ugc:auto_generated.data[47]
data[6][0] => mux_ugc:auto_generated.data[48]
data[6][1] => mux_ugc:auto_generated.data[49]
data[6][2] => mux_ugc:auto_generated.data[50]
data[6][3] => mux_ugc:auto_generated.data[51]
data[6][4] => mux_ugc:auto_generated.data[52]
data[6][5] => mux_ugc:auto_generated.data[53]
data[6][6] => mux_ugc:auto_generated.data[54]
data[6][7] => mux_ugc:auto_generated.data[55]
data[7][0] => mux_ugc:auto_generated.data[56]
data[7][1] => mux_ugc:auto_generated.data[57]
data[7][2] => mux_ugc:auto_generated.data[58]
data[7][3] => mux_ugc:auto_generated.data[59]
data[7][4] => mux_ugc:auto_generated.data[60]
data[7][5] => mux_ugc:auto_generated.data[61]
data[7][6] => mux_ugc:auto_generated.data[62]
data[7][7] => mux_ugc:auto_generated.data[63]
data[8][0] => mux_ugc:auto_generated.data[64]
data[8][1] => mux_ugc:auto_generated.data[65]
data[8][2] => mux_ugc:auto_generated.data[66]
data[8][3] => mux_ugc:auto_generated.data[67]
data[8][4] => mux_ugc:auto_generated.data[68]
data[8][5] => mux_ugc:auto_generated.data[69]
data[8][6] => mux_ugc:auto_generated.data[70]
data[8][7] => mux_ugc:auto_generated.data[71]
data[9][0] => mux_ugc:auto_generated.data[72]
data[9][1] => mux_ugc:auto_generated.data[73]
data[9][2] => mux_ugc:auto_generated.data[74]
data[9][3] => mux_ugc:auto_generated.data[75]
data[9][4] => mux_ugc:auto_generated.data[76]
data[9][5] => mux_ugc:auto_generated.data[77]
data[9][6] => mux_ugc:auto_generated.data[78]
data[9][7] => mux_ugc:auto_generated.data[79]
data[10][0] => mux_ugc:auto_generated.data[80]
data[10][1] => mux_ugc:auto_generated.data[81]
data[10][2] => mux_ugc:auto_generated.data[82]
data[10][3] => mux_ugc:auto_generated.data[83]
data[10][4] => mux_ugc:auto_generated.data[84]
data[10][5] => mux_ugc:auto_generated.data[85]
data[10][6] => mux_ugc:auto_generated.data[86]
data[10][7] => mux_ugc:auto_generated.data[87]
data[11][0] => mux_ugc:auto_generated.data[88]
data[11][1] => mux_ugc:auto_generated.data[89]
data[11][2] => mux_ugc:auto_generated.data[90]
data[11][3] => mux_ugc:auto_generated.data[91]
data[11][4] => mux_ugc:auto_generated.data[92]
data[11][5] => mux_ugc:auto_generated.data[93]
data[11][6] => mux_ugc:auto_generated.data[94]
data[11][7] => mux_ugc:auto_generated.data[95]
sel[0] => mux_ugc:auto_generated.sel[0]
sel[1] => mux_ugc:auto_generated.sel[1]
sel[2] => mux_ugc:auto_generated.sel[2]
sel[3] => mux_ugc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ugc:auto_generated.result[0]
result[1] <= mux_ugc:auto_generated.result[1]
result[2] <= mux_ugc:auto_generated.result[2]
result[3] <= mux_ugc:auto_generated.result[3]
result[4] <= mux_ugc:auto_generated.result[4]
result[5] <= mux_ugc:auto_generated.result[5]
result[6] <= mux_ugc:auto_generated.result[6]
result[7] <= mux_ugc:auto_generated.result[7]


|transmult|mac_input_selector:inst11|REG_MUX:mac1_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|transmult|mac_input_selector:inst11|REG_MUX:mac1_input_b
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data10x[0] => sub_wire2[80].IN1
data10x[1] => sub_wire2[81].IN1
data10x[2] => sub_wire2[82].IN1
data10x[3] => sub_wire2[83].IN1
data10x[4] => sub_wire2[84].IN1
data10x[5] => sub_wire2[85].IN1
data10x[6] => sub_wire2[86].IN1
data10x[7] => sub_wire2[87].IN1
data11x[0] => sub_wire2[88].IN1
data11x[1] => sub_wire2[89].IN1
data11x[2] => sub_wire2[90].IN1
data11x[3] => sub_wire2[91].IN1
data11x[4] => sub_wire2[92].IN1
data11x[5] => sub_wire2[93].IN1
data11x[6] => sub_wire2[94].IN1
data11x[7] => sub_wire2[95].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
data5x[0] => sub_wire2[40].IN1
data5x[1] => sub_wire2[41].IN1
data5x[2] => sub_wire2[42].IN1
data5x[3] => sub_wire2[43].IN1
data5x[4] => sub_wire2[44].IN1
data5x[5] => sub_wire2[45].IN1
data5x[6] => sub_wire2[46].IN1
data5x[7] => sub_wire2[47].IN1
data6x[0] => sub_wire2[48].IN1
data6x[1] => sub_wire2[49].IN1
data6x[2] => sub_wire2[50].IN1
data6x[3] => sub_wire2[51].IN1
data6x[4] => sub_wire2[52].IN1
data6x[5] => sub_wire2[53].IN1
data6x[6] => sub_wire2[54].IN1
data6x[7] => sub_wire2[55].IN1
data7x[0] => sub_wire2[56].IN1
data7x[1] => sub_wire2[57].IN1
data7x[2] => sub_wire2[58].IN1
data7x[3] => sub_wire2[59].IN1
data7x[4] => sub_wire2[60].IN1
data7x[5] => sub_wire2[61].IN1
data7x[6] => sub_wire2[62].IN1
data7x[7] => sub_wire2[63].IN1
data8x[0] => sub_wire2[64].IN1
data8x[1] => sub_wire2[65].IN1
data8x[2] => sub_wire2[66].IN1
data8x[3] => sub_wire2[67].IN1
data8x[4] => sub_wire2[68].IN1
data8x[5] => sub_wire2[69].IN1
data8x[6] => sub_wire2[70].IN1
data8x[7] => sub_wire2[71].IN1
data9x[0] => sub_wire2[72].IN1
data9x[1] => sub_wire2[73].IN1
data9x[2] => sub_wire2[74].IN1
data9x[3] => sub_wire2[75].IN1
data9x[4] => sub_wire2[76].IN1
data9x[5] => sub_wire2[77].IN1
data9x[6] => sub_wire2[78].IN1
data9x[7] => sub_wire2[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|transmult|mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component
data[0][0] => mux_ugc:auto_generated.data[0]
data[0][1] => mux_ugc:auto_generated.data[1]
data[0][2] => mux_ugc:auto_generated.data[2]
data[0][3] => mux_ugc:auto_generated.data[3]
data[0][4] => mux_ugc:auto_generated.data[4]
data[0][5] => mux_ugc:auto_generated.data[5]
data[0][6] => mux_ugc:auto_generated.data[6]
data[0][7] => mux_ugc:auto_generated.data[7]
data[1][0] => mux_ugc:auto_generated.data[8]
data[1][1] => mux_ugc:auto_generated.data[9]
data[1][2] => mux_ugc:auto_generated.data[10]
data[1][3] => mux_ugc:auto_generated.data[11]
data[1][4] => mux_ugc:auto_generated.data[12]
data[1][5] => mux_ugc:auto_generated.data[13]
data[1][6] => mux_ugc:auto_generated.data[14]
data[1][7] => mux_ugc:auto_generated.data[15]
data[2][0] => mux_ugc:auto_generated.data[16]
data[2][1] => mux_ugc:auto_generated.data[17]
data[2][2] => mux_ugc:auto_generated.data[18]
data[2][3] => mux_ugc:auto_generated.data[19]
data[2][4] => mux_ugc:auto_generated.data[20]
data[2][5] => mux_ugc:auto_generated.data[21]
data[2][6] => mux_ugc:auto_generated.data[22]
data[2][7] => mux_ugc:auto_generated.data[23]
data[3][0] => mux_ugc:auto_generated.data[24]
data[3][1] => mux_ugc:auto_generated.data[25]
data[3][2] => mux_ugc:auto_generated.data[26]
data[3][3] => mux_ugc:auto_generated.data[27]
data[3][4] => mux_ugc:auto_generated.data[28]
data[3][5] => mux_ugc:auto_generated.data[29]
data[3][6] => mux_ugc:auto_generated.data[30]
data[3][7] => mux_ugc:auto_generated.data[31]
data[4][0] => mux_ugc:auto_generated.data[32]
data[4][1] => mux_ugc:auto_generated.data[33]
data[4][2] => mux_ugc:auto_generated.data[34]
data[4][3] => mux_ugc:auto_generated.data[35]
data[4][4] => mux_ugc:auto_generated.data[36]
data[4][5] => mux_ugc:auto_generated.data[37]
data[4][6] => mux_ugc:auto_generated.data[38]
data[4][7] => mux_ugc:auto_generated.data[39]
data[5][0] => mux_ugc:auto_generated.data[40]
data[5][1] => mux_ugc:auto_generated.data[41]
data[5][2] => mux_ugc:auto_generated.data[42]
data[5][3] => mux_ugc:auto_generated.data[43]
data[5][4] => mux_ugc:auto_generated.data[44]
data[5][5] => mux_ugc:auto_generated.data[45]
data[5][6] => mux_ugc:auto_generated.data[46]
data[5][7] => mux_ugc:auto_generated.data[47]
data[6][0] => mux_ugc:auto_generated.data[48]
data[6][1] => mux_ugc:auto_generated.data[49]
data[6][2] => mux_ugc:auto_generated.data[50]
data[6][3] => mux_ugc:auto_generated.data[51]
data[6][4] => mux_ugc:auto_generated.data[52]
data[6][5] => mux_ugc:auto_generated.data[53]
data[6][6] => mux_ugc:auto_generated.data[54]
data[6][7] => mux_ugc:auto_generated.data[55]
data[7][0] => mux_ugc:auto_generated.data[56]
data[7][1] => mux_ugc:auto_generated.data[57]
data[7][2] => mux_ugc:auto_generated.data[58]
data[7][3] => mux_ugc:auto_generated.data[59]
data[7][4] => mux_ugc:auto_generated.data[60]
data[7][5] => mux_ugc:auto_generated.data[61]
data[7][6] => mux_ugc:auto_generated.data[62]
data[7][7] => mux_ugc:auto_generated.data[63]
data[8][0] => mux_ugc:auto_generated.data[64]
data[8][1] => mux_ugc:auto_generated.data[65]
data[8][2] => mux_ugc:auto_generated.data[66]
data[8][3] => mux_ugc:auto_generated.data[67]
data[8][4] => mux_ugc:auto_generated.data[68]
data[8][5] => mux_ugc:auto_generated.data[69]
data[8][6] => mux_ugc:auto_generated.data[70]
data[8][7] => mux_ugc:auto_generated.data[71]
data[9][0] => mux_ugc:auto_generated.data[72]
data[9][1] => mux_ugc:auto_generated.data[73]
data[9][2] => mux_ugc:auto_generated.data[74]
data[9][3] => mux_ugc:auto_generated.data[75]
data[9][4] => mux_ugc:auto_generated.data[76]
data[9][5] => mux_ugc:auto_generated.data[77]
data[9][6] => mux_ugc:auto_generated.data[78]
data[9][7] => mux_ugc:auto_generated.data[79]
data[10][0] => mux_ugc:auto_generated.data[80]
data[10][1] => mux_ugc:auto_generated.data[81]
data[10][2] => mux_ugc:auto_generated.data[82]
data[10][3] => mux_ugc:auto_generated.data[83]
data[10][4] => mux_ugc:auto_generated.data[84]
data[10][5] => mux_ugc:auto_generated.data[85]
data[10][6] => mux_ugc:auto_generated.data[86]
data[10][7] => mux_ugc:auto_generated.data[87]
data[11][0] => mux_ugc:auto_generated.data[88]
data[11][1] => mux_ugc:auto_generated.data[89]
data[11][2] => mux_ugc:auto_generated.data[90]
data[11][3] => mux_ugc:auto_generated.data[91]
data[11][4] => mux_ugc:auto_generated.data[92]
data[11][5] => mux_ugc:auto_generated.data[93]
data[11][6] => mux_ugc:auto_generated.data[94]
data[11][7] => mux_ugc:auto_generated.data[95]
sel[0] => mux_ugc:auto_generated.sel[0]
sel[1] => mux_ugc:auto_generated.sel[1]
sel[2] => mux_ugc:auto_generated.sel[2]
sel[3] => mux_ugc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ugc:auto_generated.result[0]
result[1] <= mux_ugc:auto_generated.result[1]
result[2] <= mux_ugc:auto_generated.result[2]
result[3] <= mux_ugc:auto_generated.result[3]
result[4] <= mux_ugc:auto_generated.result[4]
result[5] <= mux_ugc:auto_generated.result[5]
result[6] <= mux_ugc:auto_generated.result[6]
result[7] <= mux_ugc:auto_generated.result[7]


|transmult|mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|transmult|mac_input_selector:inst11|REG_MUX:mac2_input_a
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data10x[0] => sub_wire2[80].IN1
data10x[1] => sub_wire2[81].IN1
data10x[2] => sub_wire2[82].IN1
data10x[3] => sub_wire2[83].IN1
data10x[4] => sub_wire2[84].IN1
data10x[5] => sub_wire2[85].IN1
data10x[6] => sub_wire2[86].IN1
data10x[7] => sub_wire2[87].IN1
data11x[0] => sub_wire2[88].IN1
data11x[1] => sub_wire2[89].IN1
data11x[2] => sub_wire2[90].IN1
data11x[3] => sub_wire2[91].IN1
data11x[4] => sub_wire2[92].IN1
data11x[5] => sub_wire2[93].IN1
data11x[6] => sub_wire2[94].IN1
data11x[7] => sub_wire2[95].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
data5x[0] => sub_wire2[40].IN1
data5x[1] => sub_wire2[41].IN1
data5x[2] => sub_wire2[42].IN1
data5x[3] => sub_wire2[43].IN1
data5x[4] => sub_wire2[44].IN1
data5x[5] => sub_wire2[45].IN1
data5x[6] => sub_wire2[46].IN1
data5x[7] => sub_wire2[47].IN1
data6x[0] => sub_wire2[48].IN1
data6x[1] => sub_wire2[49].IN1
data6x[2] => sub_wire2[50].IN1
data6x[3] => sub_wire2[51].IN1
data6x[4] => sub_wire2[52].IN1
data6x[5] => sub_wire2[53].IN1
data6x[6] => sub_wire2[54].IN1
data6x[7] => sub_wire2[55].IN1
data7x[0] => sub_wire2[56].IN1
data7x[1] => sub_wire2[57].IN1
data7x[2] => sub_wire2[58].IN1
data7x[3] => sub_wire2[59].IN1
data7x[4] => sub_wire2[60].IN1
data7x[5] => sub_wire2[61].IN1
data7x[6] => sub_wire2[62].IN1
data7x[7] => sub_wire2[63].IN1
data8x[0] => sub_wire2[64].IN1
data8x[1] => sub_wire2[65].IN1
data8x[2] => sub_wire2[66].IN1
data8x[3] => sub_wire2[67].IN1
data8x[4] => sub_wire2[68].IN1
data8x[5] => sub_wire2[69].IN1
data8x[6] => sub_wire2[70].IN1
data8x[7] => sub_wire2[71].IN1
data9x[0] => sub_wire2[72].IN1
data9x[1] => sub_wire2[73].IN1
data9x[2] => sub_wire2[74].IN1
data9x[3] => sub_wire2[75].IN1
data9x[4] => sub_wire2[76].IN1
data9x[5] => sub_wire2[77].IN1
data9x[6] => sub_wire2[78].IN1
data9x[7] => sub_wire2[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|transmult|mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component
data[0][0] => mux_ugc:auto_generated.data[0]
data[0][1] => mux_ugc:auto_generated.data[1]
data[0][2] => mux_ugc:auto_generated.data[2]
data[0][3] => mux_ugc:auto_generated.data[3]
data[0][4] => mux_ugc:auto_generated.data[4]
data[0][5] => mux_ugc:auto_generated.data[5]
data[0][6] => mux_ugc:auto_generated.data[6]
data[0][7] => mux_ugc:auto_generated.data[7]
data[1][0] => mux_ugc:auto_generated.data[8]
data[1][1] => mux_ugc:auto_generated.data[9]
data[1][2] => mux_ugc:auto_generated.data[10]
data[1][3] => mux_ugc:auto_generated.data[11]
data[1][4] => mux_ugc:auto_generated.data[12]
data[1][5] => mux_ugc:auto_generated.data[13]
data[1][6] => mux_ugc:auto_generated.data[14]
data[1][7] => mux_ugc:auto_generated.data[15]
data[2][0] => mux_ugc:auto_generated.data[16]
data[2][1] => mux_ugc:auto_generated.data[17]
data[2][2] => mux_ugc:auto_generated.data[18]
data[2][3] => mux_ugc:auto_generated.data[19]
data[2][4] => mux_ugc:auto_generated.data[20]
data[2][5] => mux_ugc:auto_generated.data[21]
data[2][6] => mux_ugc:auto_generated.data[22]
data[2][7] => mux_ugc:auto_generated.data[23]
data[3][0] => mux_ugc:auto_generated.data[24]
data[3][1] => mux_ugc:auto_generated.data[25]
data[3][2] => mux_ugc:auto_generated.data[26]
data[3][3] => mux_ugc:auto_generated.data[27]
data[3][4] => mux_ugc:auto_generated.data[28]
data[3][5] => mux_ugc:auto_generated.data[29]
data[3][6] => mux_ugc:auto_generated.data[30]
data[3][7] => mux_ugc:auto_generated.data[31]
data[4][0] => mux_ugc:auto_generated.data[32]
data[4][1] => mux_ugc:auto_generated.data[33]
data[4][2] => mux_ugc:auto_generated.data[34]
data[4][3] => mux_ugc:auto_generated.data[35]
data[4][4] => mux_ugc:auto_generated.data[36]
data[4][5] => mux_ugc:auto_generated.data[37]
data[4][6] => mux_ugc:auto_generated.data[38]
data[4][7] => mux_ugc:auto_generated.data[39]
data[5][0] => mux_ugc:auto_generated.data[40]
data[5][1] => mux_ugc:auto_generated.data[41]
data[5][2] => mux_ugc:auto_generated.data[42]
data[5][3] => mux_ugc:auto_generated.data[43]
data[5][4] => mux_ugc:auto_generated.data[44]
data[5][5] => mux_ugc:auto_generated.data[45]
data[5][6] => mux_ugc:auto_generated.data[46]
data[5][7] => mux_ugc:auto_generated.data[47]
data[6][0] => mux_ugc:auto_generated.data[48]
data[6][1] => mux_ugc:auto_generated.data[49]
data[6][2] => mux_ugc:auto_generated.data[50]
data[6][3] => mux_ugc:auto_generated.data[51]
data[6][4] => mux_ugc:auto_generated.data[52]
data[6][5] => mux_ugc:auto_generated.data[53]
data[6][6] => mux_ugc:auto_generated.data[54]
data[6][7] => mux_ugc:auto_generated.data[55]
data[7][0] => mux_ugc:auto_generated.data[56]
data[7][1] => mux_ugc:auto_generated.data[57]
data[7][2] => mux_ugc:auto_generated.data[58]
data[7][3] => mux_ugc:auto_generated.data[59]
data[7][4] => mux_ugc:auto_generated.data[60]
data[7][5] => mux_ugc:auto_generated.data[61]
data[7][6] => mux_ugc:auto_generated.data[62]
data[7][7] => mux_ugc:auto_generated.data[63]
data[8][0] => mux_ugc:auto_generated.data[64]
data[8][1] => mux_ugc:auto_generated.data[65]
data[8][2] => mux_ugc:auto_generated.data[66]
data[8][3] => mux_ugc:auto_generated.data[67]
data[8][4] => mux_ugc:auto_generated.data[68]
data[8][5] => mux_ugc:auto_generated.data[69]
data[8][6] => mux_ugc:auto_generated.data[70]
data[8][7] => mux_ugc:auto_generated.data[71]
data[9][0] => mux_ugc:auto_generated.data[72]
data[9][1] => mux_ugc:auto_generated.data[73]
data[9][2] => mux_ugc:auto_generated.data[74]
data[9][3] => mux_ugc:auto_generated.data[75]
data[9][4] => mux_ugc:auto_generated.data[76]
data[9][5] => mux_ugc:auto_generated.data[77]
data[9][6] => mux_ugc:auto_generated.data[78]
data[9][7] => mux_ugc:auto_generated.data[79]
data[10][0] => mux_ugc:auto_generated.data[80]
data[10][1] => mux_ugc:auto_generated.data[81]
data[10][2] => mux_ugc:auto_generated.data[82]
data[10][3] => mux_ugc:auto_generated.data[83]
data[10][4] => mux_ugc:auto_generated.data[84]
data[10][5] => mux_ugc:auto_generated.data[85]
data[10][6] => mux_ugc:auto_generated.data[86]
data[10][7] => mux_ugc:auto_generated.data[87]
data[11][0] => mux_ugc:auto_generated.data[88]
data[11][1] => mux_ugc:auto_generated.data[89]
data[11][2] => mux_ugc:auto_generated.data[90]
data[11][3] => mux_ugc:auto_generated.data[91]
data[11][4] => mux_ugc:auto_generated.data[92]
data[11][5] => mux_ugc:auto_generated.data[93]
data[11][6] => mux_ugc:auto_generated.data[94]
data[11][7] => mux_ugc:auto_generated.data[95]
sel[0] => mux_ugc:auto_generated.sel[0]
sel[1] => mux_ugc:auto_generated.sel[1]
sel[2] => mux_ugc:auto_generated.sel[2]
sel[3] => mux_ugc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ugc:auto_generated.result[0]
result[1] <= mux_ugc:auto_generated.result[1]
result[2] <= mux_ugc:auto_generated.result[2]
result[3] <= mux_ugc:auto_generated.result[3]
result[4] <= mux_ugc:auto_generated.result[4]
result[5] <= mux_ugc:auto_generated.result[5]
result[6] <= mux_ugc:auto_generated.result[6]
result[7] <= mux_ugc:auto_generated.result[7]


|transmult|mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|transmult|mac_input_selector:inst11|REG_MUX:mac2_input_b
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data10x[0] => sub_wire2[80].IN1
data10x[1] => sub_wire2[81].IN1
data10x[2] => sub_wire2[82].IN1
data10x[3] => sub_wire2[83].IN1
data10x[4] => sub_wire2[84].IN1
data10x[5] => sub_wire2[85].IN1
data10x[6] => sub_wire2[86].IN1
data10x[7] => sub_wire2[87].IN1
data11x[0] => sub_wire2[88].IN1
data11x[1] => sub_wire2[89].IN1
data11x[2] => sub_wire2[90].IN1
data11x[3] => sub_wire2[91].IN1
data11x[4] => sub_wire2[92].IN1
data11x[5] => sub_wire2[93].IN1
data11x[6] => sub_wire2[94].IN1
data11x[7] => sub_wire2[95].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
data5x[0] => sub_wire2[40].IN1
data5x[1] => sub_wire2[41].IN1
data5x[2] => sub_wire2[42].IN1
data5x[3] => sub_wire2[43].IN1
data5x[4] => sub_wire2[44].IN1
data5x[5] => sub_wire2[45].IN1
data5x[6] => sub_wire2[46].IN1
data5x[7] => sub_wire2[47].IN1
data6x[0] => sub_wire2[48].IN1
data6x[1] => sub_wire2[49].IN1
data6x[2] => sub_wire2[50].IN1
data6x[3] => sub_wire2[51].IN1
data6x[4] => sub_wire2[52].IN1
data6x[5] => sub_wire2[53].IN1
data6x[6] => sub_wire2[54].IN1
data6x[7] => sub_wire2[55].IN1
data7x[0] => sub_wire2[56].IN1
data7x[1] => sub_wire2[57].IN1
data7x[2] => sub_wire2[58].IN1
data7x[3] => sub_wire2[59].IN1
data7x[4] => sub_wire2[60].IN1
data7x[5] => sub_wire2[61].IN1
data7x[6] => sub_wire2[62].IN1
data7x[7] => sub_wire2[63].IN1
data8x[0] => sub_wire2[64].IN1
data8x[1] => sub_wire2[65].IN1
data8x[2] => sub_wire2[66].IN1
data8x[3] => sub_wire2[67].IN1
data8x[4] => sub_wire2[68].IN1
data8x[5] => sub_wire2[69].IN1
data8x[6] => sub_wire2[70].IN1
data8x[7] => sub_wire2[71].IN1
data9x[0] => sub_wire2[72].IN1
data9x[1] => sub_wire2[73].IN1
data9x[2] => sub_wire2[74].IN1
data9x[3] => sub_wire2[75].IN1
data9x[4] => sub_wire2[76].IN1
data9x[5] => sub_wire2[77].IN1
data9x[6] => sub_wire2[78].IN1
data9x[7] => sub_wire2[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|transmult|mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component
data[0][0] => mux_ugc:auto_generated.data[0]
data[0][1] => mux_ugc:auto_generated.data[1]
data[0][2] => mux_ugc:auto_generated.data[2]
data[0][3] => mux_ugc:auto_generated.data[3]
data[0][4] => mux_ugc:auto_generated.data[4]
data[0][5] => mux_ugc:auto_generated.data[5]
data[0][6] => mux_ugc:auto_generated.data[6]
data[0][7] => mux_ugc:auto_generated.data[7]
data[1][0] => mux_ugc:auto_generated.data[8]
data[1][1] => mux_ugc:auto_generated.data[9]
data[1][2] => mux_ugc:auto_generated.data[10]
data[1][3] => mux_ugc:auto_generated.data[11]
data[1][4] => mux_ugc:auto_generated.data[12]
data[1][5] => mux_ugc:auto_generated.data[13]
data[1][6] => mux_ugc:auto_generated.data[14]
data[1][7] => mux_ugc:auto_generated.data[15]
data[2][0] => mux_ugc:auto_generated.data[16]
data[2][1] => mux_ugc:auto_generated.data[17]
data[2][2] => mux_ugc:auto_generated.data[18]
data[2][3] => mux_ugc:auto_generated.data[19]
data[2][4] => mux_ugc:auto_generated.data[20]
data[2][5] => mux_ugc:auto_generated.data[21]
data[2][6] => mux_ugc:auto_generated.data[22]
data[2][7] => mux_ugc:auto_generated.data[23]
data[3][0] => mux_ugc:auto_generated.data[24]
data[3][1] => mux_ugc:auto_generated.data[25]
data[3][2] => mux_ugc:auto_generated.data[26]
data[3][3] => mux_ugc:auto_generated.data[27]
data[3][4] => mux_ugc:auto_generated.data[28]
data[3][5] => mux_ugc:auto_generated.data[29]
data[3][6] => mux_ugc:auto_generated.data[30]
data[3][7] => mux_ugc:auto_generated.data[31]
data[4][0] => mux_ugc:auto_generated.data[32]
data[4][1] => mux_ugc:auto_generated.data[33]
data[4][2] => mux_ugc:auto_generated.data[34]
data[4][3] => mux_ugc:auto_generated.data[35]
data[4][4] => mux_ugc:auto_generated.data[36]
data[4][5] => mux_ugc:auto_generated.data[37]
data[4][6] => mux_ugc:auto_generated.data[38]
data[4][7] => mux_ugc:auto_generated.data[39]
data[5][0] => mux_ugc:auto_generated.data[40]
data[5][1] => mux_ugc:auto_generated.data[41]
data[5][2] => mux_ugc:auto_generated.data[42]
data[5][3] => mux_ugc:auto_generated.data[43]
data[5][4] => mux_ugc:auto_generated.data[44]
data[5][5] => mux_ugc:auto_generated.data[45]
data[5][6] => mux_ugc:auto_generated.data[46]
data[5][7] => mux_ugc:auto_generated.data[47]
data[6][0] => mux_ugc:auto_generated.data[48]
data[6][1] => mux_ugc:auto_generated.data[49]
data[6][2] => mux_ugc:auto_generated.data[50]
data[6][3] => mux_ugc:auto_generated.data[51]
data[6][4] => mux_ugc:auto_generated.data[52]
data[6][5] => mux_ugc:auto_generated.data[53]
data[6][6] => mux_ugc:auto_generated.data[54]
data[6][7] => mux_ugc:auto_generated.data[55]
data[7][0] => mux_ugc:auto_generated.data[56]
data[7][1] => mux_ugc:auto_generated.data[57]
data[7][2] => mux_ugc:auto_generated.data[58]
data[7][3] => mux_ugc:auto_generated.data[59]
data[7][4] => mux_ugc:auto_generated.data[60]
data[7][5] => mux_ugc:auto_generated.data[61]
data[7][6] => mux_ugc:auto_generated.data[62]
data[7][7] => mux_ugc:auto_generated.data[63]
data[8][0] => mux_ugc:auto_generated.data[64]
data[8][1] => mux_ugc:auto_generated.data[65]
data[8][2] => mux_ugc:auto_generated.data[66]
data[8][3] => mux_ugc:auto_generated.data[67]
data[8][4] => mux_ugc:auto_generated.data[68]
data[8][5] => mux_ugc:auto_generated.data[69]
data[8][6] => mux_ugc:auto_generated.data[70]
data[8][7] => mux_ugc:auto_generated.data[71]
data[9][0] => mux_ugc:auto_generated.data[72]
data[9][1] => mux_ugc:auto_generated.data[73]
data[9][2] => mux_ugc:auto_generated.data[74]
data[9][3] => mux_ugc:auto_generated.data[75]
data[9][4] => mux_ugc:auto_generated.data[76]
data[9][5] => mux_ugc:auto_generated.data[77]
data[9][6] => mux_ugc:auto_generated.data[78]
data[9][7] => mux_ugc:auto_generated.data[79]
data[10][0] => mux_ugc:auto_generated.data[80]
data[10][1] => mux_ugc:auto_generated.data[81]
data[10][2] => mux_ugc:auto_generated.data[82]
data[10][3] => mux_ugc:auto_generated.data[83]
data[10][4] => mux_ugc:auto_generated.data[84]
data[10][5] => mux_ugc:auto_generated.data[85]
data[10][6] => mux_ugc:auto_generated.data[86]
data[10][7] => mux_ugc:auto_generated.data[87]
data[11][0] => mux_ugc:auto_generated.data[88]
data[11][1] => mux_ugc:auto_generated.data[89]
data[11][2] => mux_ugc:auto_generated.data[90]
data[11][3] => mux_ugc:auto_generated.data[91]
data[11][4] => mux_ugc:auto_generated.data[92]
data[11][5] => mux_ugc:auto_generated.data[93]
data[11][6] => mux_ugc:auto_generated.data[94]
data[11][7] => mux_ugc:auto_generated.data[95]
sel[0] => mux_ugc:auto_generated.sel[0]
sel[1] => mux_ugc:auto_generated.sel[1]
sel[2] => mux_ugc:auto_generated.sel[2]
sel[3] => mux_ugc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ugc:auto_generated.result[0]
result[1] <= mux_ugc:auto_generated.result[1]
result[2] <= mux_ugc:auto_generated.result[2]
result[3] <= mux_ugc:auto_generated.result[3]
result[4] <= mux_ugc:auto_generated.result[4]
result[5] <= mux_ugc:auto_generated.result[5]
result[6] <= mux_ugc:auto_generated.result[6]
result[7] <= mux_ugc:auto_generated.result[7]


|transmult|mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|transmult|matrix_register:inst
din[0] => din[0].IN12
din[1] => din[1].IN12
din[2] => din[2].IN12
din[3] => din[3].IN12
din[4] => din[4].IN12
din[5] => din[5].IN12
din[6] => din[6].IN12
din[7] => din[7].IN12
a11out[0] <= reg8bit:a11.dout
a11out[1] <= reg8bit:a11.dout
a11out[2] <= reg8bit:a11.dout
a11out[3] <= reg8bit:a11.dout
a11out[4] <= reg8bit:a11.dout
a11out[5] <= reg8bit:a11.dout
a11out[6] <= reg8bit:a11.dout
a11out[7] <= reg8bit:a11.dout
a21out[0] <= reg8bit:a21.dout
a21out[1] <= reg8bit:a21.dout
a21out[2] <= reg8bit:a21.dout
a21out[3] <= reg8bit:a21.dout
a21out[4] <= reg8bit:a21.dout
a21out[5] <= reg8bit:a21.dout
a21out[6] <= reg8bit:a21.dout
a21out[7] <= reg8bit:a21.dout
a31out[0] <= reg8bit:a31.dout
a31out[1] <= reg8bit:a31.dout
a31out[2] <= reg8bit:a31.dout
a31out[3] <= reg8bit:a31.dout
a31out[4] <= reg8bit:a31.dout
a31out[5] <= reg8bit:a31.dout
a31out[6] <= reg8bit:a31.dout
a31out[7] <= reg8bit:a31.dout
a12out[0] <= reg8bit:a12.dout
a12out[1] <= reg8bit:a12.dout
a12out[2] <= reg8bit:a12.dout
a12out[3] <= reg8bit:a12.dout
a12out[4] <= reg8bit:a12.dout
a12out[5] <= reg8bit:a12.dout
a12out[6] <= reg8bit:a12.dout
a12out[7] <= reg8bit:a12.dout
a22out[0] <= reg8bit:a22.dout
a22out[1] <= reg8bit:a22.dout
a22out[2] <= reg8bit:a22.dout
a22out[3] <= reg8bit:a22.dout
a22out[4] <= reg8bit:a22.dout
a22out[5] <= reg8bit:a22.dout
a22out[6] <= reg8bit:a22.dout
a22out[7] <= reg8bit:a22.dout
a32out[0] <= reg8bit:a32.dout
a32out[1] <= reg8bit:a32.dout
a32out[2] <= reg8bit:a32.dout
a32out[3] <= reg8bit:a32.dout
a32out[4] <= reg8bit:a32.dout
a32out[5] <= reg8bit:a32.dout
a32out[6] <= reg8bit:a32.dout
a32out[7] <= reg8bit:a32.dout
a13out[0] <= reg8bit:a13.dout
a13out[1] <= reg8bit:a13.dout
a13out[2] <= reg8bit:a13.dout
a13out[3] <= reg8bit:a13.dout
a13out[4] <= reg8bit:a13.dout
a13out[5] <= reg8bit:a13.dout
a13out[6] <= reg8bit:a13.dout
a13out[7] <= reg8bit:a13.dout
a23out[0] <= reg8bit:a23.dout
a23out[1] <= reg8bit:a23.dout
a23out[2] <= reg8bit:a23.dout
a23out[3] <= reg8bit:a23.dout
a23out[4] <= reg8bit:a23.dout
a23out[5] <= reg8bit:a23.dout
a23out[6] <= reg8bit:a23.dout
a23out[7] <= reg8bit:a23.dout
a33out[0] <= reg8bit:a33.dout
a33out[1] <= reg8bit:a33.dout
a33out[2] <= reg8bit:a33.dout
a33out[3] <= reg8bit:a33.dout
a33out[4] <= reg8bit:a33.dout
a33out[5] <= reg8bit:a33.dout
a33out[6] <= reg8bit:a33.dout
a33out[7] <= reg8bit:a33.dout
a14out[0] <= reg8bit:a14.dout
a14out[1] <= reg8bit:a14.dout
a14out[2] <= reg8bit:a14.dout
a14out[3] <= reg8bit:a14.dout
a14out[4] <= reg8bit:a14.dout
a14out[5] <= reg8bit:a14.dout
a14out[6] <= reg8bit:a14.dout
a14out[7] <= reg8bit:a14.dout
a24out[0] <= reg8bit:a24.dout
a24out[1] <= reg8bit:a24.dout
a24out[2] <= reg8bit:a24.dout
a24out[3] <= reg8bit:a24.dout
a24out[4] <= reg8bit:a24.dout
a24out[5] <= reg8bit:a24.dout
a24out[6] <= reg8bit:a24.dout
a24out[7] <= reg8bit:a24.dout
a34out[0] <= reg8bit:a34.dout
a34out[1] <= reg8bit:a34.dout
a34out[2] <= reg8bit:a34.dout
a34out[3] <= reg8bit:a34.dout
a34out[4] <= reg8bit:a34.dout
a34out[5] <= reg8bit:a34.dout
a34out[6] <= reg8bit:a34.dout
a34out[7] <= reg8bit:a34.dout
clk => clk.IN12
load[0] => load[0].IN1
load[1] => load[1].IN1
load[2] => load[2].IN1
load[3] => load[3].IN1
load[4] => load[4].IN1
load[5] => load[5].IN1
load[6] => load[6].IN1
load[7] => load[7].IN1
load[8] => load[8].IN1
load[9] => load[9].IN1
load[10] => load[10].IN1
load[11] => load[11].IN1
aclr => aclr.IN12


|transmult|matrix_register:inst|reg8bit:a11
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a21
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a31
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a12
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a22
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a32
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a13
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a23
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a33
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a14
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a24
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|matrix_register:inst|reg8bit:a34
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
load => dout[0]~reg0.ENA
load => dout[7]~reg0.ENA
load => dout[6]~reg0.ENA
load => dout[5]~reg0.ENA
load => dout[4]~reg0.ENA
load => dout[3]~reg0.ENA
load => dout[2]~reg0.ENA
load => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2
mac_out[0] <= feedback_gate:inst1.dout[0]
mac_out[1] <= feedback_gate:inst1.dout[1]
mac_out[2] <= feedback_gate:inst1.dout[2]
mac_out[3] <= feedback_gate:inst1.dout[3]
mac_out[4] <= feedback_gate:inst1.dout[4]
mac_out[5] <= feedback_gate:inst1.dout[5]
mac_out[6] <= feedback_gate:inst1.dout[6]
mac_out[7] <= feedback_gate:inst1.dout[7]
mac_out[8] <= feedback_gate:inst1.dout[8]
mac_out[9] <= feedback_gate:inst1.dout[9]
mac_out[10] <= feedback_gate:inst1.dout[10]
mac_out[11] <= feedback_gate:inst1.dout[11]
mac_out[12] <= feedback_gate:inst1.dout[12]
mac_out[13] <= feedback_gate:inst1.dout[13]
mac_out[14] <= feedback_gate:inst1.dout[14]
mac_out[15] <= feedback_gate:inst1.dout[15]
clk => feedback_gate:inst1.clk
clk => dcfilter:inst3.clk
reset => feedback_gate:inst1.aclr
mplier[0] => mult1:inst.dataa[0]
mplier[1] => mult1:inst.dataa[1]
mplier[2] => mult1:inst.dataa[2]
mplier[3] => mult1:inst.dataa[3]
mplier[4] => mult1:inst.dataa[4]
mplier[5] => mult1:inst.dataa[5]
mplier[6] => mult1:inst.dataa[6]
mplier[7] => mult1:inst.dataa[7]
mcand[0] => mult1:inst.datab[0]
mcand[1] => mult1:inst.datab[1]
mcand[2] => mult1:inst.datab[2]
mcand[3] => mult1:inst.datab[3]
mcand[4] => mult1:inst.datab[4]
mcand[5] => mult1:inst.datab[5]
mcand[6] => mult1:inst.datab[6]
mcand[7] => mult1:inst.datab[7]


|transmult|mac:mac2|feedback_gate:inst1
din[0] => feedback.DATAA
din[0] => dout[0]~reg0.DATAIN
din[0] => Equal1.IN15
din[1] => feedback.DATAA
din[1] => dout[1]~reg0.DATAIN
din[1] => Equal1.IN14
din[2] => feedback.DATAA
din[2] => dout[2]~reg0.DATAIN
din[2] => Equal1.IN13
din[3] => feedback.DATAA
din[3] => dout[3]~reg0.DATAIN
din[3] => Equal1.IN12
din[4] => feedback.DATAA
din[4] => dout[4]~reg0.DATAIN
din[4] => Equal1.IN11
din[5] => feedback.DATAA
din[5] => dout[5]~reg0.DATAIN
din[5] => Equal1.IN10
din[6] => feedback.DATAA
din[6] => dout[6]~reg0.DATAIN
din[6] => Equal1.IN9
din[7] => feedback.DATAA
din[7] => dout[7]~reg0.DATAIN
din[7] => Equal1.IN8
din[8] => feedback.DATAA
din[8] => dout[8]~reg0.DATAIN
din[8] => Equal1.IN7
din[9] => feedback.DATAA
din[9] => dout[9]~reg0.DATAIN
din[9] => Equal1.IN6
din[10] => feedback.DATAA
din[10] => dout[10]~reg0.DATAIN
din[10] => Equal1.IN5
din[11] => feedback.DATAA
din[11] => dout[11]~reg0.DATAIN
din[11] => Equal1.IN4
din[12] => feedback.DATAA
din[12] => dout[12]~reg0.DATAIN
din[12] => Equal1.IN3
din[13] => feedback.DATAA
din[13] => dout[13]~reg0.DATAIN
din[13] => Equal1.IN2
din[14] => feedback.DATAA
din[14] => dout[14]~reg0.DATAIN
din[14] => Equal1.IN1
din[15] => feedback.DATAA
din[15] => dout[15]~reg0.DATAIN
din[15] => Equal1.IN0
clk => counter[0].CLK
clk => counter[1].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => feedback[0]~reg0.CLK
clk => feedback[1]~reg0.CLK
clk => feedback[2]~reg0.CLK
clk => feedback[3]~reg0.CLK
clk => feedback[4]~reg0.CLK
clk => feedback[5]~reg0.CLK
clk => feedback[6]~reg0.CLK
clk => feedback[7]~reg0.CLK
clk => feedback[8]~reg0.CLK
clk => feedback[9]~reg0.CLK
clk => feedback[10]~reg0.CLK
clk => feedback[11]~reg0.CLK
clk => feedback[12]~reg0.CLK
clk => feedback[13]~reg0.CLK
clk => feedback[14]~reg0.CLK
clk => feedback[15]~reg0.CLK
aclr => counter[0].ACLR
aclr => counter[1].ACLR
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
aclr => dout[8]~reg0.ACLR
aclr => dout[9]~reg0.ACLR
aclr => dout[10]~reg0.ACLR
aclr => dout[11]~reg0.ACLR
aclr => dout[12]~reg0.ACLR
aclr => dout[13]~reg0.ACLR
aclr => dout[14]~reg0.ACLR
aclr => dout[15]~reg0.ACLR
aclr => feedback[0]~reg0.ACLR
aclr => feedback[1]~reg0.ACLR
aclr => feedback[2]~reg0.ACLR
aclr => feedback[3]~reg0.ACLR
aclr => feedback[4]~reg0.ACLR
aclr => feedback[5]~reg0.ACLR
aclr => feedback[6]~reg0.ACLR
aclr => feedback[7]~reg0.ACLR
aclr => feedback[8]~reg0.ACLR
aclr => feedback[9]~reg0.ACLR
aclr => feedback[10]~reg0.ACLR
aclr => feedback[11]~reg0.ACLR
aclr => feedback[12]~reg0.ACLR
aclr => feedback[13]~reg0.ACLR
aclr => feedback[14]~reg0.ACLR
aclr => feedback[15]~reg0.ACLR
feedback[0] <= feedback[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[1] <= feedback[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[2] <= feedback[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[3] <= feedback[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[4] <= feedback[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[5] <= feedback[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[6] <= feedback[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[7] <= feedback[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[8] <= feedback[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[9] <= feedback[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[10] <= feedback[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[11] <= feedback[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[12] <= feedback[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[13] <= feedback[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[14] <= feedback[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[15] <= feedback[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
dataa[8] => addcore:adder.dataa[8]
dataa[9] => addcore:adder.dataa[9]
dataa[10] => addcore:adder.dataa[10]
dataa[11] => addcore:adder.dataa[11]
dataa[12] => addcore:adder.dataa[12]
dataa[13] => addcore:adder.dataa[13]
dataa[14] => addcore:adder.dataa[14]
dataa[15] => addcore:adder.dataa[15]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
datab[8] => addcore:adder.datab[8]
datab[9] => addcore:adder.datab[9]
datab[10] => addcore:adder.datab[10]
datab[11] => addcore:adder.datab[11]
datab[12] => addcore:adder.datab[12]
datab[13] => addcore:adder.datab[13]
datab[14] => addcore:adder.datab[14]
datab[15] => addcore:adder.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
result[8] <= altshift:result_ext_latency_ffs.result[8]
result[9] <= altshift:result_ext_latency_ffs.result[9]
result[10] <= altshift:result_ext_latency_ffs.result[10]
result[11] <= altshift:result_ext_latency_ffs.result[11]
result[12] <= altshift:result_ext_latency_ffs.result[12]
result[13] <= altshift:result_ext_latency_ffs.result[13]
result[14] <= altshift:result_ext_latency_ffs.result[14]
result[15] <= altshift:result_ext_latency_ffs.result[15]
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
dataa[0] => unreg_res_node[0].IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => unreg_res_node[1].IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => unreg_res_node[2].IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => unreg_res_node[3].IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => unreg_res_node[4].IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => unreg_res_node[5].IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => unreg_res_node[6].IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => unreg_res_node[7].IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => unreg_res_node[8].IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[9] => unreg_res_node[9].IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
dataa[10] => unreg_res_node[10].IN0
dataa[10] => _.IN0
dataa[10] => _.IN0
dataa[11] => unreg_res_node[11].IN0
dataa[11] => _.IN0
dataa[11] => _.IN0
dataa[12] => unreg_res_node[12].IN0
dataa[12] => _.IN0
dataa[12] => _.IN0
dataa[13] => unreg_res_node[13].IN0
dataa[13] => _.IN0
dataa[13] => _.IN0
dataa[14] => unreg_res_node[14].IN0
dataa[14] => _.IN0
dataa[14] => _.IN0
dataa[15] => unreg_res_node[15].IN0
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
datab[10] => datab_node[10].IN0
datab[11] => datab_node[11].IN0
datab[12] => datab_node[12].IN0
datab[13] => datab_node[13].IN0
datab[14] => datab_node[14].IN0
datab[15] => datab_node[15].IN0
cin => ~NO_FANOUT~
add_sub => _.IN0
add_sub => cin_node.IN0
add_sub => datab_node[0].IN0
add_sub => datab_node[15].IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
result[8] <= a_csnbuffer:result_node.sout[8]
result[9] <= a_csnbuffer:result_node.sout[9]
result[10] <= a_csnbuffer:result_node.sout[10]
result[11] <= a_csnbuffer:result_node.sout[11]
result[12] <= a_csnbuffer:result_node.sout[12]
result[13] <= a_csnbuffer:result_node.sout[13]
result[14] <= a_csnbuffer:result_node.sout[14]
result[15] <= a_csnbuffer:result_node.sout[15]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[8] <= unreg_res_node[8].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[9] <= unreg_res_node[9].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[10] <= unreg_res_node[10].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[11] <= unreg_res_node[11].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[12] <= unreg_res_node[12].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[13] <= unreg_res_node[13].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[14] <= unreg_res_node[14].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[15] <= unreg_res_node[15].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= <GND>
bp_out <= <GND>


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
sin[11] => sout_node[11].DATAIN
sin[12] => sout_node[12].DATAIN
sin[13] => sout_node[13].DATAIN
sin[14] => sout_node[14].DATAIN
sin[15] => sout_node[15].DATAIN
cin[0] => cout[0].IN0
cin[1] => cout[1].IN0
cin[2] => cout[2].IN0
cin[3] => cout[3].IN0
cin[4] => cout[4].IN0
cin[5] => cout[5].IN0
cin[6] => cout[6].IN0
cin[7] => cout[7].IN0
cin[8] => cout[8].IN0
cin[9] => cout[9].IN0
cin[10] => cout[10].IN0
cin[11] => cout[11].IN0
cin[12] => cout[12].IN0
cin[13] => cout[13].IN0
cin[14] => cout[14].IN0
cin[15] => cout[15].IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
sout[11] <= sout_node[11].DB_MAX_OUTPUT_PORT_TYPE
sout[12] <= sout_node[12].DB_MAX_OUTPUT_PORT_TYPE
sout[13] <= sout_node[13].DB_MAX_OUTPUT_PORT_TYPE
sout[14] <= sout_node[14].DB_MAX_OUTPUT_PORT_TYPE
sout[15] <= sout_node[15].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10].DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cout[11].DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cout[12].DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cout[13].DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cout[14].DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cout[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
sin[8] => cs_buffer[8].SUM_IN
sin[9] => cs_buffer[9].SUM_IN
sin[10] => cs_buffer[10].SUM_IN
sin[11] => cs_buffer[11].SUM_IN
sin[12] => cs_buffer[12].SUM_IN
sin[13] => cs_buffer[13].SUM_IN
sin[14] => cs_buffer[14].SUM_IN
sin[15] => cs_buffer[15].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
cin[8] => cs_buffer[8].CIN
cin[9] => cs_buffer[9].CIN
cin[10] => cs_buffer[10].CIN
cin[11] => cs_buffer[11].CIN
cin[12] => cs_buffer[12].CIN
cin[13] => cs_buffer[13].CIN
cin[14] => cs_buffer[14].CIN
cin[15] => cs_buffer[15].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
sout[11] <= cs_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
sout[12] <= cs_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
sout[13] <= cs_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
sout[14] <= cs_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
sout[15] <= cs_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cs_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cs_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cs_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cs_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cs_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
sin[11] => sout_node[11].DATAIN
sin[12] => sout_node[12].DATAIN
sin[13] => sout_node[13].DATAIN
sin[14] => sout_node[14].DATAIN
sin[15] => sout_node[15].DATAIN
cin[0] => cout[0].IN0
cin[1] => cout[1].IN0
cin[2] => cout[2].IN0
cin[3] => cout[3].IN0
cin[4] => cout[4].IN0
cin[5] => cout[5].IN0
cin[6] => cout[6].IN0
cin[7] => cout[7].IN0
cin[8] => cout[8].IN0
cin[9] => cout[9].IN0
cin[10] => cout[10].IN0
cin[11] => cout[11].IN0
cin[12] => cout[12].IN0
cin[13] => cout[13].IN0
cin[14] => cout[14].IN0
cin[15] => cout[15].IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
sout[11] <= sout_node[11].DB_MAX_OUTPUT_PORT_TYPE
sout[12] <= sout_node[12].DB_MAX_OUTPUT_PORT_TYPE
sout[13] <= sout_node[13].DB_MAX_OUTPUT_PORT_TYPE
sout[14] <= sout_node[14].DB_MAX_OUTPUT_PORT_TYPE
sout[15] <= sout_node[15].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10].DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cout[11].DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cout[12].DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cout[13].DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cout[14].DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cout[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|adder1:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|dcfilter:inst3
multout[0] => addin[0]~reg0.DATAIN
multout[1] => addin[1]~reg0.DATAIN
multout[2] => addin[2]~reg0.DATAIN
multout[3] => addin[3]~reg0.DATAIN
multout[4] => addin[4]~reg0.DATAIN
multout[5] => addin[5]~reg0.DATAIN
multout[6] => addin[6]~reg0.DATAIN
multout[7] => addin[7]~reg0.DATAIN
multout[8] => addin[8]~reg0.DATAIN
multout[9] => addin[9]~reg0.DATAIN
multout[10] => addin[10]~reg0.DATAIN
multout[11] => addin[11]~reg0.DATAIN
multout[12] => addin[12]~reg0.DATAIN
multout[13] => addin[13]~reg0.DATAIN
multout[14] => addin[14]~reg0.DATAIN
multout[15] => addin[15]~reg0.DATAIN
clk => addin[0]~reg0.CLK
clk => addin[1]~reg0.CLK
clk => addin[2]~reg0.CLK
clk => addin[3]~reg0.CLK
clk => addin[4]~reg0.CLK
clk => addin[5]~reg0.CLK
clk => addin[6]~reg0.CLK
clk => addin[7]~reg0.CLK
clk => addin[8]~reg0.CLK
clk => addin[9]~reg0.CLK
clk => addin[10]~reg0.CLK
clk => addin[11]~reg0.CLK
clk => addin[12]~reg0.CLK
clk => addin[13]~reg0.CLK
clk => addin[14]~reg0.CLK
clk => addin[15]~reg0.CLK
addin[0] <= addin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[1] <= addin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[2] <= addin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[3] <= addin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[4] <= addin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[5] <= addin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[6] <= addin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[7] <= addin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[8] <= addin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[9] <= addin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[10] <= addin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[11] <= addin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[12] <= addin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[13] <= addin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[14] <= addin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[15] <= addin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac2|mult1:inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|transmult|mac:mac2|mult1:inst|lpm_mult:lpm_mult_component
dataa[0] => mult_o0n:auto_generated.dataa[0]
dataa[1] => mult_o0n:auto_generated.dataa[1]
dataa[2] => mult_o0n:auto_generated.dataa[2]
dataa[3] => mult_o0n:auto_generated.dataa[3]
dataa[4] => mult_o0n:auto_generated.dataa[4]
dataa[5] => mult_o0n:auto_generated.dataa[5]
dataa[6] => mult_o0n:auto_generated.dataa[6]
dataa[7] => mult_o0n:auto_generated.dataa[7]
datab[0] => mult_o0n:auto_generated.datab[0]
datab[1] => mult_o0n:auto_generated.datab[1]
datab[2] => mult_o0n:auto_generated.datab[2]
datab[3] => mult_o0n:auto_generated.datab[3]
datab[4] => mult_o0n:auto_generated.datab[4]
datab[5] => mult_o0n:auto_generated.datab[5]
datab[6] => mult_o0n:auto_generated.datab[6]
datab[7] => mult_o0n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_o0n:auto_generated.result[0]
result[1] <= mult_o0n:auto_generated.result[1]
result[2] <= mult_o0n:auto_generated.result[2]
result[3] <= mult_o0n:auto_generated.result[3]
result[4] <= mult_o0n:auto_generated.result[4]
result[5] <= mult_o0n:auto_generated.result[5]
result[6] <= mult_o0n:auto_generated.result[6]
result[7] <= mult_o0n:auto_generated.result[7]
result[8] <= mult_o0n:auto_generated.result[8]
result[9] <= mult_o0n:auto_generated.result[9]
result[10] <= mult_o0n:auto_generated.result[10]
result[11] <= mult_o0n:auto_generated.result[11]
result[12] <= mult_o0n:auto_generated.result[12]
result[13] <= mult_o0n:auto_generated.result[13]
result[14] <= mult_o0n:auto_generated.result[14]
result[15] <= mult_o0n:auto_generated.result[15]


|transmult|mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN1
dataa[0] => le6a[0].IN1
dataa[0] => le7a[0].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN1
dataa[1] => _.IN1
dataa[1] => le7a[1].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => le7a[2].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN1
dataa[3] => _.IN1
dataa[3] => le7a[3].IN1
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN1
dataa[4] => _.IN1
dataa[4] => le7a[4].IN1
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN1
dataa[5] => _.IN1
dataa[5] => le7a[5].IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => le7a[6].IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => le6a[8].IN1
dataa[7] => _.IN1
dataa[7] => le7a[7].IN1
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[4] => _.IN0
datab[5] => cs1a[2].IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => cs2a[2].IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[6] => cs1a[3].IN1
datab[6] => cs1a[3].IN1
datab[6] => cs2a[3].IN1
datab[6] => cs2a[3].IN1
datab[7] => le7a[7].IN0
datab[7] => le7a[6].IN0
datab[7] => le7a[5].IN0
datab[7] => le7a[4].IN0
datab[7] => le7a[3].IN0
datab[7] => le7a[2].IN0
datab[7] => le7a[1].IN0
datab[7] => le7a[0].IN0
result[0] <= sft11a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft11a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft11a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft11a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft11a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft11a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft11a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft11a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft11a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft11a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft11a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft11a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft11a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft11a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft11a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft11a[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|output_register:inst1
din1[0] => b12[0].DATAIN
din1[0] => b13[0]~reg0.DATAIN
din1[0] => b14[0].DATAIN
din1[0] => b21[0].DATAIN
din1[0] => b23[0].DATAIN
din1[0] => b31[0].DATAIN
din1[0] => b32[0].DATAIN
din1[0] => b34[0].DATAIN
din1[0] => b41[0].DATAIN
din1[0] => b43[0].DATAIN
din1[1] => b12[1].DATAIN
din1[1] => b13[1]~reg0.DATAIN
din1[1] => b14[1].DATAIN
din1[1] => b21[1].DATAIN
din1[1] => b23[1].DATAIN
din1[1] => b31[1].DATAIN
din1[1] => b32[1].DATAIN
din1[1] => b34[1].DATAIN
din1[1] => b41[1].DATAIN
din1[1] => b43[1].DATAIN
din1[2] => b12[2].DATAIN
din1[2] => b13[2]~reg0.DATAIN
din1[2] => b14[2].DATAIN
din1[2] => b21[2].DATAIN
din1[2] => b23[2].DATAIN
din1[2] => b31[2].DATAIN
din1[2] => b32[2].DATAIN
din1[2] => b34[2].DATAIN
din1[2] => b41[2].DATAIN
din1[2] => b43[2].DATAIN
din1[3] => b12[3].DATAIN
din1[3] => b13[3]~reg0.DATAIN
din1[3] => b14[3].DATAIN
din1[3] => b21[3].DATAIN
din1[3] => b23[3].DATAIN
din1[3] => b31[3].DATAIN
din1[3] => b32[3].DATAIN
din1[3] => b34[3].DATAIN
din1[3] => b41[3].DATAIN
din1[3] => b43[3].DATAIN
din1[4] => b12[4].DATAIN
din1[4] => b13[4]~reg0.DATAIN
din1[4] => b14[4].DATAIN
din1[4] => b21[4].DATAIN
din1[4] => b23[4].DATAIN
din1[4] => b31[4].DATAIN
din1[4] => b32[4].DATAIN
din1[4] => b34[4].DATAIN
din1[4] => b41[4].DATAIN
din1[4] => b43[4].DATAIN
din1[5] => b12[5].DATAIN
din1[5] => b13[5]~reg0.DATAIN
din1[5] => b14[5].DATAIN
din1[5] => b21[5].DATAIN
din1[5] => b23[5].DATAIN
din1[5] => b31[5].DATAIN
din1[5] => b32[5].DATAIN
din1[5] => b34[5].DATAIN
din1[5] => b41[5].DATAIN
din1[5] => b43[5].DATAIN
din1[6] => b12[6].DATAIN
din1[6] => b13[6]~reg0.DATAIN
din1[6] => b14[6].DATAIN
din1[6] => b21[6].DATAIN
din1[6] => b23[6].DATAIN
din1[6] => b31[6].DATAIN
din1[6] => b32[6].DATAIN
din1[6] => b34[6].DATAIN
din1[6] => b41[6].DATAIN
din1[6] => b43[6].DATAIN
din1[7] => b12[7].DATAIN
din1[7] => b13[7]~reg0.DATAIN
din1[7] => b14[7].DATAIN
din1[7] => b21[7].DATAIN
din1[7] => b23[7].DATAIN
din1[7] => b31[7].DATAIN
din1[7] => b32[7].DATAIN
din1[7] => b34[7].DATAIN
din1[7] => b41[7].DATAIN
din1[7] => b43[7].DATAIN
din1[8] => b12[8].DATAIN
din1[8] => b13[8]~reg0.DATAIN
din1[8] => b14[8].DATAIN
din1[8] => b21[8].DATAIN
din1[8] => b23[8].DATAIN
din1[8] => b31[8].DATAIN
din1[8] => b32[8].DATAIN
din1[8] => b34[8].DATAIN
din1[8] => b41[8].DATAIN
din1[8] => b43[8].DATAIN
din1[9] => b12[9].DATAIN
din1[9] => b13[9]~reg0.DATAIN
din1[9] => b14[9].DATAIN
din1[9] => b21[9].DATAIN
din1[9] => b23[9].DATAIN
din1[9] => b31[9].DATAIN
din1[9] => b32[9].DATAIN
din1[9] => b34[9].DATAIN
din1[9] => b41[9].DATAIN
din1[9] => b43[9].DATAIN
din1[10] => b12[10].DATAIN
din1[10] => b13[10]~reg0.DATAIN
din1[10] => b14[10].DATAIN
din1[10] => b21[10].DATAIN
din1[10] => b23[10].DATAIN
din1[10] => b31[10].DATAIN
din1[10] => b32[10].DATAIN
din1[10] => b34[10].DATAIN
din1[10] => b41[10].DATAIN
din1[10] => b43[10].DATAIN
din1[11] => b12[11].DATAIN
din1[11] => b13[11]~reg0.DATAIN
din1[11] => b14[11].DATAIN
din1[11] => b21[11].DATAIN
din1[11] => b23[11].DATAIN
din1[11] => b31[11].DATAIN
din1[11] => b32[11].DATAIN
din1[11] => b34[11].DATAIN
din1[11] => b41[11].DATAIN
din1[11] => b43[11].DATAIN
din1[12] => b12[12].DATAIN
din1[12] => b13[12]~reg0.DATAIN
din1[12] => b14[12].DATAIN
din1[12] => b21[12].DATAIN
din1[12] => b23[12].DATAIN
din1[12] => b31[12].DATAIN
din1[12] => b32[12].DATAIN
din1[12] => b34[12].DATAIN
din1[12] => b41[12].DATAIN
din1[12] => b43[12].DATAIN
din1[13] => b12[13].DATAIN
din1[13] => b13[13]~reg0.DATAIN
din1[13] => b14[13].DATAIN
din1[13] => b21[13].DATAIN
din1[13] => b23[13].DATAIN
din1[13] => b31[13].DATAIN
din1[13] => b32[13].DATAIN
din1[13] => b34[13].DATAIN
din1[13] => b41[13].DATAIN
din1[13] => b43[13].DATAIN
din1[14] => b12[14].DATAIN
din1[14] => b13[14]~reg0.DATAIN
din1[14] => b14[14].DATAIN
din1[14] => b21[14].DATAIN
din1[14] => b23[14].DATAIN
din1[14] => b31[14].DATAIN
din1[14] => b32[14].DATAIN
din1[14] => b34[14].DATAIN
din1[14] => b41[14].DATAIN
din1[14] => b43[14].DATAIN
din1[15] => b12[15].DATAIN
din1[15] => b13[15]~reg0.DATAIN
din1[15] => b14[15].DATAIN
din1[15] => b21[15].DATAIN
din1[15] => b23[15].DATAIN
din1[15] => b31[15].DATAIN
din1[15] => b32[15].DATAIN
din1[15] => b34[15].DATAIN
din1[15] => b41[15].DATAIN
din1[15] => b43[15].DATAIN
din2[0] => b11[0].DATAIN
din2[0] => b22[0].DATAIN
din2[0] => b24[0].DATAIN
din2[0] => b33[0].DATAIN
din2[0] => b42[0].DATAIN
din2[0] => b44[0].DATAIN
din2[1] => b11[1].DATAIN
din2[1] => b22[1].DATAIN
din2[1] => b24[1].DATAIN
din2[1] => b33[1].DATAIN
din2[1] => b42[1].DATAIN
din2[1] => b44[1].DATAIN
din2[2] => b11[2].DATAIN
din2[2] => b22[2].DATAIN
din2[2] => b24[2].DATAIN
din2[2] => b33[2].DATAIN
din2[2] => b42[2].DATAIN
din2[2] => b44[2].DATAIN
din2[3] => b11[3].DATAIN
din2[3] => b22[3].DATAIN
din2[3] => b24[3].DATAIN
din2[3] => b33[3].DATAIN
din2[3] => b42[3].DATAIN
din2[3] => b44[3].DATAIN
din2[4] => b11[4].DATAIN
din2[4] => b22[4].DATAIN
din2[4] => b24[4].DATAIN
din2[4] => b33[4].DATAIN
din2[4] => b42[4].DATAIN
din2[4] => b44[4].DATAIN
din2[5] => b11[5].DATAIN
din2[5] => b22[5].DATAIN
din2[5] => b24[5].DATAIN
din2[5] => b33[5].DATAIN
din2[5] => b42[5].DATAIN
din2[5] => b44[5].DATAIN
din2[6] => b11[6].DATAIN
din2[6] => b22[6].DATAIN
din2[6] => b24[6].DATAIN
din2[6] => b33[6].DATAIN
din2[6] => b42[6].DATAIN
din2[6] => b44[6].DATAIN
din2[7] => b11[7].DATAIN
din2[7] => b22[7].DATAIN
din2[7] => b24[7].DATAIN
din2[7] => b33[7].DATAIN
din2[7] => b42[7].DATAIN
din2[7] => b44[7].DATAIN
din2[8] => b11[8].DATAIN
din2[8] => b22[8].DATAIN
din2[8] => b24[8].DATAIN
din2[8] => b33[8].DATAIN
din2[8] => b42[8].DATAIN
din2[8] => b44[8].DATAIN
din2[9] => b11[9].DATAIN
din2[9] => b22[9].DATAIN
din2[9] => b24[9].DATAIN
din2[9] => b33[9].DATAIN
din2[9] => b42[9].DATAIN
din2[9] => b44[9].DATAIN
din2[10] => b11[10].DATAIN
din2[10] => b22[10].DATAIN
din2[10] => b24[10].DATAIN
din2[10] => b33[10].DATAIN
din2[10] => b42[10].DATAIN
din2[10] => b44[10].DATAIN
din2[11] => b11[11].DATAIN
din2[11] => b22[11].DATAIN
din2[11] => b24[11].DATAIN
din2[11] => b33[11].DATAIN
din2[11] => b42[11].DATAIN
din2[11] => b44[11].DATAIN
din2[12] => b11[12].DATAIN
din2[12] => b22[12].DATAIN
din2[12] => b24[12].DATAIN
din2[12] => b33[12].DATAIN
din2[12] => b42[12].DATAIN
din2[12] => b44[12].DATAIN
din2[13] => b11[13].DATAIN
din2[13] => b22[13].DATAIN
din2[13] => b24[13].DATAIN
din2[13] => b33[13].DATAIN
din2[13] => b42[13].DATAIN
din2[13] => b44[13].DATAIN
din2[14] => b11[14].DATAIN
din2[14] => b22[14].DATAIN
din2[14] => b24[14].DATAIN
din2[14] => b33[14].DATAIN
din2[14] => b42[14].DATAIN
din2[14] => b44[14].DATAIN
din2[15] => b11[15].DATAIN
din2[15] => b22[15].DATAIN
din2[15] => b24[15].DATAIN
din2[15] => b33[15].DATAIN
din2[15] => b42[15].DATAIN
din2[15] => b44[15].DATAIN
input_sel1[0] => Decoder0.IN2
input_sel1[1] => Decoder0.IN1
input_sel1[2] => Decoder0.IN0
input_sel2[0] => Decoder1.IN2
input_sel2[1] => Decoder1.IN1
input_sel2[2] => Decoder1.IN0
mac_sel[0] => ~NO_FANOUT~
mac_sel[1] => ~NO_FANOUT~
reg_out_sel[0] => Mux0.IN3
reg_out_sel[0] => Mux1.IN3
reg_out_sel[0] => Mux2.IN3
reg_out_sel[0] => Mux3.IN3
reg_out_sel[0] => Mux4.IN3
reg_out_sel[0] => Mux5.IN3
reg_out_sel[0] => Mux6.IN3
reg_out_sel[0] => Mux7.IN3
reg_out_sel[0] => Mux8.IN3
reg_out_sel[0] => Mux9.IN3
reg_out_sel[0] => Mux10.IN3
reg_out_sel[0] => Mux11.IN3
reg_out_sel[0] => Mux12.IN3
reg_out_sel[0] => Mux13.IN3
reg_out_sel[0] => Mux14.IN3
reg_out_sel[0] => Mux15.IN3
reg_out_sel[1] => Mux0.IN2
reg_out_sel[1] => Mux1.IN2
reg_out_sel[1] => Mux2.IN2
reg_out_sel[1] => Mux3.IN2
reg_out_sel[1] => Mux4.IN2
reg_out_sel[1] => Mux5.IN2
reg_out_sel[1] => Mux6.IN2
reg_out_sel[1] => Mux7.IN2
reg_out_sel[1] => Mux8.IN2
reg_out_sel[1] => Mux9.IN2
reg_out_sel[1] => Mux10.IN2
reg_out_sel[1] => Mux11.IN2
reg_out_sel[1] => Mux12.IN2
reg_out_sel[1] => Mux13.IN2
reg_out_sel[1] => Mux14.IN2
reg_out_sel[1] => Mux15.IN2
reg_out_sel[2] => Mux0.IN1
reg_out_sel[2] => Mux1.IN1
reg_out_sel[2] => Mux2.IN1
reg_out_sel[2] => Mux3.IN1
reg_out_sel[2] => Mux4.IN1
reg_out_sel[2] => Mux5.IN1
reg_out_sel[2] => Mux6.IN1
reg_out_sel[2] => Mux7.IN1
reg_out_sel[2] => Mux8.IN1
reg_out_sel[2] => Mux9.IN1
reg_out_sel[2] => Mux10.IN1
reg_out_sel[2] => Mux11.IN1
reg_out_sel[2] => Mux12.IN1
reg_out_sel[2] => Mux13.IN1
reg_out_sel[2] => Mux14.IN1
reg_out_sel[2] => Mux15.IN1
reg_out_sel[3] => Mux0.IN0
reg_out_sel[3] => Mux1.IN0
reg_out_sel[3] => Mux2.IN0
reg_out_sel[3] => Mux3.IN0
reg_out_sel[3] => Mux4.IN0
reg_out_sel[3] => Mux5.IN0
reg_out_sel[3] => Mux6.IN0
reg_out_sel[3] => Mux7.IN0
reg_out_sel[3] => Mux8.IN0
reg_out_sel[3] => Mux9.IN0
reg_out_sel[3] => Mux10.IN0
reg_out_sel[3] => Mux11.IN0
reg_out_sel[3] => Mux12.IN0
reg_out_sel[3] => Mux13.IN0
reg_out_sel[3] => Mux14.IN0
reg_out_sel[3] => Mux15.IN0
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
output_rdy => dout.OUTPUTSELECT
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => b44[0].CLK
clk => b44[1].CLK
clk => b44[2].CLK
clk => b44[3].CLK
clk => b44[4].CLK
clk => b44[5].CLK
clk => b44[6].CLK
clk => b44[7].CLK
clk => b44[8].CLK
clk => b44[9].CLK
clk => b44[10].CLK
clk => b44[11].CLK
clk => b44[12].CLK
clk => b44[13].CLK
clk => b44[14].CLK
clk => b44[15].CLK
clk => b43[0].CLK
clk => b43[1].CLK
clk => b43[2].CLK
clk => b43[3].CLK
clk => b43[4].CLK
clk => b43[5].CLK
clk => b43[6].CLK
clk => b43[7].CLK
clk => b43[8].CLK
clk => b43[9].CLK
clk => b43[10].CLK
clk => b43[11].CLK
clk => b43[12].CLK
clk => b43[13].CLK
clk => b43[14].CLK
clk => b43[15].CLK
clk => b42[0].CLK
clk => b42[1].CLK
clk => b42[2].CLK
clk => b42[3].CLK
clk => b42[4].CLK
clk => b42[5].CLK
clk => b42[6].CLK
clk => b42[7].CLK
clk => b42[8].CLK
clk => b42[9].CLK
clk => b42[10].CLK
clk => b42[11].CLK
clk => b42[12].CLK
clk => b42[13].CLK
clk => b42[14].CLK
clk => b42[15].CLK
clk => b41[0].CLK
clk => b41[1].CLK
clk => b41[2].CLK
clk => b41[3].CLK
clk => b41[4].CLK
clk => b41[5].CLK
clk => b41[6].CLK
clk => b41[7].CLK
clk => b41[8].CLK
clk => b41[9].CLK
clk => b41[10].CLK
clk => b41[11].CLK
clk => b41[12].CLK
clk => b41[13].CLK
clk => b41[14].CLK
clk => b41[15].CLK
clk => b34[0].CLK
clk => b34[1].CLK
clk => b34[2].CLK
clk => b34[3].CLK
clk => b34[4].CLK
clk => b34[5].CLK
clk => b34[6].CLK
clk => b34[7].CLK
clk => b34[8].CLK
clk => b34[9].CLK
clk => b34[10].CLK
clk => b34[11].CLK
clk => b34[12].CLK
clk => b34[13].CLK
clk => b34[14].CLK
clk => b34[15].CLK
clk => b33[0].CLK
clk => b33[1].CLK
clk => b33[2].CLK
clk => b33[3].CLK
clk => b33[4].CLK
clk => b33[5].CLK
clk => b33[6].CLK
clk => b33[7].CLK
clk => b33[8].CLK
clk => b33[9].CLK
clk => b33[10].CLK
clk => b33[11].CLK
clk => b33[12].CLK
clk => b33[13].CLK
clk => b33[14].CLK
clk => b33[15].CLK
clk => b32[0].CLK
clk => b32[1].CLK
clk => b32[2].CLK
clk => b32[3].CLK
clk => b32[4].CLK
clk => b32[5].CLK
clk => b32[6].CLK
clk => b32[7].CLK
clk => b32[8].CLK
clk => b32[9].CLK
clk => b32[10].CLK
clk => b32[11].CLK
clk => b32[12].CLK
clk => b32[13].CLK
clk => b32[14].CLK
clk => b32[15].CLK
clk => b31[0].CLK
clk => b31[1].CLK
clk => b31[2].CLK
clk => b31[3].CLK
clk => b31[4].CLK
clk => b31[5].CLK
clk => b31[6].CLK
clk => b31[7].CLK
clk => b31[8].CLK
clk => b31[9].CLK
clk => b31[10].CLK
clk => b31[11].CLK
clk => b31[12].CLK
clk => b31[13].CLK
clk => b31[14].CLK
clk => b31[15].CLK
clk => b24[0].CLK
clk => b24[1].CLK
clk => b24[2].CLK
clk => b24[3].CLK
clk => b24[4].CLK
clk => b24[5].CLK
clk => b24[6].CLK
clk => b24[7].CLK
clk => b24[8].CLK
clk => b24[9].CLK
clk => b24[10].CLK
clk => b24[11].CLK
clk => b24[12].CLK
clk => b24[13].CLK
clk => b24[14].CLK
clk => b24[15].CLK
clk => b23[0].CLK
clk => b23[1].CLK
clk => b23[2].CLK
clk => b23[3].CLK
clk => b23[4].CLK
clk => b23[5].CLK
clk => b23[6].CLK
clk => b23[7].CLK
clk => b23[8].CLK
clk => b23[9].CLK
clk => b23[10].CLK
clk => b23[11].CLK
clk => b23[12].CLK
clk => b23[13].CLK
clk => b23[14].CLK
clk => b23[15].CLK
clk => b22[0].CLK
clk => b22[1].CLK
clk => b22[2].CLK
clk => b22[3].CLK
clk => b22[4].CLK
clk => b22[5].CLK
clk => b22[6].CLK
clk => b22[7].CLK
clk => b22[8].CLK
clk => b22[9].CLK
clk => b22[10].CLK
clk => b22[11].CLK
clk => b22[12].CLK
clk => b22[13].CLK
clk => b22[14].CLK
clk => b22[15].CLK
clk => b21[0].CLK
clk => b21[1].CLK
clk => b21[2].CLK
clk => b21[3].CLK
clk => b21[4].CLK
clk => b21[5].CLK
clk => b21[6].CLK
clk => b21[7].CLK
clk => b21[8].CLK
clk => b21[9].CLK
clk => b21[10].CLK
clk => b21[11].CLK
clk => b21[12].CLK
clk => b21[13].CLK
clk => b21[14].CLK
clk => b21[15].CLK
clk => b14[0].CLK
clk => b14[1].CLK
clk => b14[2].CLK
clk => b14[3].CLK
clk => b14[4].CLK
clk => b14[5].CLK
clk => b14[6].CLK
clk => b14[7].CLK
clk => b14[8].CLK
clk => b14[9].CLK
clk => b14[10].CLK
clk => b14[11].CLK
clk => b14[12].CLK
clk => b14[13].CLK
clk => b14[14].CLK
clk => b14[15].CLK
clk => b13[0]~reg0.CLK
clk => b13[1]~reg0.CLK
clk => b13[2]~reg0.CLK
clk => b13[3]~reg0.CLK
clk => b13[4]~reg0.CLK
clk => b13[5]~reg0.CLK
clk => b13[6]~reg0.CLK
clk => b13[7]~reg0.CLK
clk => b13[8]~reg0.CLK
clk => b13[9]~reg0.CLK
clk => b13[10]~reg0.CLK
clk => b13[11]~reg0.CLK
clk => b13[12]~reg0.CLK
clk => b13[13]~reg0.CLK
clk => b13[14]~reg0.CLK
clk => b13[15]~reg0.CLK
clk => b12[0].CLK
clk => b12[1].CLK
clk => b12[2].CLK
clk => b12[3].CLK
clk => b12[4].CLK
clk => b12[5].CLK
clk => b12[6].CLK
clk => b12[7].CLK
clk => b12[8].CLK
clk => b12[9].CLK
clk => b12[10].CLK
clk => b12[11].CLK
clk => b12[12].CLK
clk => b12[13].CLK
clk => b12[14].CLK
clk => b12[15].CLK
clk => b11[0].CLK
clk => b11[1].CLK
clk => b11[2].CLK
clk => b11[3].CLK
clk => b11[4].CLK
clk => b11[5].CLK
clk => b11[6].CLK
clk => b11[7].CLK
clk => b11[8].CLK
clk => b11[9].CLK
clk => b11[10].CLK
clk => b11[11].CLK
clk => b11[12].CLK
clk => b11[13].CLK
clk => b11[14].CLK
clk => b11[15].CLK
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
aclr => dout[8]~reg0.ACLR
aclr => dout[9]~reg0.ACLR
aclr => dout[10]~reg0.ACLR
aclr => dout[11]~reg0.ACLR
aclr => dout[12]~reg0.ACLR
aclr => dout[13]~reg0.ACLR
aclr => dout[14]~reg0.ACLR
aclr => dout[15]~reg0.ACLR
aclr => b44[0].ACLR
aclr => b44[1].ACLR
aclr => b44[2].ACLR
aclr => b44[3].ACLR
aclr => b44[4].ACLR
aclr => b44[5].ACLR
aclr => b44[6].ACLR
aclr => b44[7].ACLR
aclr => b44[8].ACLR
aclr => b44[9].ACLR
aclr => b44[10].ACLR
aclr => b44[11].ACLR
aclr => b44[12].ACLR
aclr => b44[13].ACLR
aclr => b44[14].ACLR
aclr => b44[15].ACLR
aclr => b43[0].ACLR
aclr => b43[1].ACLR
aclr => b43[2].ACLR
aclr => b43[3].ACLR
aclr => b43[4].ACLR
aclr => b43[5].ACLR
aclr => b43[6].ACLR
aclr => b43[7].ACLR
aclr => b43[8].ACLR
aclr => b43[9].ACLR
aclr => b43[10].ACLR
aclr => b43[11].ACLR
aclr => b43[12].ACLR
aclr => b43[13].ACLR
aclr => b43[14].ACLR
aclr => b43[15].ACLR
aclr => b42[0].ACLR
aclr => b42[1].ACLR
aclr => b42[2].ACLR
aclr => b42[3].ACLR
aclr => b42[4].ACLR
aclr => b42[5].ACLR
aclr => b42[6].ACLR
aclr => b42[7].ACLR
aclr => b42[8].ACLR
aclr => b42[9].ACLR
aclr => b42[10].ACLR
aclr => b42[11].ACLR
aclr => b42[12].ACLR
aclr => b42[13].ACLR
aclr => b42[14].ACLR
aclr => b42[15].ACLR
aclr => b41[0].ACLR
aclr => b41[1].ACLR
aclr => b41[2].ACLR
aclr => b41[3].ACLR
aclr => b41[4].ACLR
aclr => b41[5].ACLR
aclr => b41[6].ACLR
aclr => b41[7].ACLR
aclr => b41[8].ACLR
aclr => b41[9].ACLR
aclr => b41[10].ACLR
aclr => b41[11].ACLR
aclr => b41[12].ACLR
aclr => b41[13].ACLR
aclr => b41[14].ACLR
aclr => b41[15].ACLR
aclr => b34[0].ACLR
aclr => b34[1].ACLR
aclr => b34[2].ACLR
aclr => b34[3].ACLR
aclr => b34[4].ACLR
aclr => b34[5].ACLR
aclr => b34[6].ACLR
aclr => b34[7].ACLR
aclr => b34[8].ACLR
aclr => b34[9].ACLR
aclr => b34[10].ACLR
aclr => b34[11].ACLR
aclr => b34[12].ACLR
aclr => b34[13].ACLR
aclr => b34[14].ACLR
aclr => b34[15].ACLR
aclr => b33[0].ACLR
aclr => b33[1].ACLR
aclr => b33[2].ACLR
aclr => b33[3].ACLR
aclr => b33[4].ACLR
aclr => b33[5].ACLR
aclr => b33[6].ACLR
aclr => b33[7].ACLR
aclr => b33[8].ACLR
aclr => b33[9].ACLR
aclr => b33[10].ACLR
aclr => b33[11].ACLR
aclr => b33[12].ACLR
aclr => b33[13].ACLR
aclr => b33[14].ACLR
aclr => b33[15].ACLR
aclr => b32[0].ACLR
aclr => b32[1].ACLR
aclr => b32[2].ACLR
aclr => b32[3].ACLR
aclr => b32[4].ACLR
aclr => b32[5].ACLR
aclr => b32[6].ACLR
aclr => b32[7].ACLR
aclr => b32[8].ACLR
aclr => b32[9].ACLR
aclr => b32[10].ACLR
aclr => b32[11].ACLR
aclr => b32[12].ACLR
aclr => b32[13].ACLR
aclr => b32[14].ACLR
aclr => b32[15].ACLR
aclr => b31[0].ACLR
aclr => b31[1].ACLR
aclr => b31[2].ACLR
aclr => b31[3].ACLR
aclr => b31[4].ACLR
aclr => b31[5].ACLR
aclr => b31[6].ACLR
aclr => b31[7].ACLR
aclr => b31[8].ACLR
aclr => b31[9].ACLR
aclr => b31[10].ACLR
aclr => b31[11].ACLR
aclr => b31[12].ACLR
aclr => b31[13].ACLR
aclr => b31[14].ACLR
aclr => b31[15].ACLR
aclr => b24[0].ACLR
aclr => b24[1].ACLR
aclr => b24[2].ACLR
aclr => b24[3].ACLR
aclr => b24[4].ACLR
aclr => b24[5].ACLR
aclr => b24[6].ACLR
aclr => b24[7].ACLR
aclr => b24[8].ACLR
aclr => b24[9].ACLR
aclr => b24[10].ACLR
aclr => b24[11].ACLR
aclr => b24[12].ACLR
aclr => b24[13].ACLR
aclr => b24[14].ACLR
aclr => b24[15].ACLR
aclr => b23[0].ACLR
aclr => b23[1].ACLR
aclr => b23[2].ACLR
aclr => b23[3].ACLR
aclr => b23[4].ACLR
aclr => b23[5].ACLR
aclr => b23[6].ACLR
aclr => b23[7].ACLR
aclr => b23[8].ACLR
aclr => b23[9].ACLR
aclr => b23[10].ACLR
aclr => b23[11].ACLR
aclr => b23[12].ACLR
aclr => b23[13].ACLR
aclr => b23[14].ACLR
aclr => b23[15].ACLR
aclr => b22[0].ACLR
aclr => b22[1].ACLR
aclr => b22[2].ACLR
aclr => b22[3].ACLR
aclr => b22[4].ACLR
aclr => b22[5].ACLR
aclr => b22[6].ACLR
aclr => b22[7].ACLR
aclr => b22[8].ACLR
aclr => b22[9].ACLR
aclr => b22[10].ACLR
aclr => b22[11].ACLR
aclr => b22[12].ACLR
aclr => b22[13].ACLR
aclr => b22[14].ACLR
aclr => b22[15].ACLR
aclr => b21[0].ACLR
aclr => b21[1].ACLR
aclr => b21[2].ACLR
aclr => b21[3].ACLR
aclr => b21[4].ACLR
aclr => b21[5].ACLR
aclr => b21[6].ACLR
aclr => b21[7].ACLR
aclr => b21[8].ACLR
aclr => b21[9].ACLR
aclr => b21[10].ACLR
aclr => b21[11].ACLR
aclr => b21[12].ACLR
aclr => b21[13].ACLR
aclr => b21[14].ACLR
aclr => b21[15].ACLR
aclr => b14[0].ACLR
aclr => b14[1].ACLR
aclr => b14[2].ACLR
aclr => b14[3].ACLR
aclr => b14[4].ACLR
aclr => b14[5].ACLR
aclr => b14[6].ACLR
aclr => b14[7].ACLR
aclr => b14[8].ACLR
aclr => b14[9].ACLR
aclr => b14[10].ACLR
aclr => b14[11].ACLR
aclr => b14[12].ACLR
aclr => b14[13].ACLR
aclr => b14[14].ACLR
aclr => b14[15].ACLR
aclr => b13[0]~reg0.ACLR
aclr => b13[1]~reg0.ACLR
aclr => b13[2]~reg0.ACLR
aclr => b13[3]~reg0.ACLR
aclr => b13[4]~reg0.ACLR
aclr => b13[5]~reg0.ACLR
aclr => b13[6]~reg0.ACLR
aclr => b13[7]~reg0.ACLR
aclr => b13[8]~reg0.ACLR
aclr => b13[9]~reg0.ACLR
aclr => b13[10]~reg0.ACLR
aclr => b13[11]~reg0.ACLR
aclr => b13[12]~reg0.ACLR
aclr => b13[13]~reg0.ACLR
aclr => b13[14]~reg0.ACLR
aclr => b13[15]~reg0.ACLR
aclr => b12[0].ACLR
aclr => b12[1].ACLR
aclr => b12[2].ACLR
aclr => b12[3].ACLR
aclr => b12[4].ACLR
aclr => b12[5].ACLR
aclr => b12[6].ACLR
aclr => b12[7].ACLR
aclr => b12[8].ACLR
aclr => b12[9].ACLR
aclr => b12[10].ACLR
aclr => b12[11].ACLR
aclr => b12[12].ACLR
aclr => b12[13].ACLR
aclr => b12[14].ACLR
aclr => b12[15].ACLR
aclr => b11[0].ACLR
aclr => b11[1].ACLR
aclr => b11[2].ACLR
aclr => b11[3].ACLR
aclr => b11[4].ACLR
aclr => b11[5].ACLR
aclr => b11[6].ACLR
aclr => b11[7].ACLR
aclr => b11[8].ACLR
aclr => b11[9].ACLR
aclr => b11[10].ACLR
aclr => b11[11].ACLR
aclr => b11[12].ACLR
aclr => b11[13].ACLR
aclr => b11[14].ACLR
aclr => b11[15].ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[0] <= b13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[1] <= b13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[2] <= b13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[3] <= b13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[4] <= b13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[5] <= b13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[6] <= b13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[7] <= b13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[8] <= b13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[9] <= b13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[10] <= b13[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[11] <= b13[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[12] <= b13[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[13] <= b13[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[14] <= b13[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[15] <= b13[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1
mac_out[0] <= feedback_gate:inst1.dout[0]
mac_out[1] <= feedback_gate:inst1.dout[1]
mac_out[2] <= feedback_gate:inst1.dout[2]
mac_out[3] <= feedback_gate:inst1.dout[3]
mac_out[4] <= feedback_gate:inst1.dout[4]
mac_out[5] <= feedback_gate:inst1.dout[5]
mac_out[6] <= feedback_gate:inst1.dout[6]
mac_out[7] <= feedback_gate:inst1.dout[7]
mac_out[8] <= feedback_gate:inst1.dout[8]
mac_out[9] <= feedback_gate:inst1.dout[9]
mac_out[10] <= feedback_gate:inst1.dout[10]
mac_out[11] <= feedback_gate:inst1.dout[11]
mac_out[12] <= feedback_gate:inst1.dout[12]
mac_out[13] <= feedback_gate:inst1.dout[13]
mac_out[14] <= feedback_gate:inst1.dout[14]
mac_out[15] <= feedback_gate:inst1.dout[15]
clk => feedback_gate:inst1.clk
clk => dcfilter:inst3.clk
reset => feedback_gate:inst1.aclr
mplier[0] => mult1:inst.dataa[0]
mplier[1] => mult1:inst.dataa[1]
mplier[2] => mult1:inst.dataa[2]
mplier[3] => mult1:inst.dataa[3]
mplier[4] => mult1:inst.dataa[4]
mplier[5] => mult1:inst.dataa[5]
mplier[6] => mult1:inst.dataa[6]
mplier[7] => mult1:inst.dataa[7]
mcand[0] => mult1:inst.datab[0]
mcand[1] => mult1:inst.datab[1]
mcand[2] => mult1:inst.datab[2]
mcand[3] => mult1:inst.datab[3]
mcand[4] => mult1:inst.datab[4]
mcand[5] => mult1:inst.datab[5]
mcand[6] => mult1:inst.datab[6]
mcand[7] => mult1:inst.datab[7]


|transmult|mac:mac1|feedback_gate:inst1
din[0] => feedback.DATAA
din[0] => dout[0]~reg0.DATAIN
din[0] => Equal1.IN15
din[1] => feedback.DATAA
din[1] => dout[1]~reg0.DATAIN
din[1] => Equal1.IN14
din[2] => feedback.DATAA
din[2] => dout[2]~reg0.DATAIN
din[2] => Equal1.IN13
din[3] => feedback.DATAA
din[3] => dout[3]~reg0.DATAIN
din[3] => Equal1.IN12
din[4] => feedback.DATAA
din[4] => dout[4]~reg0.DATAIN
din[4] => Equal1.IN11
din[5] => feedback.DATAA
din[5] => dout[5]~reg0.DATAIN
din[5] => Equal1.IN10
din[6] => feedback.DATAA
din[6] => dout[6]~reg0.DATAIN
din[6] => Equal1.IN9
din[7] => feedback.DATAA
din[7] => dout[7]~reg0.DATAIN
din[7] => Equal1.IN8
din[8] => feedback.DATAA
din[8] => dout[8]~reg0.DATAIN
din[8] => Equal1.IN7
din[9] => feedback.DATAA
din[9] => dout[9]~reg0.DATAIN
din[9] => Equal1.IN6
din[10] => feedback.DATAA
din[10] => dout[10]~reg0.DATAIN
din[10] => Equal1.IN5
din[11] => feedback.DATAA
din[11] => dout[11]~reg0.DATAIN
din[11] => Equal1.IN4
din[12] => feedback.DATAA
din[12] => dout[12]~reg0.DATAIN
din[12] => Equal1.IN3
din[13] => feedback.DATAA
din[13] => dout[13]~reg0.DATAIN
din[13] => Equal1.IN2
din[14] => feedback.DATAA
din[14] => dout[14]~reg0.DATAIN
din[14] => Equal1.IN1
din[15] => feedback.DATAA
din[15] => dout[15]~reg0.DATAIN
din[15] => Equal1.IN0
clk => counter[0].CLK
clk => counter[1].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => feedback[0]~reg0.CLK
clk => feedback[1]~reg0.CLK
clk => feedback[2]~reg0.CLK
clk => feedback[3]~reg0.CLK
clk => feedback[4]~reg0.CLK
clk => feedback[5]~reg0.CLK
clk => feedback[6]~reg0.CLK
clk => feedback[7]~reg0.CLK
clk => feedback[8]~reg0.CLK
clk => feedback[9]~reg0.CLK
clk => feedback[10]~reg0.CLK
clk => feedback[11]~reg0.CLK
clk => feedback[12]~reg0.CLK
clk => feedback[13]~reg0.CLK
clk => feedback[14]~reg0.CLK
clk => feedback[15]~reg0.CLK
aclr => counter[0].ACLR
aclr => counter[1].ACLR
aclr => dout[0]~reg0.ACLR
aclr => dout[1]~reg0.ACLR
aclr => dout[2]~reg0.ACLR
aclr => dout[3]~reg0.ACLR
aclr => dout[4]~reg0.ACLR
aclr => dout[5]~reg0.ACLR
aclr => dout[6]~reg0.ACLR
aclr => dout[7]~reg0.ACLR
aclr => dout[8]~reg0.ACLR
aclr => dout[9]~reg0.ACLR
aclr => dout[10]~reg0.ACLR
aclr => dout[11]~reg0.ACLR
aclr => dout[12]~reg0.ACLR
aclr => dout[13]~reg0.ACLR
aclr => dout[14]~reg0.ACLR
aclr => dout[15]~reg0.ACLR
aclr => feedback[0]~reg0.ACLR
aclr => feedback[1]~reg0.ACLR
aclr => feedback[2]~reg0.ACLR
aclr => feedback[3]~reg0.ACLR
aclr => feedback[4]~reg0.ACLR
aclr => feedback[5]~reg0.ACLR
aclr => feedback[6]~reg0.ACLR
aclr => feedback[7]~reg0.ACLR
aclr => feedback[8]~reg0.ACLR
aclr => feedback[9]~reg0.ACLR
aclr => feedback[10]~reg0.ACLR
aclr => feedback[11]~reg0.ACLR
aclr => feedback[12]~reg0.ACLR
aclr => feedback[13]~reg0.ACLR
aclr => feedback[14]~reg0.ACLR
aclr => feedback[15]~reg0.ACLR
feedback[0] <= feedback[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[1] <= feedback[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[2] <= feedback[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[3] <= feedback[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[4] <= feedback[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[5] <= feedback[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[6] <= feedback[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[7] <= feedback[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[8] <= feedback[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[9] <= feedback[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[10] <= feedback[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[11] <= feedback[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[12] <= feedback[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[13] <= feedback[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[14] <= feedback[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
feedback[15] <= feedback[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
dataa[8] => addcore:adder.dataa[8]
dataa[9] => addcore:adder.dataa[9]
dataa[10] => addcore:adder.dataa[10]
dataa[11] => addcore:adder.dataa[11]
dataa[12] => addcore:adder.dataa[12]
dataa[13] => addcore:adder.dataa[13]
dataa[14] => addcore:adder.dataa[14]
dataa[15] => addcore:adder.dataa[15]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
datab[8] => addcore:adder.datab[8]
datab[9] => addcore:adder.datab[9]
datab[10] => addcore:adder.datab[10]
datab[11] => addcore:adder.datab[11]
datab[12] => addcore:adder.datab[12]
datab[13] => addcore:adder.datab[13]
datab[14] => addcore:adder.datab[14]
datab[15] => addcore:adder.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
result[8] <= altshift:result_ext_latency_ffs.result[8]
result[9] <= altshift:result_ext_latency_ffs.result[9]
result[10] <= altshift:result_ext_latency_ffs.result[10]
result[11] <= altshift:result_ext_latency_ffs.result[11]
result[12] <= altshift:result_ext_latency_ffs.result[12]
result[13] <= altshift:result_ext_latency_ffs.result[13]
result[14] <= altshift:result_ext_latency_ffs.result[14]
result[15] <= altshift:result_ext_latency_ffs.result[15]
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
dataa[0] => unreg_res_node[0].IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => unreg_res_node[1].IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => unreg_res_node[2].IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => unreg_res_node[3].IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => unreg_res_node[4].IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[5] => unreg_res_node[5].IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[6] => unreg_res_node[6].IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[7] => unreg_res_node[7].IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => unreg_res_node[8].IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
dataa[9] => unreg_res_node[9].IN0
dataa[9] => _.IN0
dataa[9] => _.IN0
dataa[10] => unreg_res_node[10].IN0
dataa[10] => _.IN0
dataa[10] => _.IN0
dataa[11] => unreg_res_node[11].IN0
dataa[11] => _.IN0
dataa[11] => _.IN0
dataa[12] => unreg_res_node[12].IN0
dataa[12] => _.IN0
dataa[12] => _.IN0
dataa[13] => unreg_res_node[13].IN0
dataa[13] => _.IN0
dataa[13] => _.IN0
dataa[14] => unreg_res_node[14].IN0
dataa[14] => _.IN0
dataa[14] => _.IN0
dataa[15] => unreg_res_node[15].IN0
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
datab[10] => datab_node[10].IN0
datab[11] => datab_node[11].IN0
datab[12] => datab_node[12].IN0
datab[13] => datab_node[13].IN0
datab[14] => datab_node[14].IN0
datab[15] => datab_node[15].IN0
cin => ~NO_FANOUT~
add_sub => _.IN0
add_sub => cin_node.IN0
add_sub => datab_node[0].IN0
add_sub => datab_node[15].IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
result[8] <= a_csnbuffer:result_node.sout[8]
result[9] <= a_csnbuffer:result_node.sout[9]
result[10] <= a_csnbuffer:result_node.sout[10]
result[11] <= a_csnbuffer:result_node.sout[11]
result[12] <= a_csnbuffer:result_node.sout[12]
result[13] <= a_csnbuffer:result_node.sout[13]
result[14] <= a_csnbuffer:result_node.sout[14]
result[15] <= a_csnbuffer:result_node.sout[15]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[8] <= unreg_res_node[8].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[9] <= unreg_res_node[9].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[10] <= unreg_res_node[10].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[11] <= unreg_res_node[11].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[12] <= unreg_res_node[12].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[13] <= unreg_res_node[13].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[14] <= unreg_res_node[14].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[15] <= unreg_res_node[15].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= <GND>
bp_out <= <GND>


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
sin[11] => sout_node[11].DATAIN
sin[12] => sout_node[12].DATAIN
sin[13] => sout_node[13].DATAIN
sin[14] => sout_node[14].DATAIN
sin[15] => sout_node[15].DATAIN
cin[0] => cout[0].IN0
cin[1] => cout[1].IN0
cin[2] => cout[2].IN0
cin[3] => cout[3].IN0
cin[4] => cout[4].IN0
cin[5] => cout[5].IN0
cin[6] => cout[6].IN0
cin[7] => cout[7].IN0
cin[8] => cout[8].IN0
cin[9] => cout[9].IN0
cin[10] => cout[10].IN0
cin[11] => cout[11].IN0
cin[12] => cout[12].IN0
cin[13] => cout[13].IN0
cin[14] => cout[14].IN0
cin[15] => cout[15].IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
sout[11] <= sout_node[11].DB_MAX_OUTPUT_PORT_TYPE
sout[12] <= sout_node[12].DB_MAX_OUTPUT_PORT_TYPE
sout[13] <= sout_node[13].DB_MAX_OUTPUT_PORT_TYPE
sout[14] <= sout_node[14].DB_MAX_OUTPUT_PORT_TYPE
sout[15] <= sout_node[15].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10].DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cout[11].DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cout[12].DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cout[13].DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cout[14].DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cout[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
sin[8] => cs_buffer[8].SUM_IN
sin[9] => cs_buffer[9].SUM_IN
sin[10] => cs_buffer[10].SUM_IN
sin[11] => cs_buffer[11].SUM_IN
sin[12] => cs_buffer[12].SUM_IN
sin[13] => cs_buffer[13].SUM_IN
sin[14] => cs_buffer[14].SUM_IN
sin[15] => cs_buffer[15].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
cin[8] => cs_buffer[8].CIN
cin[9] => cs_buffer[9].CIN
cin[10] => cs_buffer[10].CIN
cin[11] => cs_buffer[11].CIN
cin[12] => cs_buffer[12].CIN
cin[13] => cs_buffer[13].CIN
cin[14] => cs_buffer[14].CIN
cin[15] => cs_buffer[15].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
sout[11] <= cs_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
sout[12] <= cs_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
sout[13] <= cs_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
sout[14] <= cs_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
sout[15] <= cs_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cs_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cs_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cs_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cs_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cs_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
sin[11] => sout_node[11].DATAIN
sin[12] => sout_node[12].DATAIN
sin[13] => sout_node[13].DATAIN
sin[14] => sout_node[14].DATAIN
sin[15] => sout_node[15].DATAIN
cin[0] => cout[0].IN0
cin[1] => cout[1].IN0
cin[2] => cout[2].IN0
cin[3] => cout[3].IN0
cin[4] => cout[4].IN0
cin[5] => cout[5].IN0
cin[6] => cout[6].IN0
cin[7] => cout[7].IN0
cin[8] => cout[8].IN0
cin[9] => cout[9].IN0
cin[10] => cout[10].IN0
cin[11] => cout[11].IN0
cin[12] => cout[12].IN0
cin[13] => cout[13].IN0
cin[14] => cout[14].IN0
cin[15] => cout[15].IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
sout[11] <= sout_node[11].DB_MAX_OUTPUT_PORT_TYPE
sout[12] <= sout_node[12].DB_MAX_OUTPUT_PORT_TYPE
sout[13] <= sout_node[13].DB_MAX_OUTPUT_PORT_TYPE
sout[14] <= sout_node[14].DB_MAX_OUTPUT_PORT_TYPE
sout[15] <= sout_node[15].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10].DB_MAX_OUTPUT_PORT_TYPE
cout[11] <= cout[11].DB_MAX_OUTPUT_PORT_TYPE
cout[12] <= cout[12].DB_MAX_OUTPUT_PORT_TYPE
cout[13] <= cout[13].DB_MAX_OUTPUT_PORT_TYPE
cout[14] <= cout[14].DB_MAX_OUTPUT_PORT_TYPE
cout[15] <= cout[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|adder1:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|dcfilter:inst3
multout[0] => addin[0]~reg0.DATAIN
multout[1] => addin[1]~reg0.DATAIN
multout[2] => addin[2]~reg0.DATAIN
multout[3] => addin[3]~reg0.DATAIN
multout[4] => addin[4]~reg0.DATAIN
multout[5] => addin[5]~reg0.DATAIN
multout[6] => addin[6]~reg0.DATAIN
multout[7] => addin[7]~reg0.DATAIN
multout[8] => addin[8]~reg0.DATAIN
multout[9] => addin[9]~reg0.DATAIN
multout[10] => addin[10]~reg0.DATAIN
multout[11] => addin[11]~reg0.DATAIN
multout[12] => addin[12]~reg0.DATAIN
multout[13] => addin[13]~reg0.DATAIN
multout[14] => addin[14]~reg0.DATAIN
multout[15] => addin[15]~reg0.DATAIN
clk => addin[0]~reg0.CLK
clk => addin[1]~reg0.CLK
clk => addin[2]~reg0.CLK
clk => addin[3]~reg0.CLK
clk => addin[4]~reg0.CLK
clk => addin[5]~reg0.CLK
clk => addin[6]~reg0.CLK
clk => addin[7]~reg0.CLK
clk => addin[8]~reg0.CLK
clk => addin[9]~reg0.CLK
clk => addin[10]~reg0.CLK
clk => addin[11]~reg0.CLK
clk => addin[12]~reg0.CLK
clk => addin[13]~reg0.CLK
clk => addin[14]~reg0.CLK
clk => addin[15]~reg0.CLK
addin[0] <= addin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[1] <= addin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[2] <= addin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[3] <= addin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[4] <= addin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[5] <= addin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[6] <= addin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[7] <= addin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[8] <= addin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[9] <= addin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[10] <= addin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[11] <= addin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[12] <= addin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[13] <= addin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[14] <= addin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addin[15] <= addin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|transmult|mac:mac1|mult1:inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|transmult|mac:mac1|mult1:inst|lpm_mult:lpm_mult_component
dataa[0] => mult_o0n:auto_generated.dataa[0]
dataa[1] => mult_o0n:auto_generated.dataa[1]
dataa[2] => mult_o0n:auto_generated.dataa[2]
dataa[3] => mult_o0n:auto_generated.dataa[3]
dataa[4] => mult_o0n:auto_generated.dataa[4]
dataa[5] => mult_o0n:auto_generated.dataa[5]
dataa[6] => mult_o0n:auto_generated.dataa[6]
dataa[7] => mult_o0n:auto_generated.dataa[7]
datab[0] => mult_o0n:auto_generated.datab[0]
datab[1] => mult_o0n:auto_generated.datab[1]
datab[2] => mult_o0n:auto_generated.datab[2]
datab[3] => mult_o0n:auto_generated.datab[3]
datab[4] => mult_o0n:auto_generated.datab[4]
datab[5] => mult_o0n:auto_generated.datab[5]
datab[6] => mult_o0n:auto_generated.datab[6]
datab[7] => mult_o0n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_o0n:auto_generated.result[0]
result[1] <= mult_o0n:auto_generated.result[1]
result[2] <= mult_o0n:auto_generated.result[2]
result[3] <= mult_o0n:auto_generated.result[3]
result[4] <= mult_o0n:auto_generated.result[4]
result[5] <= mult_o0n:auto_generated.result[5]
result[6] <= mult_o0n:auto_generated.result[6]
result[7] <= mult_o0n:auto_generated.result[7]
result[8] <= mult_o0n:auto_generated.result[8]
result[9] <= mult_o0n:auto_generated.result[9]
result[10] <= mult_o0n:auto_generated.result[10]
result[11] <= mult_o0n:auto_generated.result[11]
result[12] <= mult_o0n:auto_generated.result[12]
result[13] <= mult_o0n:auto_generated.result[13]
result[14] <= mult_o0n:auto_generated.result[14]
result[15] <= mult_o0n:auto_generated.result[15]


|transmult|mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN1
dataa[0] => le6a[0].IN1
dataa[0] => le7a[0].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN1
dataa[1] => _.IN1
dataa[1] => le7a[1].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => le7a[2].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN1
dataa[3] => _.IN1
dataa[3] => le7a[3].IN1
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN1
dataa[4] => _.IN1
dataa[4] => le7a[4].IN1
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN1
dataa[5] => _.IN1
dataa[5] => le7a[5].IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => le7a[6].IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => le6a[8].IN1
dataa[7] => _.IN1
dataa[7] => le7a[7].IN1
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[4] => _.IN0
datab[5] => cs1a[2].IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => cs2a[2].IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[6] => cs1a[3].IN1
datab[6] => cs1a[3].IN1
datab[6] => cs2a[3].IN1
datab[6] => cs2a[3].IN1
datab[7] => le7a[7].IN0
datab[7] => le7a[6].IN0
datab[7] => le7a[5].IN0
datab[7] => le7a[4].IN0
datab[7] => le7a[3].IN0
datab[7] => le7a[2].IN0
datab[7] => le7a[1].IN0
datab[7] => le7a[0].IN0
result[0] <= sft11a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft11a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft11a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft11a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft11a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft11a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft11a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft11a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft11a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft11a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft11a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft11a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft11a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft11a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft11a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft11a[15].DB_MAX_OUTPUT_PORT_TYPE


|transmult|from_pos_half_cycle_buffer:inst4
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


