#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d28bd1f4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d28bdeb5b0 .scope module, "and_tb" "and_tb" 3 1;
 .timescale 0 0;
v0x55d28be191c0_0 .net "active", 0 0, L_0x55d28be33990;  1 drivers
v0x55d28be19280_0 .var "clk", 0 0;
v0x55d28be19320_0 .var "clk_enable", 0 0;
v0x55d28be19410_0 .net "data_address", 31 0, L_0x55d28be318e0;  1 drivers
v0x55d28be194b0_0 .net "data_read", 0 0, L_0x55d28be2f460;  1 drivers
v0x55d28be195a0_0 .var "data_readdata", 31 0;
v0x55d28be19670_0 .net "data_write", 0 0, L_0x55d28be2f280;  1 drivers
v0x55d28be19740_0 .net "data_writedata", 31 0, L_0x55d28be315d0;  1 drivers
v0x55d28be19810_0 .net "instr_address", 31 0, L_0x55d28be328c0;  1 drivers
v0x55d28be19970_0 .var "instr_readdata", 31 0;
v0x55d28be19a10_0 .net "register_v0", 31 0, L_0x55d28be31560;  1 drivers
v0x55d28be19b00_0 .var "reset", 0 0;
S_0x55d28bdd8bb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55d28bdeb5b0;
 .timescale 0 0;
v0x55d28bde7c00_0 .var "expected", 31 0;
v0x55d28bdec330_0 .var "funct", 5 0;
v0x55d28bdf15f0_0 .var "i", 4 0;
v0x55d28bdf1920_0 .var "imm", 15 0;
v0x55d28bdf2830_0 .var "imm_instr", 31 0;
v0x55d28bdf4850_0 .var "opcode", 5 0;
v0x55d28be0b490_0 .var "r_instr", 31 0;
v0x55d28be0b570_0 .var "rd", 4 0;
v0x55d28be0b650_0 .var "rs", 4 0;
v0x55d28be0b730_0 .var "rt", 4 0;
v0x55d28be0b810_0 .var "shamt", 4 0;
E_0x55d28bd688a0 .event posedge, v0x55d28be0d690_0;
S_0x55d28bdd8fe0 .scope module, "dut" "mips_cpu_harvard" 3 119, 4 1 0, S_0x55d28bdeb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55d28bde7ae0 .functor OR 1, L_0x55d28be2ac60, L_0x55d28be2aee0, C4<0>, C4<0>;
L_0x55d28bd54620 .functor BUFZ 1, L_0x55d28be2a6c0, C4<0>, C4<0>, C4<0>;
L_0x55d28bdf1800 .functor BUFZ 1, L_0x55d28be2a860, C4<0>, C4<0>, C4<0>;
L_0x55d28bdf2690 .functor BUFZ 1, L_0x55d28be2a860, C4<0>, C4<0>, C4<0>;
L_0x55d28be2b420 .functor AND 1, L_0x55d28be2a6c0, L_0x55d28be2b720, C4<1>, C4<1>;
L_0x55d28bdf4730 .functor OR 1, L_0x55d28be2b420, L_0x55d28be2b300, C4<0>, C4<0>;
L_0x55d28bd96c70 .functor OR 1, L_0x55d28bdf4730, L_0x55d28be2b530, C4<0>, C4<0>;
L_0x55d28be2b9c0 .functor OR 1, L_0x55d28bd96c70, L_0x55d28be2d020, C4<0>, C4<0>;
L_0x55d28be2bad0 .functor OR 1, L_0x55d28be2b9c0, L_0x55d28be2c780, C4<0>, C4<0>;
L_0x55d28be2bb90 .functor BUFZ 1, L_0x55d28be2a980, C4<0>, C4<0>, C4<0>;
L_0x55d28be2c670 .functor AND 1, L_0x55d28be2c0e0, L_0x55d28be2c440, C4<1>, C4<1>;
L_0x55d28be2c780 .functor OR 1, L_0x55d28be2bde0, L_0x55d28be2c670, C4<0>, C4<0>;
L_0x55d28be2d020 .functor AND 1, L_0x55d28be2cb50, L_0x55d28be2ce00, C4<1>, C4<1>;
L_0x55d28be2d7d0 .functor OR 1, L_0x55d28be2d270, L_0x55d28be2d590, C4<0>, C4<0>;
L_0x55d28be2c8e0 .functor OR 1, L_0x55d28be2dd40, L_0x55d28be2e040, C4<0>, C4<0>;
L_0x55d28be2df20 .functor AND 1, L_0x55d28be2da50, L_0x55d28be2c8e0, C4<1>, C4<1>;
L_0x55d28be2e840 .functor OR 1, L_0x55d28be2e4d0, L_0x55d28be2e750, C4<0>, C4<0>;
L_0x55d28be2eb40 .functor OR 1, L_0x55d28be2e840, L_0x55d28be2e950, C4<0>, C4<0>;
L_0x55d28be2ecf0 .functor AND 1, L_0x55d28be2a6c0, L_0x55d28be2eb40, C4<1>, C4<1>;
L_0x55d28be2eea0 .functor AND 1, L_0x55d28be2a6c0, L_0x55d28be2edb0, C4<1>, C4<1>;
L_0x55d28be2f1c0 .functor AND 1, L_0x55d28be2a6c0, L_0x55d28be2ec50, C4<1>, C4<1>;
L_0x55d28be2f460 .functor BUFZ 1, L_0x55d28bdf1800, C4<0>, C4<0>, C4<0>;
L_0x55d28be300f0 .functor AND 1, L_0x55d28be33990, L_0x55d28be2bad0, C4<1>, C4<1>;
L_0x55d28be30200 .functor OR 1, L_0x55d28be2c780, L_0x55d28be2d020, C4<0>, C4<0>;
L_0x55d28be315d0 .functor BUFZ 32, L_0x55d28be31450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d28be31690 .functor BUFZ 32, L_0x55d28be303e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d28be317e0 .functor BUFZ 32, L_0x55d28be31450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d28be318e0 .functor BUFZ 32, v0x55d28be0c8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d28be32560 .functor AND 1, v0x55d28be19320_0, L_0x55d28be2ecf0, C4<1>, C4<1>;
L_0x55d28be325d0 .functor AND 1, L_0x55d28be32560, v0x55d28be16350_0, C4<1>, C4<1>;
L_0x55d28be328c0 .functor BUFZ 32, v0x55d28be0d750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d28be33990 .functor BUFZ 1, v0x55d28be16350_0, C4<0>, C4<0>, C4<0>;
L_0x55d28be33ba0 .functor AND 1, v0x55d28be19320_0, v0x55d28be16350_0, C4<1>, C4<1>;
v0x55d28be10440_0 .net *"_ivl_100", 31 0, L_0x55d28be2c950;  1 drivers
L_0x7f2ad925e498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be10540_0 .net *"_ivl_103", 25 0, L_0x7f2ad925e498;  1 drivers
L_0x7f2ad925e4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be10620_0 .net/2u *"_ivl_104", 31 0, L_0x7f2ad925e4e0;  1 drivers
v0x55d28be106e0_0 .net *"_ivl_106", 0 0, L_0x55d28be2cb50;  1 drivers
v0x55d28be107a0_0 .net *"_ivl_109", 5 0, L_0x55d28be2cd60;  1 drivers
L_0x7f2ad925e528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d28be10880_0 .net/2u *"_ivl_110", 5 0, L_0x7f2ad925e528;  1 drivers
v0x55d28be10960_0 .net *"_ivl_112", 0 0, L_0x55d28be2ce00;  1 drivers
v0x55d28be10a20_0 .net *"_ivl_116", 31 0, L_0x55d28be2d180;  1 drivers
L_0x7f2ad925e570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be10b00_0 .net *"_ivl_119", 25 0, L_0x7f2ad925e570;  1 drivers
L_0x7f2ad925e0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55d28be10be0_0 .net/2u *"_ivl_12", 5 0, L_0x7f2ad925e0a8;  1 drivers
L_0x7f2ad925e5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d28be10cc0_0 .net/2u *"_ivl_120", 31 0, L_0x7f2ad925e5b8;  1 drivers
v0x55d28be10da0_0 .net *"_ivl_122", 0 0, L_0x55d28be2d270;  1 drivers
v0x55d28be10e60_0 .net *"_ivl_124", 31 0, L_0x55d28be2d4a0;  1 drivers
L_0x7f2ad925e600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be10f40_0 .net *"_ivl_127", 25 0, L_0x7f2ad925e600;  1 drivers
L_0x7f2ad925e648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d28be11020_0 .net/2u *"_ivl_128", 31 0, L_0x7f2ad925e648;  1 drivers
v0x55d28be11100_0 .net *"_ivl_130", 0 0, L_0x55d28be2d590;  1 drivers
v0x55d28be111c0_0 .net *"_ivl_134", 31 0, L_0x55d28be2d960;  1 drivers
L_0x7f2ad925e690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be113b0_0 .net *"_ivl_137", 25 0, L_0x7f2ad925e690;  1 drivers
L_0x7f2ad925e6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be11490_0 .net/2u *"_ivl_138", 31 0, L_0x7f2ad925e6d8;  1 drivers
v0x55d28be11570_0 .net *"_ivl_140", 0 0, L_0x55d28be2da50;  1 drivers
v0x55d28be11630_0 .net *"_ivl_143", 5 0, L_0x55d28be2dca0;  1 drivers
L_0x7f2ad925e720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d28be11710_0 .net/2u *"_ivl_144", 5 0, L_0x7f2ad925e720;  1 drivers
v0x55d28be117f0_0 .net *"_ivl_146", 0 0, L_0x55d28be2dd40;  1 drivers
v0x55d28be118b0_0 .net *"_ivl_149", 5 0, L_0x55d28be2dfa0;  1 drivers
L_0x7f2ad925e768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55d28be11990_0 .net/2u *"_ivl_150", 5 0, L_0x7f2ad925e768;  1 drivers
v0x55d28be11a70_0 .net *"_ivl_152", 0 0, L_0x55d28be2e040;  1 drivers
v0x55d28be11b30_0 .net *"_ivl_155", 0 0, L_0x55d28be2c8e0;  1 drivers
v0x55d28be11bf0_0 .net *"_ivl_159", 1 0, L_0x55d28be2e3e0;  1 drivers
L_0x7f2ad925e0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55d28be11cd0_0 .net/2u *"_ivl_16", 5 0, L_0x7f2ad925e0f0;  1 drivers
L_0x7f2ad925e7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55d28be11db0_0 .net/2u *"_ivl_160", 1 0, L_0x7f2ad925e7b0;  1 drivers
v0x55d28be11e90_0 .net *"_ivl_162", 0 0, L_0x55d28be2e4d0;  1 drivers
L_0x7f2ad925e7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55d28be11f50_0 .net/2u *"_ivl_164", 5 0, L_0x7f2ad925e7f8;  1 drivers
v0x55d28be12030_0 .net *"_ivl_166", 0 0, L_0x55d28be2e750;  1 drivers
v0x55d28be12300_0 .net *"_ivl_169", 0 0, L_0x55d28be2e840;  1 drivers
L_0x7f2ad925e840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55d28be123c0_0 .net/2u *"_ivl_170", 5 0, L_0x7f2ad925e840;  1 drivers
v0x55d28be124a0_0 .net *"_ivl_172", 0 0, L_0x55d28be2e950;  1 drivers
v0x55d28be12560_0 .net *"_ivl_175", 0 0, L_0x55d28be2eb40;  1 drivers
L_0x7f2ad925e888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55d28be12620_0 .net/2u *"_ivl_178", 5 0, L_0x7f2ad925e888;  1 drivers
v0x55d28be12700_0 .net *"_ivl_180", 0 0, L_0x55d28be2edb0;  1 drivers
L_0x7f2ad925e8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55d28be127c0_0 .net/2u *"_ivl_184", 5 0, L_0x7f2ad925e8d0;  1 drivers
v0x55d28be128a0_0 .net *"_ivl_186", 0 0, L_0x55d28be2ec50;  1 drivers
L_0x7f2ad925e918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d28be12960_0 .net/2u *"_ivl_190", 0 0, L_0x7f2ad925e918;  1 drivers
v0x55d28be12a40_0 .net *"_ivl_20", 31 0, L_0x55d28be2ab20;  1 drivers
L_0x7f2ad925e960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55d28be12b20_0 .net/2u *"_ivl_200", 4 0, L_0x7f2ad925e960;  1 drivers
v0x55d28be12c00_0 .net *"_ivl_203", 4 0, L_0x55d28be2f980;  1 drivers
v0x55d28be12ce0_0 .net *"_ivl_205", 4 0, L_0x55d28be2fba0;  1 drivers
v0x55d28be12dc0_0 .net *"_ivl_206", 4 0, L_0x55d28be2fc40;  1 drivers
v0x55d28be12ea0_0 .net *"_ivl_213", 0 0, L_0x55d28be30200;  1 drivers
L_0x7f2ad925e9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d28be12f60_0 .net/2u *"_ivl_214", 31 0, L_0x7f2ad925e9a8;  1 drivers
v0x55d28be13040_0 .net *"_ivl_216", 31 0, L_0x55d28be30340;  1 drivers
v0x55d28be13120_0 .net *"_ivl_218", 31 0, L_0x55d28be305f0;  1 drivers
v0x55d28be13200_0 .net *"_ivl_220", 31 0, L_0x55d28be30780;  1 drivers
v0x55d28be132e0_0 .net *"_ivl_222", 31 0, L_0x55d28be30ac0;  1 drivers
L_0x7f2ad925e138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be133c0_0 .net *"_ivl_23", 25 0, L_0x7f2ad925e138;  1 drivers
v0x55d28be134a0_0 .net *"_ivl_235", 0 0, L_0x55d28be32560;  1 drivers
L_0x7f2ad925eb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d28be13560_0 .net/2u *"_ivl_238", 31 0, L_0x7f2ad925eb58;  1 drivers
L_0x7f2ad925e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d28be13640_0 .net/2u *"_ivl_24", 31 0, L_0x7f2ad925e180;  1 drivers
v0x55d28be13720_0 .net *"_ivl_243", 15 0, L_0x55d28be32a20;  1 drivers
v0x55d28be13800_0 .net *"_ivl_244", 17 0, L_0x55d28be32c90;  1 drivers
L_0x7f2ad925eba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d28be138e0_0 .net *"_ivl_247", 1 0, L_0x7f2ad925eba0;  1 drivers
v0x55d28be139c0_0 .net *"_ivl_250", 15 0, L_0x55d28be32dd0;  1 drivers
L_0x7f2ad925ebe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d28be13aa0_0 .net *"_ivl_252", 1 0, L_0x7f2ad925ebe8;  1 drivers
v0x55d28be13b80_0 .net *"_ivl_255", 0 0, L_0x55d28be331e0;  1 drivers
L_0x7f2ad925ec30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d28be13c60_0 .net/2u *"_ivl_256", 13 0, L_0x7f2ad925ec30;  1 drivers
L_0x7f2ad925ec78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be13d40_0 .net/2u *"_ivl_258", 13 0, L_0x7f2ad925ec78;  1 drivers
v0x55d28be14230_0 .net *"_ivl_26", 0 0, L_0x55d28be2ac60;  1 drivers
v0x55d28be142f0_0 .net *"_ivl_260", 13 0, L_0x55d28be334c0;  1 drivers
v0x55d28be143d0_0 .net *"_ivl_28", 31 0, L_0x55d28be2adf0;  1 drivers
L_0x7f2ad925e1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be144b0_0 .net *"_ivl_31", 25 0, L_0x7f2ad925e1c8;  1 drivers
L_0x7f2ad925e210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d28be14590_0 .net/2u *"_ivl_32", 31 0, L_0x7f2ad925e210;  1 drivers
v0x55d28be14670_0 .net *"_ivl_34", 0 0, L_0x55d28be2aee0;  1 drivers
v0x55d28be14730_0 .net *"_ivl_4", 31 0, L_0x55d28be1a560;  1 drivers
v0x55d28be14810_0 .net *"_ivl_45", 2 0, L_0x55d28be2b1d0;  1 drivers
L_0x7f2ad925e258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55d28be148f0_0 .net/2u *"_ivl_46", 2 0, L_0x7f2ad925e258;  1 drivers
v0x55d28be149d0_0 .net *"_ivl_51", 2 0, L_0x55d28be2b490;  1 drivers
L_0x7f2ad925e2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55d28be14ab0_0 .net/2u *"_ivl_52", 2 0, L_0x7f2ad925e2a0;  1 drivers
v0x55d28be14b90_0 .net *"_ivl_57", 0 0, L_0x55d28be2b720;  1 drivers
v0x55d28be14c50_0 .net *"_ivl_59", 0 0, L_0x55d28be2b420;  1 drivers
v0x55d28be14d10_0 .net *"_ivl_61", 0 0, L_0x55d28bdf4730;  1 drivers
v0x55d28be14dd0_0 .net *"_ivl_63", 0 0, L_0x55d28bd96c70;  1 drivers
v0x55d28be14e90_0 .net *"_ivl_65", 0 0, L_0x55d28be2b9c0;  1 drivers
L_0x7f2ad925e018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be14f50_0 .net *"_ivl_7", 25 0, L_0x7f2ad925e018;  1 drivers
v0x55d28be15030_0 .net *"_ivl_70", 31 0, L_0x55d28be2bcb0;  1 drivers
L_0x7f2ad925e2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be15110_0 .net *"_ivl_73", 25 0, L_0x7f2ad925e2e8;  1 drivers
L_0x7f2ad925e330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d28be151f0_0 .net/2u *"_ivl_74", 31 0, L_0x7f2ad925e330;  1 drivers
v0x55d28be152d0_0 .net *"_ivl_76", 0 0, L_0x55d28be2bde0;  1 drivers
v0x55d28be15390_0 .net *"_ivl_78", 31 0, L_0x55d28be2bf50;  1 drivers
L_0x7f2ad925e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be15470_0 .net/2u *"_ivl_8", 31 0, L_0x7f2ad925e060;  1 drivers
L_0x7f2ad925e378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be15550_0 .net *"_ivl_81", 25 0, L_0x7f2ad925e378;  1 drivers
L_0x7f2ad925e3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d28be15630_0 .net/2u *"_ivl_82", 31 0, L_0x7f2ad925e3c0;  1 drivers
v0x55d28be15710_0 .net *"_ivl_84", 0 0, L_0x55d28be2c0e0;  1 drivers
v0x55d28be157d0_0 .net *"_ivl_87", 0 0, L_0x55d28be2c250;  1 drivers
v0x55d28be158b0_0 .net *"_ivl_88", 31 0, L_0x55d28be2bff0;  1 drivers
L_0x7f2ad925e408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be15990_0 .net *"_ivl_91", 30 0, L_0x7f2ad925e408;  1 drivers
L_0x7f2ad925e450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d28be15a70_0 .net/2u *"_ivl_92", 31 0, L_0x7f2ad925e450;  1 drivers
v0x55d28be15b50_0 .net *"_ivl_94", 0 0, L_0x55d28be2c440;  1 drivers
v0x55d28be15c10_0 .net *"_ivl_97", 0 0, L_0x55d28be2c670;  1 drivers
v0x55d28be15cd0_0 .net "active", 0 0, L_0x55d28be33990;  alias, 1 drivers
v0x55d28be15d90_0 .net "alu_op1", 31 0, L_0x55d28be31690;  1 drivers
v0x55d28be15e50_0 .net "alu_op2", 31 0, L_0x55d28be317e0;  1 drivers
v0x55d28be15f10_0 .net "alui_instr", 0 0, L_0x55d28be2b300;  1 drivers
v0x55d28be15fd0_0 .net "b_flag", 0 0, v0x55d28be0c3d0_0;  1 drivers
v0x55d28be16070_0 .net "b_imm", 17 0, L_0x55d28be330a0;  1 drivers
v0x55d28be16130_0 .net "b_offset", 31 0, L_0x55d28be33650;  1 drivers
v0x55d28be16210_0 .net "clk", 0 0, v0x55d28be19280_0;  1 drivers
v0x55d28be162b0_0 .net "clk_enable", 0 0, v0x55d28be19320_0;  1 drivers
v0x55d28be16350_0 .var "cpu_active", 0 0;
v0x55d28be163f0_0 .net "curr_addr", 31 0, v0x55d28be0d750_0;  1 drivers
v0x55d28be164e0_0 .net "curr_addr_p4", 31 0, L_0x55d28be32820;  1 drivers
v0x55d28be165a0_0 .net "data_address", 31 0, L_0x55d28be318e0;  alias, 1 drivers
v0x55d28be16680_0 .net "data_read", 0 0, L_0x55d28be2f460;  alias, 1 drivers
v0x55d28be16740_0 .net "data_readdata", 31 0, v0x55d28be195a0_0;  1 drivers
v0x55d28be16820_0 .net "data_write", 0 0, L_0x55d28be2f280;  alias, 1 drivers
v0x55d28be168e0_0 .net "data_writedata", 31 0, L_0x55d28be315d0;  alias, 1 drivers
v0x55d28be169c0_0 .net "funct_code", 5 0, L_0x55d28be1a430;  1 drivers
v0x55d28be16aa0_0 .net "hi_out", 31 0, v0x55d28be0dde0_0;  1 drivers
v0x55d28be16b90_0 .net "hl_reg_enable", 0 0, L_0x55d28be325d0;  1 drivers
v0x55d28be16c30_0 .net "instr_address", 31 0, L_0x55d28be328c0;  alias, 1 drivers
v0x55d28be16cf0_0 .net "instr_opcode", 5 0, L_0x55d28be1a390;  1 drivers
v0x55d28be16dd0_0 .net "instr_readdata", 31 0, v0x55d28be19970_0;  1 drivers
v0x55d28be16e90_0 .net "j_imm", 0 0, L_0x55d28be2d7d0;  1 drivers
v0x55d28be16f30_0 .net "j_reg", 0 0, L_0x55d28be2df20;  1 drivers
v0x55d28be16ff0_0 .net "l_type", 0 0, L_0x55d28be2b530;  1 drivers
v0x55d28be170b0_0 .net "link_const", 0 0, L_0x55d28be2c780;  1 drivers
v0x55d28be17170_0 .net "link_reg", 0 0, L_0x55d28be2d020;  1 drivers
v0x55d28be17230_0 .net "lo_out", 31 0, v0x55d28be0e630_0;  1 drivers
v0x55d28be17320_0 .net "lw", 0 0, L_0x55d28be2a860;  1 drivers
v0x55d28be173c0_0 .net "mem_read", 0 0, L_0x55d28bdf1800;  1 drivers
v0x55d28be17480_0 .net "mem_to_reg", 0 0, L_0x55d28bdf2690;  1 drivers
v0x55d28be17d50_0 .net "mem_write", 0 0, L_0x55d28be2bb90;  1 drivers
v0x55d28be17e10_0 .net "memaddroffset", 31 0, v0x55d28be0c8a0_0;  1 drivers
v0x55d28be17f00_0 .net "mfhi", 0 0, L_0x55d28be2eea0;  1 drivers
v0x55d28be17fa0_0 .net "mflo", 0 0, L_0x55d28be2f1c0;  1 drivers
v0x55d28be18060_0 .net "movefrom", 0 0, L_0x55d28bde7ae0;  1 drivers
v0x55d28be18120_0 .net "muldiv", 0 0, L_0x55d28be2ecf0;  1 drivers
v0x55d28be181e0_0 .var "next_instr_addr", 31 0;
v0x55d28be182d0_0 .net "pc_enable", 0 0, L_0x55d28be33ba0;  1 drivers
v0x55d28be183a0_0 .net "r_format", 0 0, L_0x55d28be2a6c0;  1 drivers
v0x55d28be18440_0 .net "reg_a_read_data", 31 0, L_0x55d28be303e0;  1 drivers
v0x55d28be18510_0 .net "reg_a_read_index", 4 0, L_0x55d28be2f630;  1 drivers
v0x55d28be185e0_0 .net "reg_b_read_data", 31 0, L_0x55d28be31450;  1 drivers
v0x55d28be186b0_0 .net "reg_b_read_index", 4 0, L_0x55d28be2f890;  1 drivers
v0x55d28be18780_0 .net "reg_dst", 0 0, L_0x55d28bd54620;  1 drivers
v0x55d28be18820_0 .net "reg_write", 0 0, L_0x55d28be2bad0;  1 drivers
v0x55d28be188e0_0 .net "reg_write_data", 31 0, L_0x55d28be30c50;  1 drivers
v0x55d28be189d0_0 .net "reg_write_enable", 0 0, L_0x55d28be300f0;  1 drivers
v0x55d28be18aa0_0 .net "reg_write_index", 4 0, L_0x55d28be2ff60;  1 drivers
v0x55d28be18b70_0 .net "register_v0", 31 0, L_0x55d28be31560;  alias, 1 drivers
v0x55d28be18c40_0 .net "reset", 0 0, v0x55d28be19b00_0;  1 drivers
v0x55d28be18d70_0 .net "result", 31 0, v0x55d28be0cd00_0;  1 drivers
v0x55d28be18e40_0 .net "result_hi", 31 0, v0x55d28be0c600_0;  1 drivers
v0x55d28be18ee0_0 .net "result_lo", 31 0, v0x55d28be0c7c0_0;  1 drivers
v0x55d28be18f80_0 .net "sw", 0 0, L_0x55d28be2a980;  1 drivers
E_0x55d28bd68f50/0 .event anyedge, v0x55d28be0c3d0_0, v0x55d28be164e0_0, v0x55d28be16130_0, v0x55d28be16e90_0;
E_0x55d28bd68f50/1 .event anyedge, v0x55d28be0c6e0_0, v0x55d28be16f30_0, v0x55d28be0f420_0;
E_0x55d28bd68f50 .event/or E_0x55d28bd68f50/0, E_0x55d28bd68f50/1;
L_0x55d28be1a390 .part v0x55d28be19970_0, 26, 6;
L_0x55d28be1a430 .part v0x55d28be19970_0, 0, 6;
L_0x55d28be1a560 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e018;
L_0x55d28be2a6c0 .cmp/eq 32, L_0x55d28be1a560, L_0x7f2ad925e060;
L_0x55d28be2a860 .cmp/eq 6, L_0x55d28be1a390, L_0x7f2ad925e0a8;
L_0x55d28be2a980 .cmp/eq 6, L_0x55d28be1a390, L_0x7f2ad925e0f0;
L_0x55d28be2ab20 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e138;
L_0x55d28be2ac60 .cmp/eq 32, L_0x55d28be2ab20, L_0x7f2ad925e180;
L_0x55d28be2adf0 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e1c8;
L_0x55d28be2aee0 .cmp/eq 32, L_0x55d28be2adf0, L_0x7f2ad925e210;
L_0x55d28be2b1d0 .part L_0x55d28be1a390, 3, 3;
L_0x55d28be2b300 .cmp/eq 3, L_0x55d28be2b1d0, L_0x7f2ad925e258;
L_0x55d28be2b490 .part L_0x55d28be1a390, 3, 3;
L_0x55d28be2b530 .cmp/eq 3, L_0x55d28be2b490, L_0x7f2ad925e2a0;
L_0x55d28be2b720 .reduce/nor L_0x55d28be2ecf0;
L_0x55d28be2bcb0 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e2e8;
L_0x55d28be2bde0 .cmp/eq 32, L_0x55d28be2bcb0, L_0x7f2ad925e330;
L_0x55d28be2bf50 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e378;
L_0x55d28be2c0e0 .cmp/eq 32, L_0x55d28be2bf50, L_0x7f2ad925e3c0;
L_0x55d28be2c250 .part v0x55d28be19970_0, 20, 1;
L_0x55d28be2bff0 .concat [ 1 31 0 0], L_0x55d28be2c250, L_0x7f2ad925e408;
L_0x55d28be2c440 .cmp/eq 32, L_0x55d28be2bff0, L_0x7f2ad925e450;
L_0x55d28be2c950 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e498;
L_0x55d28be2cb50 .cmp/eq 32, L_0x55d28be2c950, L_0x7f2ad925e4e0;
L_0x55d28be2cd60 .part v0x55d28be19970_0, 0, 6;
L_0x55d28be2ce00 .cmp/eq 6, L_0x55d28be2cd60, L_0x7f2ad925e528;
L_0x55d28be2d180 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e570;
L_0x55d28be2d270 .cmp/eq 32, L_0x55d28be2d180, L_0x7f2ad925e5b8;
L_0x55d28be2d4a0 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e600;
L_0x55d28be2d590 .cmp/eq 32, L_0x55d28be2d4a0, L_0x7f2ad925e648;
L_0x55d28be2d960 .concat [ 6 26 0 0], L_0x55d28be1a390, L_0x7f2ad925e690;
L_0x55d28be2da50 .cmp/eq 32, L_0x55d28be2d960, L_0x7f2ad925e6d8;
L_0x55d28be2dca0 .part v0x55d28be19970_0, 0, 6;
L_0x55d28be2dd40 .cmp/eq 6, L_0x55d28be2dca0, L_0x7f2ad925e720;
L_0x55d28be2dfa0 .part v0x55d28be19970_0, 0, 6;
L_0x55d28be2e040 .cmp/eq 6, L_0x55d28be2dfa0, L_0x7f2ad925e768;
L_0x55d28be2e3e0 .part L_0x55d28be1a430, 3, 2;
L_0x55d28be2e4d0 .cmp/eq 2, L_0x55d28be2e3e0, L_0x7f2ad925e7b0;
L_0x55d28be2e750 .cmp/eq 6, L_0x55d28be1a430, L_0x7f2ad925e7f8;
L_0x55d28be2e950 .cmp/eq 6, L_0x55d28be1a430, L_0x7f2ad925e840;
L_0x55d28be2edb0 .cmp/eq 6, L_0x55d28be1a430, L_0x7f2ad925e888;
L_0x55d28be2ec50 .cmp/eq 6, L_0x55d28be1a430, L_0x7f2ad925e8d0;
L_0x55d28be2f280 .functor MUXZ 1, L_0x7f2ad925e918, L_0x55d28be2bb90, L_0x55d28be33990, C4<>;
L_0x55d28be2f630 .part v0x55d28be19970_0, 21, 5;
L_0x55d28be2f890 .part v0x55d28be19970_0, 16, 5;
L_0x55d28be2f980 .part v0x55d28be19970_0, 11, 5;
L_0x55d28be2fba0 .part v0x55d28be19970_0, 16, 5;
L_0x55d28be2fc40 .functor MUXZ 5, L_0x55d28be2fba0, L_0x55d28be2f980, L_0x55d28bd54620, C4<>;
L_0x55d28be2ff60 .functor MUXZ 5, L_0x55d28be2fc40, L_0x7f2ad925e960, L_0x55d28be2c780, C4<>;
L_0x55d28be30340 .arith/sum 32, L_0x55d28be32820, L_0x7f2ad925e9a8;
L_0x55d28be305f0 .functor MUXZ 32, v0x55d28be0cd00_0, v0x55d28be195a0_0, L_0x55d28bdf2690, C4<>;
L_0x55d28be30780 .functor MUXZ 32, L_0x55d28be305f0, v0x55d28be0e630_0, L_0x55d28be2f1c0, C4<>;
L_0x55d28be30ac0 .functor MUXZ 32, L_0x55d28be30780, v0x55d28be0dde0_0, L_0x55d28be2eea0, C4<>;
L_0x55d28be30c50 .functor MUXZ 32, L_0x55d28be30ac0, L_0x55d28be30340, L_0x55d28be30200, C4<>;
L_0x55d28be32820 .arith/sum 32, v0x55d28be0d750_0, L_0x7f2ad925eb58;
L_0x55d28be32a20 .part v0x55d28be19970_0, 0, 16;
L_0x55d28be32c90 .concat [ 16 2 0 0], L_0x55d28be32a20, L_0x7f2ad925eba0;
L_0x55d28be32dd0 .part L_0x55d28be32c90, 0, 16;
L_0x55d28be330a0 .concat [ 2 16 0 0], L_0x7f2ad925ebe8, L_0x55d28be32dd0;
L_0x55d28be331e0 .part L_0x55d28be330a0, 17, 1;
L_0x55d28be334c0 .functor MUXZ 14, L_0x7f2ad925ec78, L_0x7f2ad925ec30, L_0x55d28be331e0, C4<>;
L_0x55d28be33650 .concat [ 18 14 0 0], L_0x55d28be330a0, L_0x55d28be334c0;
S_0x55d28bdeb1e0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55d28bdd8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55d28be0bc80_0 .net *"_ivl_10", 15 0, L_0x55d28be31c20;  1 drivers
v0x55d28be0bd80_0 .net *"_ivl_13", 15 0, L_0x55d28be31d60;  1 drivers
L_0x7f2ad925eb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be0be60_0 .net/2u *"_ivl_16", 15 0, L_0x7f2ad925eb10;  1 drivers
v0x55d28be0bf20_0 .net *"_ivl_19", 15 0, L_0x55d28be32190;  1 drivers
v0x55d28be0c000_0 .net *"_ivl_5", 0 0, L_0x55d28be31b80;  1 drivers
L_0x7f2ad925ea80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d28be0c130_0 .net/2u *"_ivl_6", 15 0, L_0x7f2ad925ea80;  1 drivers
L_0x7f2ad925eac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d28be0c210_0 .net/2u *"_ivl_8", 15 0, L_0x7f2ad925eac8;  1 drivers
v0x55d28be0c2f0_0 .net "addr_rt", 4 0, L_0x55d28be32460;  1 drivers
v0x55d28be0c3d0_0 .var "b_flag", 0 0;
v0x55d28be0c520_0 .net "funct", 5 0, L_0x55d28be31ae0;  1 drivers
v0x55d28be0c600_0 .var "hi", 31 0;
v0x55d28be0c6e0_0 .net "instructionword", 31 0, v0x55d28be19970_0;  alias, 1 drivers
v0x55d28be0c7c0_0 .var "lo", 31 0;
v0x55d28be0c8a0_0 .var "memaddroffset", 31 0;
v0x55d28be0c980_0 .var "multresult", 63 0;
v0x55d28be0ca60_0 .net "op1", 31 0, L_0x55d28be31690;  alias, 1 drivers
v0x55d28be0cb40_0 .net "op2", 31 0, L_0x55d28be317e0;  alias, 1 drivers
v0x55d28be0cc20_0 .net "opcode", 5 0, L_0x55d28be31a40;  1 drivers
v0x55d28be0cd00_0 .var "result", 31 0;
v0x55d28be0cde0_0 .net "shamt", 4 0, L_0x55d28be323c0;  1 drivers
v0x55d28be0cec0_0 .net/s "sign_op1", 31 0, L_0x55d28be31690;  alias, 1 drivers
v0x55d28be0cf80_0 .net/s "sign_op2", 31 0, L_0x55d28be317e0;  alias, 1 drivers
v0x55d28be0d020_0 .net "simmediatedata", 31 0, L_0x55d28be32010;  1 drivers
v0x55d28be0d0e0_0 .net "uimmediatedata", 31 0, L_0x55d28be32230;  1 drivers
v0x55d28be0d1c0_0 .net "unsign_op1", 31 0, L_0x55d28be31690;  alias, 1 drivers
v0x55d28be0d280_0 .net "unsign_op2", 31 0, L_0x55d28be317e0;  alias, 1 drivers
E_0x55d28bd417b0/0 .event anyedge, v0x55d28be0cc20_0, v0x55d28be0c520_0, v0x55d28be0cb40_0, v0x55d28be0cde0_0;
E_0x55d28bd417b0/1 .event anyedge, v0x55d28be0ca60_0, v0x55d28be0c980_0, v0x55d28be0c2f0_0, v0x55d28be0d020_0;
E_0x55d28bd417b0/2 .event anyedge, v0x55d28be0d0e0_0;
E_0x55d28bd417b0 .event/or E_0x55d28bd417b0/0, E_0x55d28bd417b0/1, E_0x55d28bd417b0/2;
L_0x55d28be31a40 .part v0x55d28be19970_0, 26, 6;
L_0x55d28be31ae0 .part v0x55d28be19970_0, 0, 6;
L_0x55d28be31b80 .part v0x55d28be19970_0, 15, 1;
L_0x55d28be31c20 .functor MUXZ 16, L_0x7f2ad925eac8, L_0x7f2ad925ea80, L_0x55d28be31b80, C4<>;
L_0x55d28be31d60 .part v0x55d28be19970_0, 0, 16;
L_0x55d28be32010 .concat [ 16 16 0 0], L_0x55d28be31d60, L_0x55d28be31c20;
L_0x55d28be32190 .part v0x55d28be19970_0, 0, 16;
L_0x55d28be32230 .concat [ 16 16 0 0], L_0x55d28be32190, L_0x7f2ad925eb10;
L_0x55d28be323c0 .part v0x55d28be19970_0, 6, 5;
L_0x55d28be32460 .part v0x55d28be19970_0, 16, 5;
S_0x55d28be0d4e0 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x55d28bdd8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55d28be0d690_0 .net "clk", 0 0, v0x55d28be19280_0;  alias, 1 drivers
v0x55d28be0d750_0 .var "curr_addr", 31 0;
v0x55d28be0d830_0 .net "enable", 0 0, L_0x55d28be33ba0;  alias, 1 drivers
v0x55d28be0d8d0_0 .net "next_addr", 31 0, v0x55d28be181e0_0;  1 drivers
v0x55d28be0d9b0_0 .net "reset", 0 0, v0x55d28be19b00_0;  alias, 1 drivers
S_0x55d28be0db60 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55d28bdd8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d28be0dd40_0 .net "clk", 0 0, v0x55d28be19280_0;  alias, 1 drivers
v0x55d28be0dde0_0 .var "data", 31 0;
v0x55d28be0dea0_0 .net "data_in", 31 0, v0x55d28be0c600_0;  alias, 1 drivers
v0x55d28be0dfa0_0 .net "data_out", 31 0, v0x55d28be0dde0_0;  alias, 1 drivers
v0x55d28be0e060_0 .net "enable", 0 0, L_0x55d28be325d0;  alias, 1 drivers
v0x55d28be0e170_0 .net "reset", 0 0, v0x55d28be19b00_0;  alias, 1 drivers
S_0x55d28be0e2c0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55d28bdd8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d28be0e520_0 .net "clk", 0 0, v0x55d28be19280_0;  alias, 1 drivers
v0x55d28be0e630_0 .var "data", 31 0;
v0x55d28be0e710_0 .net "data_in", 31 0, v0x55d28be0c7c0_0;  alias, 1 drivers
v0x55d28be0e7e0_0 .net "data_out", 31 0, v0x55d28be0e630_0;  alias, 1 drivers
v0x55d28be0e8a0_0 .net "enable", 0 0, L_0x55d28be325d0;  alias, 1 drivers
v0x55d28be0e990_0 .net "reset", 0 0, v0x55d28be19b00_0;  alias, 1 drivers
S_0x55d28be0eb00 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55d28bdd8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55d28be303e0 .functor BUFZ 32, L_0x55d28be30ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d28be31450 .functor BUFZ 32, L_0x55d28be31270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d28be0f880_2 .array/port v0x55d28be0f880, 2;
L_0x55d28be31560 .functor BUFZ 32, v0x55d28be0f880_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d28be0ed30_0 .net *"_ivl_0", 31 0, L_0x55d28be30ff0;  1 drivers
v0x55d28be0ee30_0 .net *"_ivl_10", 6 0, L_0x55d28be31310;  1 drivers
L_0x7f2ad925ea38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d28be0ef10_0 .net *"_ivl_13", 1 0, L_0x7f2ad925ea38;  1 drivers
v0x55d28be0efd0_0 .net *"_ivl_2", 6 0, L_0x55d28be31090;  1 drivers
L_0x7f2ad925e9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d28be0f0b0_0 .net *"_ivl_5", 1 0, L_0x7f2ad925e9f0;  1 drivers
v0x55d28be0f1e0_0 .net *"_ivl_8", 31 0, L_0x55d28be31270;  1 drivers
v0x55d28be0f2c0_0 .net "r_clk", 0 0, v0x55d28be19280_0;  alias, 1 drivers
v0x55d28be0f360_0 .net "r_clk_enable", 0 0, v0x55d28be19320_0;  alias, 1 drivers
v0x55d28be0f420_0 .net "read_data1", 31 0, L_0x55d28be303e0;  alias, 1 drivers
v0x55d28be0f500_0 .net "read_data2", 31 0, L_0x55d28be31450;  alias, 1 drivers
v0x55d28be0f5e0_0 .net "read_reg1", 4 0, L_0x55d28be2f630;  alias, 1 drivers
v0x55d28be0f6c0_0 .net "read_reg2", 4 0, L_0x55d28be2f890;  alias, 1 drivers
v0x55d28be0f7a0_0 .net "register_v0", 31 0, L_0x55d28be31560;  alias, 1 drivers
v0x55d28be0f880 .array "registers", 0 31, 31 0;
v0x55d28be0fe50_0 .net "reset", 0 0, v0x55d28be19b00_0;  alias, 1 drivers
v0x55d28be0fef0_0 .net "write_control", 0 0, L_0x55d28be300f0;  alias, 1 drivers
v0x55d28be0ffb0_0 .net "write_data", 31 0, L_0x55d28be30c50;  alias, 1 drivers
v0x55d28be101a0_0 .net "write_reg", 4 0, L_0x55d28be2ff60;  alias, 1 drivers
L_0x55d28be30ff0 .array/port v0x55d28be0f880, L_0x55d28be31090;
L_0x55d28be31090 .concat [ 5 2 0 0], L_0x55d28be2f630, L_0x7f2ad925e9f0;
L_0x55d28be31270 .array/port v0x55d28be0f880, L_0x55d28be31310;
L_0x55d28be31310 .concat [ 5 2 0 0], L_0x55d28be2f890, L_0x7f2ad925ea38;
S_0x55d28bdc5ef0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f2ad92aa198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d28be19ba0_0 .net "clk", 0 0, o0x7f2ad92aa198;  0 drivers
o0x7f2ad92aa1c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d28be19c40_0 .net "data_address", 31 0, o0x7f2ad92aa1c8;  0 drivers
o0x7f2ad92aa1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d28be19d20_0 .net "data_read", 0 0, o0x7f2ad92aa1f8;  0 drivers
v0x55d28be19dc0_0 .var "data_readdata", 31 0;
o0x7f2ad92aa258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d28be19ea0_0 .net "data_write", 0 0, o0x7f2ad92aa258;  0 drivers
o0x7f2ad92aa288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d28be19fb0_0 .net "data_writedata", 31 0, o0x7f2ad92aa288;  0 drivers
S_0x55d28bdd87e0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f2ad92aa3d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d28be1a150_0 .net "instr_address", 31 0, o0x7f2ad92aa3d8;  0 drivers
v0x55d28be1a250_0 .var "instr_readdata", 31 0;
    .scope S_0x55d28be0eb00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d28be0f880, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55d28be0eb00;
T_1 ;
    %wait E_0x55d28bd688a0;
    %load/vec4 v0x55d28be0fe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d28be0f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d28be0fef0_0;
    %load/vec4 v0x55d28be101a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d28be0ffb0_0;
    %load/vec4 v0x55d28be101a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d28be0f880, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d28bdeb1e0;
T_2 ;
    %wait E_0x55d28bd417b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %load/vec4 v0x55d28be0cc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55d28be0c520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55d28be0d280_0;
    %ix/getv 4, v0x55d28be0cde0_0;
    %shiftl 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55d28be0d280_0;
    %ix/getv 4, v0x55d28be0cde0_0;
    %shiftr 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55d28be0d280_0;
    %ix/getv 4, v0x55d28be0cde0_0;
    %shiftr 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55d28be0d280_0;
    %ix/getv 4, v0x55d28be0d1c0_0;
    %shiftl 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55d28be0d280_0;
    %ix/getv 4, v0x55d28be0d1c0_0;
    %shiftr 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55d28be0d280_0;
    %ix/getv 4, v0x55d28be0d1c0_0;
    %shiftr 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55d28be0cec0_0;
    %pad/s 64;
    %load/vec4 v0x55d28be0cf80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55d28be0c980_0, 0, 64;
    %load/vec4 v0x55d28be0c980_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d28be0c600_0, 0, 32;
    %load/vec4 v0x55d28be0c980_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d28be0c7c0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %pad/u 64;
    %load/vec4 v0x55d28be0d280_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d28be0c980_0, 0, 64;
    %load/vec4 v0x55d28be0c980_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d28be0c600_0, 0, 32;
    %load/vec4 v0x55d28be0c980_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d28be0c7c0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0cf80_0;
    %mod/s;
    %store/vec4 v0x55d28be0c600_0, 0, 32;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0cf80_0;
    %div/s;
    %store/vec4 v0x55d28be0c7c0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %mod;
    %store/vec4 v0x55d28be0c600_0, 0, 32;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %div;
    %store/vec4 v0x55d28be0c7c0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55d28be0ca60_0;
    %store/vec4 v0x55d28be0c600_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55d28be0ca60_0;
    %store/vec4 v0x55d28be0c7c0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0cf80_0;
    %add;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %add;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0cf80_0;
    %sub;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %sub;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %and;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %or;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %xor;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %or;
    %inv;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0cf80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d280_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55d28be0c2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55d28be0ca60_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55d28be0ca60_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55d28be0ca60_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55d28be0ca60_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55d28be0ca60_0;
    %load/vec4 v0x55d28be0cb40_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55d28be0ca60_0;
    %load/vec4 v0x55d28be0cb40_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55d28be0ca60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55d28be0ca60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be0c3d0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55d28be0cec0_0;
    %load/vec4 v0x55d28be0d020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d0e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d0e0_0;
    %and;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d0e0_0;
    %or;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d0e0_0;
    %xor;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55d28be0d0e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d28be0cd00_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55d28be0d1c0_0;
    %load/vec4 v0x55d28be0d020_0;
    %add;
    %store/vec4 v0x55d28be0c8a0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d28be0e2c0;
T_3 ;
    %wait E_0x55d28bd688a0;
    %load/vec4 v0x55d28be0e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d28be0e630_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d28be0e8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d28be0e710_0;
    %assign/vec4 v0x55d28be0e630_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d28be0db60;
T_4 ;
    %wait E_0x55d28bd688a0;
    %load/vec4 v0x55d28be0e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d28be0dde0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d28be0e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d28be0dea0_0;
    %assign/vec4 v0x55d28be0dde0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d28be0d4e0;
T_5 ;
    %wait E_0x55d28bd688a0;
    %load/vec4 v0x55d28be0d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d28be0d750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d28be0d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d28be0d8d0_0;
    %assign/vec4 v0x55d28be0d750_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d28bdd8fe0;
T_6 ;
    %wait E_0x55d28bd688a0;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55d28be18c40_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55d28be16dd0_0, v0x55d28be15cd0_0, v0x55d28be18820_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55d28be18510_0, v0x55d28be186b0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55d28be18440_0, v0x55d28be185e0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55d28be188e0_0, v0x55d28be18d70_0, v0x55d28be18aa0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55d28be18120_0, v0x55d28be18ee0_0, v0x55d28be18e40_0, v0x55d28be17230_0, v0x55d28be16aa0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55d28be163f0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d28bdd8fe0;
T_7 ;
    %wait E_0x55d28bd68f50;
    %load/vec4 v0x55d28be15fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d28be164e0_0;
    %load/vec4 v0x55d28be16130_0;
    %add;
    %store/vec4 v0x55d28be181e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d28be16e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55d28be164e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55d28be16dd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d28be181e0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55d28be16f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d28be18440_0;
    %store/vec4 v0x55d28be181e0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55d28be164e0_0;
    %store/vec4 v0x55d28be181e0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d28bdd8fe0;
T_8 ;
    %wait E_0x55d28bd688a0;
    %load/vec4 v0x55d28be18c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be16350_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d28be163f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55d28be16350_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d28bdeb5b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be19280_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55d28be19280_0;
    %inv;
    %store/vec4 v0x55d28be19280_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55d28bdeb5b0;
T_10 ;
    %fork t_1, S_0x55d28bdd8bb0;
    %jmp t_0;
    .scope S_0x55d28bdd8bb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be19b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d28be19320_0, 0, 1;
    %wait E_0x55d28bd688a0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d28be19b00_0, 0, 1;
    %wait E_0x55d28bd688a0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d28bdf15f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55d28bdf4850_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d28be0b650_0, 0, 5;
    %load/vec4 v0x55d28bdf15f0_0;
    %store/vec4 v0x55d28be0b730_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d28bdf1920_0, 0, 16;
    %load/vec4 v0x55d28bdf4850_0;
    %load/vec4 v0x55d28be0b650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28be0b730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28bdf1920_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d28bdf2830_0, 0, 32;
    %load/vec4 v0x55d28bdf2830_0;
    %store/vec4 v0x55d28be19970_0, 0, 32;
    %load/vec4 v0x55d28bdf15f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x55d28be195a0_0, 0, 32;
    %wait E_0x55d28bd688a0;
    %delay 2, 0;
    %load/vec4 v0x55d28be19670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55d28be194b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55d28bdf15f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55d28bdf15f0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d28bdf15f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55d28bdf4850_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55d28bdec330_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d28be0b810_0, 0, 5;
    %load/vec4 v0x55d28bdf15f0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55d28be0b650_0, 0, 5;
    %load/vec4 v0x55d28bdf15f0_0;
    %store/vec4 v0x55d28be0b730_0, 0, 5;
    %load/vec4 v0x55d28bdf15f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55d28be0b570_0, 0, 5;
    %load/vec4 v0x55d28bdf4850_0;
    %load/vec4 v0x55d28be0b650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28be0b730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28be0b570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28be0b810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28bdec330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d28be0b490_0, 0, 32;
    %load/vec4 v0x55d28be0b490_0;
    %store/vec4 v0x55d28be19970_0, 0, 32;
    %wait E_0x55d28bd688a0;
    %delay 2, 0;
    %load/vec4 v0x55d28bdf15f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55d28bdf15f0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d28bdf15f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55d28bdf4850_0, 0, 6;
    %load/vec4 v0x55d28bdf15f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55d28be0b650_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d28be0b730_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d28bdf1920_0, 0, 16;
    %load/vec4 v0x55d28bdf4850_0;
    %load/vec4 v0x55d28be0b650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28be0b730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d28bdf1920_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d28bdf2830_0, 0, 32;
    %load/vec4 v0x55d28bdf2830_0;
    %store/vec4 v0x55d28be19970_0, 0, 32;
    %wait E_0x55d28bd688a0;
    %delay 2, 0;
    %load/vec4 v0x55d28bdf15f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x55d28bdf15f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x55d28bde7c00_0, 0, 32;
    %load/vec4 v0x55d28be19a10_0;
    %load/vec4 v0x55d28bde7c00_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55d28bde7c00_0, v0x55d28be19a10_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55d28bdf15f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55d28bdf15f0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55d28bdeb5b0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
