

================================================================
== Vitis HLS Report for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Mon Apr 28 17:50:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  10.530 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |        6|        7|  0.180 us|  0.210 us|    6|    6|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln46 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 4 'br' 'br_ln46' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index3 = phi i3 0, void %entry, i3 %w_index, void %MultLoop.split, i3 0, void %Result"   --->   Operation 6 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w18, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 8 'read' 'data_5_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 9 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 10 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_2_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 11 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 12 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 13 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.61ns)   --->   "%br_ln46 = br void %MultLoop.split" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 14 'br' 'br_ln46' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 15 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%w18_addr = getelementptr i5 %w18, i64 0, i64 %zext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 16 'getelementptr' 'w18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%w = load i3 %w18_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 17 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 6> <ROM>
ST_2 : Operation 18 [1/1] (1.68ns)   --->   "%w_index = add i3 %w_index3, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 18 'add' 'w_index' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.68ns)   --->   "%icmp_ln46 = icmp_eq  i3 %w_index3, i3 5" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln84 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 21 'br' 'br_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.5>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_0_val6_rewind = phi i6 0, void %entry, i6 %data_0_val6_phi, void %MultLoop.split, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 22 'phi' 'data_0_val6_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_1_val7_rewind = phi i6 0, void %entry, i6 %data_1_val7_phi, void %MultLoop.split, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 23 'phi' 'data_1_val7_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_2_val8_rewind = phi i6 0, void %entry, i6 %data_2_val8_phi, void %MultLoop.split, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 24 'phi' 'data_2_val8_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_3_val9_rewind = phi i6 0, void %entry, i6 %data_3_val9_phi, void %MultLoop.split, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 25 'phi' 'data_3_val9_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%data_4_val10_rewind = phi i6 0, void %entry, i6 %data_4_val10_phi, void %MultLoop.split, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 26 'phi' 'data_4_val10_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%data_5_val11_rewind = phi i6 0, void %entry, i6 %data_5_val11_phi, void %MultLoop.split, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 27 'phi' 'data_5_val11_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_04 = phi i14 0, void %entry, i14 %add_ln58, void %MultLoop.split, i14 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 28 'phi' 'res_04' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split, void %rewind_init"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_0_val6_phi = phi i6 %data_0_val_read, void %rewind_init, i6 %data_0_val6_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 30 'phi' 'data_0_val6_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_1_val7_phi = phi i6 %data_1_val_read, void %rewind_init, i6 %data_1_val7_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 31 'phi' 'data_1_val7_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_2_val8_phi = phi i6 %data_2_val_read, void %rewind_init, i6 %data_2_val8_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 32 'phi' 'data_2_val8_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_3_val9_phi = phi i6 %data_3_val_read, void %rewind_init, i6 %data_3_val9_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 33 'phi' 'data_3_val9_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%data_4_val10_phi = phi i6 %data_4_val_read, void %rewind_init, i6 %data_4_val10_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 34 'phi' 'data_4_val10_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_5_val11_phi = phi i6 %data_5_val_read, void %rewind_init, i6 %data_5_val11_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 35 'phi' 'data_5_val11_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:47]   --->   Operation 36 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [firmware/nnet_utils/nnet_dense_resource.h:49]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 38 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%a = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.6i6.i6.i3, i3 0, i6 %data_0_val6_phi, i3 1, i6 %data_1_val7_phi, i3 2, i6 %data_2_val8_phi, i3 3, i6 %data_3_val9_phi, i3 4, i6 %data_4_val10_phi, i3 5, i6 %data_5_val11_phi, i6 0, i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 39 'sparsemux' 'a' <Predicate = true> <Delay = 1.73> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i3 %w18_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 40 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 6> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 41 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i5 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 42 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.36ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln73 = mul i11 %zext_ln73, i11 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 43 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i11 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 44 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln58 = add i14 %sext_ln58, i14 %res_04" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 45 'add' 'add_ln58' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%return_ln84 = return void @_ssdm_op_Return, i14 %add_ln58" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 46 'return' 'return_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln46                (br               ) [ 0111]
do_init                (phi              ) [ 0011]
w_index3               (phi              ) [ 0011]
specmemcore_ln0        (specmemcore      ) [ 0000]
data_5_val_read        (read             ) [ 0011]
data_4_val_read        (read             ) [ 0011]
data_3_val_read        (read             ) [ 0011]
data_2_val_read        (read             ) [ 0011]
data_1_val_read        (read             ) [ 0011]
data_0_val_read        (read             ) [ 0011]
br_ln46                (br               ) [ 0011]
zext_ln46              (zext             ) [ 0000]
w18_addr               (getelementptr    ) [ 0011]
w_index                (add              ) [ 0111]
icmp_ln46              (icmp             ) [ 0011]
br_ln46                (br               ) [ 0111]
br_ln84                (br               ) [ 0111]
data_0_val6_rewind     (phi              ) [ 0011]
data_1_val7_rewind     (phi              ) [ 0011]
data_2_val8_rewind     (phi              ) [ 0011]
data_3_val9_rewind     (phi              ) [ 0011]
data_4_val10_rewind    (phi              ) [ 0011]
data_5_val11_rewind    (phi              ) [ 0011]
res_04                 (phi              ) [ 0011]
br_ln0                 (br               ) [ 0000]
data_0_val6_phi        (phi              ) [ 0111]
data_1_val7_phi        (phi              ) [ 0111]
data_2_val8_phi        (phi              ) [ 0111]
data_3_val9_phi        (phi              ) [ 0111]
data_4_val10_phi       (phi              ) [ 0111]
data_5_val11_phi       (phi              ) [ 0111]
specpipeline_ln47      (specpipeline     ) [ 0000]
speclooptripcount_ln49 (speclooptripcount) [ 0000]
specloopname_ln46      (specloopname     ) [ 0000]
a                      (sparsemux        ) [ 0000]
w                      (load             ) [ 0000]
zext_ln73              (zext             ) [ 0000]
sext_ln73              (sext             ) [ 0000]
mul_ln73               (mul              ) [ 0000]
sext_ln58              (sext             ) [ 0000]
add_ln58               (add              ) [ 0111]
return_ln84            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w18">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6i6.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="data_5_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_4_val_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_3_val_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_2_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_1_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_0_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w18_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w18_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="do_init_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="do_init_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="4" bw="1" slack="0"/>
<pin id="123" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="w_index3_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_index3 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="w_index3_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="4" bw="1" slack="0"/>
<pin id="139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index3/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="data_0_val6_rewind_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val6_rewind (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_0_val6_rewind_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="1"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val6_rewind/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="data_1_val7_rewind_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="1"/>
<pin id="160" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val7_rewind (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_1_val7_rewind_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="4" bw="1" slack="1"/>
<pin id="168" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val7_rewind/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="data_2_val8_rewind_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="1"/>
<pin id="174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val8_rewind (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_2_val8_rewind_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="1" slack="1"/>
<pin id="182" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val8_rewind/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="data_3_val9_rewind_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val9_rewind (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_3_val9_rewind_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="1" slack="1"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val9_rewind/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="data_4_val10_rewind_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="1"/>
<pin id="202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val10_rewind (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_4_val10_rewind_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="1"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val10_rewind/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="data_5_val11_rewind_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_5_val11_rewind (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="data_5_val11_rewind_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="2"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="1" slack="1"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_val11_rewind/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="res_04_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="1"/>
<pin id="230" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_04 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="res_04_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="4" bw="1" slack="1"/>
<pin id="238" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_04/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="data_0_val6_phi_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_0_val6_phi (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="data_0_val6_phi_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val6_phi/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="data_1_val7_phi_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_1_val7_phi (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="data_1_val7_phi_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val7_phi/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="data_2_val8_phi_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_2_val8_phi (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="data_2_val8_phi_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val8_phi/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="data_3_val9_phi_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_3_val9_phi (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="data_3_val9_phi_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val9_phi/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="data_4_val10_phi_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_4_val10_phi (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_4_val10_phi_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val10_phi/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="data_5_val11_phi_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_5_val11_phi (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="data_5_val11_phi_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_val11_phi/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln46_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="w_index_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln46_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="a_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="0" index="3" bw="3" slack="0"/>
<pin id="336" dir="0" index="4" bw="6" slack="0"/>
<pin id="337" dir="0" index="5" bw="3" slack="0"/>
<pin id="338" dir="0" index="6" bw="6" slack="0"/>
<pin id="339" dir="0" index="7" bw="3" slack="0"/>
<pin id="340" dir="0" index="8" bw="6" slack="0"/>
<pin id="341" dir="0" index="9" bw="3" slack="0"/>
<pin id="342" dir="0" index="10" bw="6" slack="0"/>
<pin id="343" dir="0" index="11" bw="3" slack="0"/>
<pin id="344" dir="0" index="12" bw="6" slack="0"/>
<pin id="345" dir="0" index="13" bw="6" slack="0"/>
<pin id="346" dir="0" index="14" bw="3" slack="1"/>
<pin id="347" dir="1" index="15" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln73_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln73_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="return_ln84_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln84/3 "/>
</bind>
</comp>

<comp id="374" class="1007" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="0" index="2" bw="14" slack="0"/>
<pin id="378" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/3 sext_ln58/3 add_ln58/3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="data_5_val_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="1"/>
<pin id="385" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_5_val_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="data_4_val_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="data_3_val_read_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="1"/>
<pin id="395" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="data_2_val_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="data_1_val_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="data_0_val_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="1"/>
<pin id="410" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="w18_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="1"/>
<pin id="415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w18_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="w_index_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln46_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="427" class="1005" name="add_ln58_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="128"><net_src comp="117" pin="6"/><net_sink comp="113" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="143"><net_src comp="133" pin="6"/><net_sink comp="129" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="144" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="252"><net_src comp="148" pin="6"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="264"><net_src comp="162" pin="6"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="276"><net_src comp="176" pin="6"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="288"><net_src comp="190" pin="6"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="300"><net_src comp="204" pin="6"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="312"><net_src comp="218" pin="6"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="133" pin="6"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="323"><net_src comp="133" pin="6"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="133" pin="6"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="350"><net_src comp="246" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="352"><net_src comp="258" pin="4"/><net_sink comp="331" pin=4"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="331" pin=5"/></net>

<net id="354"><net_src comp="270" pin="4"/><net_sink comp="331" pin=6"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="331" pin=7"/></net>

<net id="356"><net_src comp="282" pin="4"/><net_sink comp="331" pin=8"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="331" pin=9"/></net>

<net id="358"><net_src comp="294" pin="4"/><net_sink comp="331" pin=10"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="331" pin=11"/></net>

<net id="360"><net_src comp="306" pin="4"/><net_sink comp="331" pin=12"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="331" pin=13"/></net>

<net id="362"><net_src comp="129" pin="1"/><net_sink comp="331" pin=14"/></net>

<net id="366"><net_src comp="331" pin="15"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="107" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="379"><net_src comp="363" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="232" pin="6"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="64" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="391"><net_src comp="70" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="396"><net_src comp="76" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="401"><net_src comp="82" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="406"><net_src comp="88" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="411"><net_src comp="94" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="416"><net_src comp="100" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="421"><net_src comp="319" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="426"><net_src comp="325" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="374" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="232" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_0_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_1_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_2_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_3_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_4_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_5_val | {2 }
	Port: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : w18 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln46 : 1
		w18_addr : 2
		w : 3
		w_index : 1
		icmp_ln46 : 1
		br_ln46 : 2
	State 3
		data_0_val6_phi : 1
		data_1_val7_phi : 1
		data_2_val8_phi : 1
		data_3_val9_phi : 1
		data_4_val10_phi : 1
		data_5_val11_phi : 1
		a : 2
		zext_ln73 : 3
		sext_ln73 : 1
		mul_ln73 : 4
		sext_ln58 : 5
		add_ln58 : 6
		return_ln84 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|          a_fu_331          |    0    |    0    |    25   |
|----------|----------------------------|---------|---------|---------|
|    add   |       w_index_fu_319       |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln46_fu_325      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_374         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | data_5_val_read_read_fu_64 |    0    |    0    |    0    |
|          | data_4_val_read_read_fu_70 |    0    |    0    |    0    |
|   read   | data_3_val_read_read_fu_76 |    0    |    0    |    0    |
|          | data_2_val_read_read_fu_82 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_88 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_94 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln46_fu_314      |    0    |    0    |    0    |
|          |      zext_ln73_fu_363      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln73_fu_367      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |     return_ln84_fu_371     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    47   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln58_reg_427     |   14   |
|  data_0_val6_phi_reg_242  |    6   |
| data_0_val6_rewind_reg_144|    6   |
|  data_0_val_read_reg_408  |    6   |
|  data_1_val7_phi_reg_254  |    6   |
| data_1_val7_rewind_reg_158|    6   |
|  data_1_val_read_reg_403  |    6   |
|  data_2_val8_phi_reg_266  |    6   |
| data_2_val8_rewind_reg_172|    6   |
|  data_2_val_read_reg_398  |    6   |
|  data_3_val9_phi_reg_278  |    6   |
| data_3_val9_rewind_reg_186|    6   |
|  data_3_val_read_reg_393  |    6   |
|  data_4_val10_phi_reg_290 |    6   |
|data_4_val10_rewind_reg_200|    6   |
|  data_4_val_read_reg_388  |    6   |
|  data_5_val11_phi_reg_302 |    6   |
|data_5_val11_rewind_reg_214|    6   |
|  data_5_val_read_reg_383  |    6   |
|      do_init_reg_113      |    1   |
|     icmp_ln46_reg_423     |    1   |
|       res_04_reg_228      |   14   |
|      w18_addr_reg_413     |    3   |
|      w_index3_reg_129     |    3   |
|      w_index_reg_418      |    3   |
+---------------------------+--------+
|           Total           |   147  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  do_init_reg_113  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|  w_index3_reg_129 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   14   ||   4.83  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   47   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   147  |   74   |
+-----------+--------+--------+--------+--------+
