INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1 opened at Tue Dec 15 18:53:42 CET 2020
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 23.48 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.12 sec.
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.23 sec.
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.37 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.4 sec.
Command         ap_source done; 0.4 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.87 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 24.55 sec.
Execute     create_clock -period 12.5 -name default 
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/filtering_network.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/filtering_network.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/filtering_network.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/filtering_network.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/filtering_network.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp
Command         clang done; 4 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.46 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.35 sec.
INFO-FLOW: Done: GCC PP time: 8.8 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.15 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.err.log 
Command         ap_eval done; 2.95 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/filtering_network.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/filtering_network.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 2.13 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 2.35 sec.
Command         tidy_31 done; 4.52 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.42 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc
Command         clang done; 2.85 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.g.bc -hls-opt -except-internalize filtering_network -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.8 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 15357 ; free virtual = 29275
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 15357 ; free virtual = 29275
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.55 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.11 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filtering_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:59 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 15245 ; free virtual = 29185
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 15201 ; free virtual = 29145
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:155:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:162) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/filtering_network.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/filtering_network.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/filtering_network.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/filtering_network.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/filtering_network.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/filtering_network.cpp:74) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[20].V' to 'b2.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[21].V' to 'b2.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[22].V' to 'b2.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[23].V' to 'b2.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[24].V' to 'b2.V.24'.
Command           transform done; 14.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 51 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...398 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...398 expression(s) balanced.
Command           transform done; 1.69 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 15018 ; free virtual = 28969
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' to 'sigmoid' (firmware/nnet_utils/nnet_activation.h:155:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_int<6>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 3.03 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:19 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 15006 ; free virtual = 28959
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 24.34 sec.
Command       elaborate done; 50.76 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filtering_network' ...
Execute         ap_set_top_model filtering_network 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
Execute         get_model_list filtering_network -filter all-wo-channel -topdown 
Execute         preproc_iomode -model filtering_network 
Execute         preproc_iomode -model sigmoid 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model product 
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : sigmoid ...
Execute         set_default_model sigmoid 
Execute         apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : filtering_network ...
Execute         set_default_model filtering_network 
Execute         apply_spec_resource_limit filtering_network 
INFO-FLOW: Model list for preprocess: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute         set_default_model sigmoid 
Execute         cdfg_preprocess -model sigmoid 
Execute         rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: filtering_network ...
Execute         set_default_model filtering_network 
Execute         cdfg_preprocess -model filtering_network 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for synthesis: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 79.58 seconds; current allocated memory: 396.050 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 396.106 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 397.732 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 399.658 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 402.028 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 404.594 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 404.998 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 405.036 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 408.255 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 411.906 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 1.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid 
Execute         schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 413.946 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid.
Execute         set_default_model sigmoid 
Execute         bind -model sigmoid 
BIND OPTION: model=sigmoid
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 415.585 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.bind.adb -f 
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filtering_network 
Execute         schedule -model filtering_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'filtering_network'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 416.112 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.sched.adb -f 
INFO-FLOW: Finish scheduling filtering_network.
Execute         set_default_model filtering_network 
Execute         bind -model filtering_network 
BIND OPTION: model=filtering_network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.42 sec.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 418.989 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.bind.rpt 
Command         syn_report done; 1.69 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bind.adb -f 
INFO-FLOW: Finish binding filtering_network.
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess sigmoid 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for RTL generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 420.778 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.adb 
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 426.209 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.74 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 441.244 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/relu -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.xml 
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 0.5 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 450.458 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 458.265 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.27 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 1.27 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 1 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_sigmoid_table2' to 'sigmoid_sigmoid_tbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 479.507 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/sigmoid -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl sigmoid -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/sigmoid 
Execute         gen_rtl sigmoid -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/sigmoid 
Execute         syn_report -csynth -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -model sigmoid -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.adb 
Command         db_write done; 0.74 sec.
Execute         gen_tb_info sigmoid -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model filtering_network -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filtering_network' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtering_network'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 488.773 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl filtering_network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/filtering_network -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/filtering_network 
Execute         syn_report -csynth -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.rpt 
Execute         syn_report -rtlxml -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.xml 
Execute         syn_report -verbosereport -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.rpt 
Command         syn_report done; 1.7 sec.
Execute         db_write -model filtering_network -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.adb 
Command         db_write done; 0.62 sec.
Execute         gen_tb_info filtering_network -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         syn_report -designview -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.design.xml 
Command         syn_report done; 0.73 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks filtering_network 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain filtering_network 
INFO-FLOW: Model list for RTL component generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Found component sigmoid_sigmoid_tbkb.
INFO-FLOW: Append model sigmoid_sigmoid_tbkb
INFO-FLOW: Handling components in module [filtering_network] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model filtering_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_sigmoid_tbkb product dense_latency_0_0_0_s relu product_1 dense_latency_0_0_0_1 sigmoid filtering_network
INFO-FLOW: To file: write model sigmoid_sigmoid_tbkb
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model filtering_network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model filtering_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 100.46 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_sigmoid_tbkb_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=filtering_network xml_exists=0
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=40
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=40
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         sc_get_clocks filtering_network 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:45 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14892 ; free virtual = 28893
INFO: [VHDL 208-304] Generating VHDL RTL for filtering_network.
INFO: [VLOG 209-307] Generating Verilog RTL for filtering_network.
Command       autosyn done; 25.4 sec.
Command     csynth_design done; 76.16 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1 opened at Tue Dec 15 19:44:41 CET 2020
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 1.31 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.58 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.76 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 12.5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/filtering_network.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/filtering_network.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/filtering_network.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/filtering_network.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/filtering_network.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp
Command         clang done; 2.04 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.63 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.12 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.err.log 
Command         ap_eval done; 1.27 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/filtering_network.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/filtering_network.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 2.07 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 0.97 sec.
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.35 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc
Command         clang done; 2.74 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.g.bc -hls-opt -except-internalize filtering_network -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14552 ; free virtual = 28571
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14552 ; free virtual = 28571
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.16 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.98 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filtering_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14467 ; free virtual = 28486
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14427 ; free virtual = 28445
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:155:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:162) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/filtering_network.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/filtering_network.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/filtering_network.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/filtering_network.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/filtering_network.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/filtering_network.cpp:74) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
Command           transform done; 10.08 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 41 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...316 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...320 expression(s) balanced.
Command           transform done; 1.38 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14303 ; free virtual = 28322
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' to 'sigmoid' (firmware/nnet_utils/nnet_activation.h:155:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_int<7>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_int<7>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 2.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14263 ; free virtual = 28282
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.71 sec.
Command       elaborate done; 37.36 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filtering_network' ...
Execute         ap_set_top_model filtering_network 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
Execute         get_model_list filtering_network -filter all-wo-channel -topdown 
Execute         preproc_iomode -model filtering_network 
Execute         preproc_iomode -model sigmoid 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model product 
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : sigmoid ...
Execute         set_default_model sigmoid 
Execute         apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : filtering_network ...
Execute         set_default_model filtering_network 
Execute         apply_spec_resource_limit filtering_network 
INFO-FLOW: Model list for preprocess: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute         set_default_model sigmoid 
Execute         cdfg_preprocess -model sigmoid 
Execute         rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: filtering_network ...
Execute         set_default_model filtering_network 
Execute         cdfg_preprocess -model filtering_network 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for synthesis: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.69 seconds; current allocated memory: 391.994 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 392.049 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 393.396 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 395.065 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 396.964 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 399.012 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.bind.adb -f 
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 399.361 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 399.399 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 402.013 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 405.033 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 0.89 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid 
Execute         schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 406.963 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid.
Execute         set_default_model sigmoid 
Execute         bind -model sigmoid 
BIND OPTION: model=sigmoid
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 408.602 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.bind.adb -f 
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filtering_network 
Execute         schedule -model filtering_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'filtering_network'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 409.108 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.sched.adb -f 
INFO-FLOW: Finish scheduling filtering_network.
Execute         set_default_model filtering_network 
Execute         bind -model filtering_network 
BIND OPTION: model=filtering_network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.07 sec.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 411.472 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.bind.rpt 
Command         syn_report done; 1.42 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bind.adb -f 
INFO-FLOW: Finish binding filtering_network.
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess sigmoid 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for RTL generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 412.940 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.adb 
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 417.342 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 429.517 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/relu -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.xml 
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 437.013 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 443.566 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 1.03 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 0.8 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_sigmoid_table2' to 'sigmoid_sigmoid_tbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 461.436 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/sigmoid -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl sigmoid -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/sigmoid 
Execute         gen_rtl sigmoid -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/sigmoid 
Execute         syn_report -csynth -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model sigmoid -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.adb 
Command         db_write done; 0.66 sec.
Execute         gen_tb_info sigmoid -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model filtering_network -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filtering_network' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtering_network'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 470.068 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl filtering_network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/filtering_network -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/filtering_network 
Execute         syn_report -csynth -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.rpt 
Execute         syn_report -rtlxml -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.xml 
Execute         syn_report -verbosereport -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.rpt 
Command         syn_report done; 1.42 sec.
Execute         db_write -model filtering_network -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.adb 
Command         db_write done; 0.52 sec.
Execute         gen_tb_info filtering_network -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         syn_report -designview -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.design.xml 
Command         syn_report done; 0.61 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks filtering_network 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain filtering_network 
INFO-FLOW: Model list for RTL component generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Found component sigmoid_sigmoid_tbkb.
INFO-FLOW: Append model sigmoid_sigmoid_tbkb
INFO-FLOW: Handling components in module [filtering_network] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model filtering_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_sigmoid_tbkb product dense_latency_0_0_0_s relu product_1 dense_latency_0_0_0_1 sigmoid filtering_network
INFO-FLOW: To file: write model sigmoid_sigmoid_tbkb
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model filtering_network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model filtering_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 100.46 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_sigmoid_tbkb_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=filtering_network xml_exists=1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=40
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=40
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         sc_get_clocks filtering_network 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 14196 ; free virtual = 28213
INFO: [VHDL 208-304] Generating VHDL RTL for filtering_network.
INFO: [VLOG 209-307] Generating Verilog RTL for filtering_network.
Command       autosyn done; 20.62 sec.
Command     csynth_design done; 57.98 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1 opened at Wed Dec 16 11:45:42 CET 2020
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 1.33 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.59 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.77 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 12.5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/filtering_network.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/filtering_network.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/filtering_network.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/filtering_network.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/filtering_network.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp
Command         clang done; 2.04 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.26 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.65 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.15 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/filtering_network.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/filtering_network.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 2.12 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 1 sec.
Command         tidy_31 done; 3.16 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.37 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc
Command         clang done; 2.76 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.g.bc -hls-opt -except-internalize filtering_network -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 13064 ; free virtual = 27574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 13064 ; free virtual = 27574
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.99 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filtering_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12987 ; free virtual = 27497
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12939 ; free virtual = 27449
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:155:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:162) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/filtering_network.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/filtering_network.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/filtering_network.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/filtering_network.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/filtering_network.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/filtering_network.cpp:74) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
Command           transform done; 10.03 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 41 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...314 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...320 expression(s) balanced.
Command           transform done; 1.17 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12785 ; free virtual = 27295
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' to 'sigmoid' (firmware/nnet_utils/nnet_activation.h:155:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_int<8>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_int<8>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 2.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12777 ; free virtual = 27287
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.35 sec.
Command       elaborate done; 37.23 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filtering_network' ...
Execute         ap_set_top_model filtering_network 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
Execute         get_model_list filtering_network -filter all-wo-channel -topdown 
Execute         preproc_iomode -model filtering_network 
Execute         preproc_iomode -model sigmoid 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model product 
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : sigmoid ...
Execute         set_default_model sigmoid 
Execute         apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : filtering_network ...
Execute         set_default_model filtering_network 
Execute         apply_spec_resource_limit filtering_network 
INFO-FLOW: Model list for preprocess: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute         set_default_model sigmoid 
Execute         cdfg_preprocess -model sigmoid 
Execute         rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: filtering_network ...
Execute         set_default_model filtering_network 
Execute         cdfg_preprocess -model filtering_network 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for synthesis: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.58 seconds; current allocated memory: 372.711 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 372.766 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 374.030 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 375.604 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 377.452 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.sched.adb -f 
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 379.499 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.bind.adb -f 
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 379.849 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 379.886 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 382.204 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 384.871 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 0.79 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid 
Execute         schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 386.749 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid.
Execute         set_default_model sigmoid 
Execute         bind -model sigmoid 
BIND OPTION: model=sigmoid
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 388.388 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.bind.adb -f 
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filtering_network 
Execute         schedule -model filtering_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'filtering_network'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 388.895 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.sched.adb -f 
INFO-FLOW: Finish scheduling filtering_network.
Execute         set_default_model filtering_network 
Execute         bind -model filtering_network 
BIND OPTION: model=filtering_network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.92 sec.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 391.070 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.bind.rpt 
Command         syn_report done; 1.32 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bind.adb -f 
INFO-FLOW: Finish binding filtering_network.
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess sigmoid 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for RTL generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 392.350 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.adb 
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 396.550 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 408.172 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/relu -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.xml 
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 415.569 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 421.380 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 0.91 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 0.71 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_sigmoid_table2' to 'sigmoid_sigmoid_tbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 437.651 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/sigmoid -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl sigmoid -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/sigmoid 
Execute         gen_rtl sigmoid -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/sigmoid 
Execute         syn_report -csynth -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -model sigmoid -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.adb 
Command         db_write done; 0.63 sec.
Execute         gen_tb_info sigmoid -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model filtering_network -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filtering_network' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtering_network'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 446.291 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl filtering_network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/filtering_network -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/filtering_network 
Execute         syn_report -csynth -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.rpt 
Execute         syn_report -rtlxml -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.xml 
Execute         syn_report -verbosereport -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.rpt 
Command         syn_report done; 1.37 sec.
Execute         db_write -model filtering_network -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.adb 
Command         db_write done; 0.5 sec.
Execute         gen_tb_info filtering_network -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         syn_report -designview -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.design.xml 
Command         syn_report done; 0.61 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks filtering_network 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain filtering_network 
INFO-FLOW: Model list for RTL component generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Found component sigmoid_sigmoid_tbkb.
INFO-FLOW: Append model sigmoid_sigmoid_tbkb
INFO-FLOW: Handling components in module [filtering_network] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model filtering_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_sigmoid_tbkb product dense_latency_0_0_0_s relu product_1 dense_latency_0_0_0_1 sigmoid filtering_network
INFO-FLOW: To file: write model sigmoid_sigmoid_tbkb
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model filtering_network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model filtering_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 98.58 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_sigmoid_tbkb_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=filtering_network xml_exists=1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=40
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=40
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         sc_get_clocks filtering_network 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12712 ; free virtual = 27224
INFO: [VHDL 208-304] Generating VHDL RTL for filtering_network.
INFO: [VLOG 209-307] Generating Verilog RTL for filtering_network.
Command       autosyn done; 19.38 sec.
Command     csynth_design done; 56.62 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1 opened at Wed Dec 16 12:18:53 CET 2020
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 1.3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.58 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.76 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 12.5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/filtering_network.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/filtering_network.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/filtering_network.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/filtering_network.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/filtering_network.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp
Command         clang done; 2.04 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.27 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.65 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/filtering_network.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/filtering_network.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 2.09 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 1 sec.
Command         tidy_31 done; 3.13 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.4 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc
Command         clang done; 2.75 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.g.bc -hls-opt -except-internalize filtering_network -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12985 ; free virtual = 27496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12985 ; free virtual = 27496
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.16 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.98 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filtering_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12898 ; free virtual = 27410
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.47 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12858 ; free virtual = 27370
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:155:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:162) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/filtering_network.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/filtering_network.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/filtering_network.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/filtering_network.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/filtering_network.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/filtering_network.cpp:74) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
Command           transform done; 10.08 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 41 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...316 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...320 expression(s) balanced.
Command           transform done; 1.14 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12705 ; free virtual = 27218
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' to 'sigmoid' (firmware/nnet_utils/nnet_activation.h:155:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_int<6>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 2.33 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12689 ; free virtual = 27202
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.49 sec.
Command       elaborate done; 37.4 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filtering_network' ...
Execute         ap_set_top_model filtering_network 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
Execute         get_model_list filtering_network -filter all-wo-channel -topdown 
Execute         preproc_iomode -model filtering_network 
Execute         preproc_iomode -model sigmoid 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model product 
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : sigmoid ...
Execute         set_default_model sigmoid 
Execute         apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : filtering_network ...
Execute         set_default_model filtering_network 
Execute         apply_spec_resource_limit filtering_network 
INFO-FLOW: Model list for preprocess: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute         set_default_model sigmoid 
Execute         cdfg_preprocess -model sigmoid 
Execute         rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: filtering_network ...
Execute         set_default_model filtering_network 
Execute         cdfg_preprocess -model filtering_network 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for synthesis: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.73 seconds; current allocated memory: 375.410 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 375.465 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 376.662 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 378.104 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 379.936 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.sched.adb -f 
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 381.983 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 382.348 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 382.386 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 384.545 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 387.056 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 0.74 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid 
Execute         schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 389.270 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling sigmoid.
Execute         set_default_model sigmoid 
Execute         bind -model sigmoid 
BIND OPTION: model=sigmoid
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 391.446 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.bind.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filtering_network 
Execute         schedule -model filtering_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'filtering_network'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 391.969 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.sched.adb -f 
INFO-FLOW: Finish scheduling filtering_network.
Execute         set_default_model filtering_network 
Execute         bind -model filtering_network 
BIND OPTION: model=filtering_network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.92 sec.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 394.128 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.bind.rpt 
Command         syn_report done; 1.29 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bind.adb -f 
INFO-FLOW: Finish binding filtering_network.
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess sigmoid 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for RTL generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 395.429 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.adb 
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 399.400 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 410.478 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/relu -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.xml 
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 417.957 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 423.400 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 0.68 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_sigmoid_table2' to 'sigmoid_sigmoid_tbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 439.502 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/sigmoid -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl sigmoid -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/sigmoid 
Execute         gen_rtl sigmoid -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/sigmoid 
Execute         syn_report -csynth -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -model sigmoid -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.adb 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info sigmoid -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model filtering_network -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filtering_network' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtering_network'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 450.128 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl filtering_network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/filtering_network -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/filtering_network 
Execute         syn_report -csynth -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.rpt 
Execute         syn_report -rtlxml -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.xml 
Execute         syn_report -verbosereport -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.rpt 
Command         syn_report done; 1.31 sec.
Execute         db_write -model filtering_network -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.adb 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info filtering_network -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         syn_report -designview -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.design.xml 
Command         syn_report done; 0.62 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks filtering_network 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain filtering_network 
INFO-FLOW: Model list for RTL component generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Found component sigmoid_sigmoid_tbkb.
INFO-FLOW: Append model sigmoid_sigmoid_tbkb
INFO-FLOW: Handling components in module [filtering_network] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model filtering_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_sigmoid_tbkb product dense_latency_0_0_0_s relu product_1 dense_latency_0_0_0_1 sigmoid filtering_network
INFO-FLOW: To file: write model sigmoid_sigmoid_tbkb
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model filtering_network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model filtering_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 104.89 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_sigmoid_tbkb_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=filtering_network xml_exists=1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=40
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=40
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         sc_get_clocks filtering_network 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1689.480 ; gain = 1239.629 ; free physical = 12625 ; free virtual = 27142
INFO: [VHDL 208-304] Generating VHDL RTL for filtering_network.
INFO: [VLOG 209-307] Generating Verilog RTL for filtering_network.
Command       autosyn done; 19.49 sec.
Command     csynth_design done; 56.89 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1 opened at Thu Dec 17 12:51:33 CET 2020
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 1.29 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.56 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.73 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 12.5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/filtering_network.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/filtering_network.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/filtering_network.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/filtering_network.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/filtering_network.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp
Command         clang done; 2.04 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.65 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.filtering_network.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/filtering_network.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/filtering_network.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/tidy-3.1.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 2.08 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.filtering_network.pp.0.cpp.err.log 
Command           ap_eval done; 1 sec.
Command         tidy_31 done; 3.12 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.38 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bc
Command         clang done; 2.74 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.g.bc -hls-opt -except-internalize filtering_network -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11708 ; free virtual = 27314
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11708 ; free virtual = 27314
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.98 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filtering_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11618 ; free virtual = 27224
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11578 ; free virtual = 27185
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:155:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:162) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/filtering_network.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/filtering_network.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/filtering_network.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/filtering_network.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/filtering_network.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/filtering_network.cpp:74) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/filtering_network.cpp:74) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
Command           transform done; 10.08 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 41 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...313 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...320 expression(s) balanced.
Command           transform done; 1.16 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11456 ; free virtual = 27063
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config7>' to 'sigmoid' (firmware/nnet_utils/nnet_activation.h:155:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_int<6>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_int<6>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 2.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11415 ; free virtual = 27022
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.56 sec.
Command       elaborate done; 37.34 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filtering_network' ...
Execute         ap_set_top_model filtering_network 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
Execute         get_model_list filtering_network -filter all-wo-channel -topdown 
Execute         preproc_iomode -model filtering_network 
Execute         preproc_iomode -model sigmoid 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model product 
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : sigmoid ...
Execute         set_default_model sigmoid 
Execute         apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : filtering_network ...
Execute         set_default_model filtering_network 
Execute         apply_spec_resource_limit filtering_network 
INFO-FLOW: Model list for preprocess: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute         set_default_model sigmoid 
Execute         cdfg_preprocess -model sigmoid 
Execute         rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: filtering_network ...
Execute         set_default_model filtering_network 
Execute         cdfg_preprocess -model filtering_network 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for synthesis: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.65 seconds; current allocated memory: 391.579 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 391.633 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 392.860 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 394.358 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 396.227 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.sched.adb -f 
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 398.274 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 398.602 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 398.640 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 400.893 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 403.448 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid 
Execute         schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 405.661 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling sigmoid.
Execute         set_default_model sigmoid 
Execute         bind -model sigmoid 
BIND OPTION: model=sigmoid
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 407.839 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.bind.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model filtering_network 
Execute         schedule -model filtering_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'filtering_network'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 408.375 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.sched.adb -f 
INFO-FLOW: Finish scheduling filtering_network.
Execute         set_default_model filtering_network 
Execute         bind -model filtering_network 
BIND OPTION: model=filtering_network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.92 sec.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 410.586 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.bind.rpt 
Command         syn_report done; 1.31 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.bind.adb -f 
INFO-FLOW: Finish binding filtering_network.
Execute         get_model_list filtering_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess sigmoid 
Execute         rtl_gen_preprocess filtering_network 
INFO-FLOW: Model list for RTL generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 411.898 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.adb 
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 415.983 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 427.413 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/relu -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/relu_csynth.xml 
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 434.810 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/product_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 440.342 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_sigmoid_table2' to 'sigmoid_sigmoid_tbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 456.595 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/sigmoid -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl sigmoid -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/sigmoid 
Execute         gen_rtl sigmoid -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/sigmoid 
Execute         syn_report -csynth -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/sigmoid_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.verbose.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -model sigmoid -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.adb 
Command         db_write done; 0.69 sec.
Execute         gen_tb_info sigmoid -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtering_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model filtering_network -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/layer7_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filtering_network/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filtering_network' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtering_network'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 467.272 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         gen_rtl filtering_network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/systemc/filtering_network -synmodules product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/vhdl/filtering_network 
Execute         gen_rtl filtering_network -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/verilog/filtering_network 
Execute         syn_report -csynth -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.rpt 
Execute         syn_report -rtlxml -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/syn/report/filtering_network_csynth.xml 
Execute         syn_report -verbosereport -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.verbose.rpt 
Command         syn_report done; 1.33 sec.
Execute         db_write -model filtering_network -f -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.adb 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info filtering_network -p /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         syn_report -designview -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.design.xml 
Command         syn_report done; 0.62 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model filtering_network -o /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks filtering_network 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain filtering_network 
INFO-FLOW: Model list for RTL component generation: product dense_latency.0.0.0. relu product.1 dense_latency.0.0.0..1 sigmoid filtering_network
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Found component sigmoid_sigmoid_tbkb.
INFO-FLOW: Append model sigmoid_sigmoid_tbkb
INFO-FLOW: Handling components in module [filtering_network] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model filtering_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_sigmoid_tbkb product dense_latency_0_0_0_s relu product_1 dense_latency_0_0_0_1 sigmoid filtering_network
INFO-FLOW: To file: write model sigmoid_sigmoid_tbkb
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model filtering_network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model filtering_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 106.66 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_sigmoid_tbkb_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=filtering_network xml_exists=1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=40
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=40
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.constraint.tcl 
Execute         sc_get_clocks filtering_network 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/sigmoid.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/filtering_network.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/final_models/filtering_network/filtering_network_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 11345 ; free virtual = 26956
INFO: [VHDL 208-304] Generating VHDL RTL for filtering_network.
INFO: [VLOG 209-307] Generating Verilog RTL for filtering_network.
Command       autosyn done; 19.74 sec.
Command     csynth_design done; 57.09 sec.
Execute     cleanup_all 
