module eightbitadder
  (
      input [7:0]x,
			input [7:0]y,
			input cin,
			output reg c, 
			output reg[7:0]s
  );

		 always@(x or y or cin)
     begin
  		 {c,s}=x+y+cin;
		 end

endmodule

module testbench_8bitadder;

	reg [7:0]x,y;
	reg cin;
	wire c;
	wire [7:0]s;

	integer i;

	eigthbitadder f(.x(x),.y(y),.cin(cin),.c(c),.s(s));

	initial begin
		x=0;
		y=0;
		cin=0;
	
		for(i=0;i<262144;i=i+1)begin
		
			#10;
			{x,y}=i;
			
	end
end
endmodule
		
