{"vcs1":{"timestamp_begin":1679795524.495640321, "rt":0.12, "ut":0.07, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795524.154980473}
{"VCS_COMP_START_TIME": 1679795524.154980473}
{"VCS_COMP_END_TIME": 1679795524.653835149}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
