--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/vmware-shared/sandbox/ece453/l3/iseconfig/filter.filter -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml ece453_top_level.twx ece453_top_level.ncd -o
ece453_top_level.twr ece453_top_level.pcf

Design file:              ece453_top_level.ncd
Physical constraint file: ece453_top_level.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA_CLK1
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
MZB_A<0>      |    1.251(R)|   -0.184(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<1>      |    0.898(R)|    0.107(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<2>      |    1.771(R)|   -0.610(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<3>      |    1.271(R)|   -0.207(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<4>      |    1.867(R)|   -0.700(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<5>      |    0.368(R)|    0.535(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<6>      |    0.406(R)|    0.505(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<7>      |    0.027(R)|    0.807(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<8>      |    0.028(R)|    0.806(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<9>      |    0.843(R)|    0.121(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<10>     |    0.097(R)|    0.725(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<11>     |    0.465(R)|    0.435(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<12>     |    0.469(R)|    0.409(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<13>     |    0.101(R)|    0.721(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<14>     |    0.477(R)|    0.422(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<15>     |    0.443(R)|    0.447(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<16>     |    0.524(R)|    0.366(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<17>     |    0.791(R)|    0.160(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<18>     |    0.202(R)|    0.617(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<19>     |    0.142(R)|    0.672(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<20>     |    0.517(R)|    0.377(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<21>     |    0.415(R)|    0.494(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<22>     |    0.428(R)|    0.464(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<23>     |    0.034(R)|    0.799(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_AS   |    1.411(R)|   -0.325(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE0_B|    1.793(R)|   -0.649(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE1_B|    1.177(R)|   -0.177(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE2_B|    2.122(R)|   -0.923(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE3_B|    1.349(R)|   -0.289(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_RS5_B|    2.671(R)|   -1.328(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_WS5_B|    2.361(R)|   -1.088(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<0>      |    0.908(R)|    0.080(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>      |    0.437(R)|    0.471(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>      |    0.108(R)|    0.728(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>      |    0.735(R)|    0.226(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>      |    0.609(R)|    0.309(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>      |    0.772(R)|    0.172(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>      |    0.875(R)|    0.068(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>      |    1.006(R)|   -0.032(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>      |    1.416(R)|   -0.354(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>      |    0.980(R)|    0.001(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>     |    0.442(R)|    0.461(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>     |    0.880(R)|    0.112(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>     |    0.751(R)|    0.215(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>     |    0.450(R)|    0.456(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>     |    0.780(R)|    0.176(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>     |    0.811(R)|    0.147(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>     |    1.054(R)|   -0.044(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>     |    0.938(R)|    0.050(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>     |    0.945(R)|    0.044(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>     |    0.572(R)|    0.352(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>     |    0.444(R)|    0.464(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>     |    0.971(R)|    0.021(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>     |    0.986(R)|   -0.001(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>     |    1.267(R)|   -0.206(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>     |    1.348(R)|   -0.293(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>     |    0.704(R)|    0.204(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>     |    0.706(R)|    0.207(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>     |    1.222(R)|   -0.219(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>     |    1.269(R)|   -0.217(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>     |    1.305(R)|   -0.247(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>     |    1.103(R)|   -0.107(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>     |    0.884(R)|    0.128(R)|FPGA_CLK1_BUFGP   |   0.000|
--------------+------------+------------+------------------+--------+

Clock FPGA_CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MZB_D<0>    |   13.497(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>    |   13.182(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>    |   14.199(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>    |   13.163(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>    |   12.635(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>    |   13.874(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>    |   13.359(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>    |   14.119(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>    |   14.427(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>    |   14.490(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>   |   15.139(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>   |   14.491(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>   |   14.869(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>   |   14.870(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>   |   15.239(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>   |   15.590(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>   |   13.840(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>   |   13.515(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>   |   13.840(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>   |   13.144(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>   |   13.497(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>   |   13.524(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>   |   14.199(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>   |   12.993(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>   |   13.875(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>   |   13.323(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>   |   13.736(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>   |   13.751(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>   |   14.120(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>   |   14.868(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>   |   15.481(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>   |   15.238(R)|FPGA_CLK1_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK1      |   18.614|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
MZB_A<0>       |ACC_PORT_PIN<17>|    9.684|
MZB_A<1>       |ACC_PORT_PIN<18>|   10.688|
MZB_A<2>       |ACC_PORT_PIN<19>|   10.915|
MZB_CPLD_BE0_B |ACC_PORT_PIN<12>|   13.906|
MZB_CPLD_BE1_B |ACC_PORT_PIN<13>|   13.356|
MZB_CPLD_BE2_B |ACC_PORT_PIN<14>|   12.575|
MZB_CPLD_BE3_B |ACC_PORT_PIN<15>|   13.532|
MZB_CPLD_CLK0  |ACC_PORT_PIN<9> |    9.934|
MZB_CPLD_RS5_B |ACC_PORT_PIN<10>|   10.375|
MZB_CPLD_WS5_B |ACC_PORT_PIN<11>|    9.783|
MZB_D<0>       |ACC_PORT_PIN<20>|   12.121|
MZB_D<8>       |ACC_PORT_PIN<21>|   10.679|
MZB_D<16>      |ACC_PORT_PIN<22>|    9.847|
MZB_D<24>      |ACC_PORT_PIN<23>|   10.504|
---------------+----------------+---------+


Analysis completed Wed Feb 08 16:29:24 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



