// Seed: 855739861
module module_0 #(
    parameter id_1 = 32'd86
);
  tri1 _id_1 = id_1 - id_1 !== 1, id_2 = -1 - id_1;
  assign module_1.id_9 = 0;
  logic ['h0 : id_1] id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wire id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    output logic id_8,
    output logic id_9,
    input tri1 id_10,
    input wor id_11,
    output uwire id_12,
    output wor id_13
);
  logic id_15, id_16 = 1, id_17;
  module_0 modCall_1 ();
  parameter id_18 = 1;
  always
    if (1) id_8 <= 1'b0;
    else id_9 <= -1;
endmodule : SymbolIdentifier
