// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yolo_conv_top,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.983200,HLS_SYN_LAT=2101731,HLS_SYN_TPT=none,HLS_SYN_MEM=36,HLS_SYN_DSP=70,HLS_SYN_FF=16414,HLS_SYN_LUT=27423,HLS_VERSION=2019_1}" *)

module yolo_conv_top (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_pp0_stage0 = 9'd4;
parameter    ap_ST_fsm_pp0_stage1 = 9'd8;
parameter    ap_ST_fsm_pp0_stage2 = 9'd16;
parameter    ap_ST_fsm_pp0_stage3 = 9'd32;
parameter    ap_ST_fsm_pp0_stage4 = 9'd64;
parameter    ap_ST_fsm_pp0_stage5 = 9'd128;
parameter    ap_ST_fsm_state33 = 9'd256;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_0_data_out;
wire    inStream_V_data_0_vld_in;
wire    inStream_V_data_0_vld_out;
wire    inStream_V_data_0_ack_in;
reg    inStream_V_data_0_ack_out;
reg   [31:0] inStream_V_data_0_payload_A;
reg   [31:0] inStream_V_data_0_payload_B;
reg    inStream_V_data_0_sel_rd;
reg    inStream_V_data_0_sel_wr;
wire    inStream_V_data_0_sel;
wire    inStream_V_data_0_load_A;
wire    inStream_V_data_0_load_B;
reg   [1:0] inStream_V_data_0_state;
wire    inStream_V_data_0_state_cmp_full;
reg   [3:0] inStream_V_keep_V_0_data_out;
wire    inStream_V_keep_V_0_vld_in;
wire    inStream_V_keep_V_0_vld_out;
wire    inStream_V_keep_V_0_ack_in;
reg    inStream_V_keep_V_0_ack_out;
reg   [3:0] inStream_V_keep_V_0_payload_A;
reg   [3:0] inStream_V_keep_V_0_payload_B;
reg    inStream_V_keep_V_0_sel_rd;
reg    inStream_V_keep_V_0_sel_wr;
wire    inStream_V_keep_V_0_sel;
wire    inStream_V_keep_V_0_load_A;
wire    inStream_V_keep_V_0_load_B;
reg   [1:0] inStream_V_keep_V_0_state;
wire    inStream_V_keep_V_0_state_cmp_full;
reg   [3:0] inStream_V_strb_V_0_data_out;
wire    inStream_V_strb_V_0_vld_in;
wire    inStream_V_strb_V_0_vld_out;
wire    inStream_V_strb_V_0_ack_in;
reg    inStream_V_strb_V_0_ack_out;
reg   [3:0] inStream_V_strb_V_0_payload_A;
reg   [3:0] inStream_V_strb_V_0_payload_B;
reg    inStream_V_strb_V_0_sel_rd;
reg    inStream_V_strb_V_0_sel_wr;
wire    inStream_V_strb_V_0_sel;
wire    inStream_V_strb_V_0_load_A;
wire    inStream_V_strb_V_0_load_B;
reg   [1:0] inStream_V_strb_V_0_state;
wire    inStream_V_strb_V_0_state_cmp_full;
reg   [1:0] inStream_V_user_V_0_data_out;
wire    inStream_V_user_V_0_vld_in;
wire    inStream_V_user_V_0_vld_out;
wire    inStream_V_user_V_0_ack_in;
reg    inStream_V_user_V_0_ack_out;
reg   [1:0] inStream_V_user_V_0_payload_A;
reg   [1:0] inStream_V_user_V_0_payload_B;
reg    inStream_V_user_V_0_sel_rd;
reg    inStream_V_user_V_0_sel_wr;
wire    inStream_V_user_V_0_sel;
wire    inStream_V_user_V_0_load_A;
wire    inStream_V_user_V_0_load_B;
reg   [1:0] inStream_V_user_V_0_state;
wire    inStream_V_user_V_0_state_cmp_full;
reg   [4:0] inStream_V_id_V_0_data_out;
wire    inStream_V_id_V_0_vld_in;
wire    inStream_V_id_V_0_vld_out;
wire    inStream_V_id_V_0_ack_in;
reg    inStream_V_id_V_0_ack_out;
reg   [4:0] inStream_V_id_V_0_payload_A;
reg   [4:0] inStream_V_id_V_0_payload_B;
reg    inStream_V_id_V_0_sel_rd;
reg    inStream_V_id_V_0_sel_wr;
wire    inStream_V_id_V_0_sel;
wire    inStream_V_id_V_0_load_A;
wire    inStream_V_id_V_0_load_B;
reg   [1:0] inStream_V_id_V_0_state;
wire    inStream_V_id_V_0_state_cmp_full;
reg   [5:0] inStream_V_dest_V_0_data_out;
wire    inStream_V_dest_V_0_vld_in;
wire    inStream_V_dest_V_0_vld_out;
wire    inStream_V_dest_V_0_ack_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [5:0] inStream_V_dest_V_0_payload_A;
reg   [5:0] inStream_V_dest_V_0_payload_B;
reg    inStream_V_dest_V_0_sel_rd;
reg    inStream_V_dest_V_0_sel_wr;
wire    inStream_V_dest_V_0_sel;
wire    inStream_V_dest_V_0_load_A;
wire    inStream_V_dest_V_0_load_B;
reg   [1:0] inStream_V_dest_V_0_state;
wire    inStream_V_dest_V_0_state_cmp_full;
reg   [31:0] outStream_V_data_1_data_out;
wire    outStream_V_data_1_vld_in;
wire    outStream_V_data_1_vld_out;
wire    outStream_V_data_1_ack_in;
wire    outStream_V_data_1_ack_out;
reg   [31:0] outStream_V_data_1_payload_A;
reg   [31:0] outStream_V_data_1_payload_B;
reg    outStream_V_data_1_sel_rd;
reg    outStream_V_data_1_sel_wr;
wire    outStream_V_data_1_sel;
wire    outStream_V_data_1_load_A;
wire    outStream_V_data_1_load_B;
reg   [1:0] outStream_V_data_1_state;
wire    outStream_V_data_1_state_cmp_full;
reg   [3:0] outStream_V_keep_V_1_data_out;
wire    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg   [3:0] outStream_V_keep_V_1_payload_A;
reg   [3:0] outStream_V_keep_V_1_payload_B;
reg    outStream_V_keep_V_1_sel_rd;
reg    outStream_V_keep_V_1_sel_wr;
wire    outStream_V_keep_V_1_sel;
wire    outStream_V_keep_V_1_load_A;
wire    outStream_V_keep_V_1_load_B;
reg   [1:0] outStream_V_keep_V_1_state;
wire    outStream_V_keep_V_1_state_cmp_full;
reg   [3:0] outStream_V_strb_V_1_data_out;
wire    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg   [3:0] outStream_V_strb_V_1_payload_A;
reg   [3:0] outStream_V_strb_V_1_payload_B;
reg    outStream_V_strb_V_1_sel_rd;
reg    outStream_V_strb_V_1_sel_wr;
wire    outStream_V_strb_V_1_sel;
wire    outStream_V_strb_V_1_load_A;
wire    outStream_V_strb_V_1_load_B;
reg   [1:0] outStream_V_strb_V_1_state;
wire    outStream_V_strb_V_1_state_cmp_full;
reg   [1:0] outStream_V_user_V_1_data_out;
wire    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg   [1:0] outStream_V_user_V_1_payload_A;
reg   [1:0] outStream_V_user_V_1_payload_B;
reg    outStream_V_user_V_1_sel_rd;
reg    outStream_V_user_V_1_sel_wr;
wire    outStream_V_user_V_1_sel;
wire    outStream_V_user_V_1_load_A;
wire    outStream_V_user_V_1_load_B;
reg   [1:0] outStream_V_user_V_1_state;
wire    outStream_V_user_V_1_state_cmp_full;
reg   [0:0] outStream_V_last_V_1_data_out;
wire    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
reg   [4:0] outStream_V_id_V_1_data_out;
wire    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg   [4:0] outStream_V_id_V_1_payload_A;
reg   [4:0] outStream_V_id_V_1_payload_B;
reg    outStream_V_id_V_1_sel_rd;
reg    outStream_V_id_V_1_sel_wr;
wire    outStream_V_id_V_1_sel;
wire    outStream_V_id_V_1_load_A;
wire    outStream_V_id_V_1_load_B;
reg   [1:0] outStream_V_id_V_1_state;
wire    outStream_V_id_V_1_state_cmp_full;
reg   [5:0] outStream_V_dest_V_1_data_out;
wire    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg   [5:0] outStream_V_dest_V_1_payload_A;
reg   [5:0] outStream_V_dest_V_1_payload_B;
reg    outStream_V_dest_V_1_sel_rd;
reg    outStream_V_dest_V_1_sel_wr;
wire    outStream_V_dest_V_1_sel;
wire    outStream_V_dest_V_1_load_A;
wire    outStream_V_dest_V_1_load_B;
reg   [1:0] outStream_V_dest_V_1_state;
wire    outStream_V_dest_V_1_state_cmp_full;
reg    inStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln46_reg_11165;
reg   [0:0] select_ln57_3_reg_11192;
reg   [0:0] empty_32_reg_11254;
reg   [0:0] empty_35_reg_11258;
wire    grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n;
reg    outStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage2;
reg   [0:0] select_ln49_3_reg_11267;
reg   [0:0] select_ln49_3_reg_11267_pp0_iter4_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [18:0] indvar_flatten153_reg_1047;
reg   [8:0] row_idx_0_reg_1058;
reg   [10:0] indvar_flatten_reg_1069;
reg   [8:0] col_idx_assign_reg_1080;
reg   [1:0] input_ch_idx_0_reg_1091;
reg   [15:0] reg_1961;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state20_pp0_stage5_iter2;
wire    ap_block_state26_pp0_stage5_iter3;
reg    ap_block_state32_pp0_stage5_iter4;
reg    ap_block_pp0_stage5_11001;
reg   [0:0] select_ln49_1_reg_11221;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state15_pp0_stage0_iter2;
wire    ap_block_state21_pp0_stage0_iter3;
wire    out_stream_group_0_s_full_n;
reg    out_stream_group_0_s_write;
reg   [0:0] select_ln57_3_reg_11192_pp0_iter3_reg;
reg   [0:0] icmp_ln81_reg_11307;
reg   [0:0] icmp_ln81_reg_11307_pp0_iter3_reg;
reg   [0:0] select_ln49_1_reg_11221_pp0_iter3_reg;
wire   [0:0] tmp1_nbwritereq_fu_610_p3;
reg    ap_predicate_op2351_write_state27;
wire    out_stream_group_1_s_full_n;
reg    out_stream_group_1_s_write;
wire   [0:0] tmp_1_nbwritereq_fu_623_p3;
reg    ap_predicate_op2355_write_state27;
wire    out_stream_group_2_s_full_n;
reg    out_stream_group_2_s_write;
wire   [0:0] tmp_2_nbwritereq_fu_636_p3;
reg    ap_predicate_op2359_write_state27;
wire    out_stream_group_3_s_full_n;
reg    out_stream_group_3_s_write;
wire   [0:0] tmp_3_nbwritereq_fu_649_p3;
reg    ap_predicate_op2363_write_state27;
wire    out_stream_group_4_s_full_n;
reg    out_stream_group_4_s_write;
wire   [0:0] tmp_4_nbwritereq_fu_662_p3;
reg    ap_predicate_op2367_write_state27;
wire    out_stream_group_5_s_full_n;
reg    out_stream_group_5_s_write;
wire   [0:0] tmp_5_nbwritereq_fu_675_p3;
reg    ap_predicate_op2371_write_state27;
wire    out_stream_group_6_s_full_n;
reg    out_stream_group_6_s_write;
wire   [0:0] tmp_6_nbwritereq_fu_688_p3;
reg    ap_predicate_op2375_write_state27;
wire    out_stream_group_7_s_full_n;
reg    out_stream_group_7_s_write;
wire   [0:0] tmp_7_nbwritereq_fu_701_p3;
reg    ap_predicate_op2379_write_state27;
wire    out_stream_group_8_s_full_n;
reg    out_stream_group_8_s_write;
wire   [0:0] tmp_8_nbwritereq_fu_714_p3;
reg    ap_predicate_op2383_write_state27;
wire    out_stream_group_9_s_full_n;
reg    out_stream_group_9_s_write;
wire   [0:0] tmp_9_nbwritereq_fu_727_p3;
reg    ap_predicate_op2387_write_state27;
wire    out_stream_group_10_full_n;
reg    out_stream_group_10_write;
wire   [0:0] tmp_s_nbwritereq_fu_740_p3;
reg    ap_predicate_op2391_write_state27;
wire    out_stream_group_11_full_n;
reg    out_stream_group_11_write;
wire   [0:0] tmp_10_nbwritereq_fu_753_p3;
reg    ap_predicate_op2395_write_state27;
wire    out_stream_group_12_full_n;
reg    out_stream_group_12_write;
wire   [0:0] tmp_11_nbwritereq_fu_766_p3;
reg    ap_predicate_op2399_write_state27;
wire    out_stream_group_13_full_n;
reg    out_stream_group_13_write;
wire   [0:0] tmp_12_nbwritereq_fu_779_p3;
reg    ap_predicate_op2403_write_state27;
wire    out_stream_group_14_full_n;
reg    out_stream_group_14_write;
wire   [0:0] tmp_13_nbwritereq_fu_792_p3;
reg    ap_predicate_op2407_write_state27;
wire    out_stream_group_15_full_n;
reg    out_stream_group_15_write;
wire   [0:0] tmp_14_nbwritereq_fu_805_p3;
reg    ap_predicate_op2411_write_state27;
reg    ap_block_state27_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] reg_1966;
reg   [15:0] reg_1971;
reg   [15:0] reg_1976;
reg   [15:0] reg_1981;
reg   [15:0] reg_1986;
reg   [15:0] reg_1991;
reg   [15:0] reg_1996;
reg   [15:0] reg_2001;
reg   [15:0] reg_2006;
reg   [15:0] reg_2011;
reg   [15:0] reg_2016;
reg   [15:0] reg_2021;
reg   [15:0] reg_2026;
reg   [15:0] reg_2031;
reg   [15:0] reg_2036;
reg   [15:0] reg_2041;
reg   [15:0] reg_2046;
reg   [15:0] reg_2051;
reg   [15:0] reg_2056;
reg   [15:0] reg_2061;
reg   [15:0] reg_2066;
reg   [15:0] reg_2071;
reg   [15:0] reg_2076;
reg   [15:0] reg_2081;
reg   [15:0] reg_2086;
reg   [15:0] reg_2091;
reg   [15:0] reg_2096;
reg   [15:0] reg_2101;
reg   [15:0] reg_2106;
reg   [15:0] reg_2111;
reg   [15:0] reg_2116;
reg   [15:0] reg_2121;
reg   [15:0] reg_2126;
reg   [15:0] reg_2131;
reg   [15:0] reg_2136;
reg   [15:0] reg_2141;
reg   [15:0] reg_2146;
reg   [15:0] reg_2151;
reg   [15:0] reg_2156;
reg   [15:0] reg_2161;
reg   [15:0] reg_2166;
reg   [15:0] reg_2171;
reg   [15:0] reg_2176;
reg   [15:0] reg_2181;
reg   [15:0] reg_2186;
reg   [15:0] reg_2191;
reg   [15:0] reg_2196;
reg   [15:0] reg_2201;
reg   [15:0] reg_2206;
reg   [15:0] reg_2211;
reg   [15:0] reg_2216;
reg   [15:0] reg_2221;
reg   [15:0] reg_2226;
wire   [15:0] grp_window_macc_fu_1196_ap_return;
reg  signed [15:0] reg_2231;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state19_pp0_stage4_iter2;
wire    ap_block_state25_pp0_stage4_iter3;
reg    ap_block_state31_pp0_stage4_iter4;
reg    ap_block_pp0_stage4_11001;
reg   [0:0] select_ln57_3_reg_11192_pp0_iter2_reg;
reg   [0:0] select_ln49_1_reg_11221_pp0_iter2_reg;
wire   [15:0] grp_window_macc_fu_1212_ap_return;
reg  signed [15:0] reg_2235;
wire   [0:0] xor_ln13_fu_2239_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] conv_count_fu_2301_p3;
reg   [8:0] conv_count_reg_11145;
wire   [0:0] or_ln138_1_fu_2351_p2;
reg   [0:0] or_ln138_1_reg_11150;
wire   [8:0] add_ln174_fu_2357_p2;
reg   [8:0] add_ln174_reg_11155;
wire   [8:0] add_ln174_1_fu_2363_p2;
reg   [8:0] add_ln174_1_reg_11160;
wire   [0:0] icmp_ln46_fu_2369_p2;
wire   [18:0] add_ln46_fu_2375_p2;
reg   [18:0] add_ln46_reg_11169;
wire   [0:0] icmp_ln49_fu_2387_p2;
reg   [0:0] icmp_ln49_reg_11174;
wire   [0:0] select_ln57_2_fu_2417_p3;
reg   [0:0] select_ln57_2_reg_11182;
wire   [0:0] icmp_ln62_1_fu_2425_p2;
reg   [0:0] icmp_ln62_1_reg_11187;
wire   [0:0] select_ln57_3_fu_2431_p3;
reg   [0:0] select_ln57_3_reg_11192_pp0_iter1_reg;
wire   [0:0] and_ln57_2_fu_2479_p2;
reg   [0:0] and_ln57_2_reg_11196;
wire   [8:0] select_ln46_fu_2485_p3;
reg   [8:0] select_ln46_reg_11204;
wire   [1:0] select_ln49_fu_2505_p3;
reg   [1:0] select_ln49_reg_11209;
reg   [1:0] select_ln49_reg_11209_pp0_iter1_reg;
reg   [1:0] select_ln49_reg_11209_pp0_iter2_reg;
reg   [1:0] select_ln49_reg_11209_pp0_iter3_reg;
reg   [1:0] select_ln49_reg_11209_pp0_iter4_reg;
wire   [0:0] select_ln49_1_fu_2535_p3;
reg   [0:0] select_ln49_1_reg_11221_pp0_iter1_reg;
wire   [8:0] select_ln57_10_fu_2549_p3;
reg   [8:0] select_ln57_10_reg_11225;
wire   [0:0] icmp_ln138_4_fu_2557_p2;
reg   [0:0] icmp_ln138_4_reg_11232;
wire   [0:0] select_ln49_2_fu_2575_p3;
reg   [0:0] select_ln49_2_reg_11237;
reg   [0:0] select_ln49_2_reg_11237_pp0_iter1_reg;
reg   [0:0] select_ln49_2_reg_11237_pp0_iter2_reg;
reg   [0:0] select_ln49_2_reg_11237_pp0_iter3_reg;
reg   [0:0] select_ln49_2_reg_11237_pp0_iter4_reg;
wire   [0:0] or_ln138_2_fu_2595_p2;
reg   [0:0] or_ln138_2_reg_11242;
wire   [8:0] select_ln49_4_fu_2601_p3;
reg   [8:0] select_ln49_4_reg_11247;
wire   [0:0] empty_32_fu_2621_p2;
wire   [0:0] empty_35_fu_2639_p2;
wire   [10:0] select_ln49_8_fu_2651_p3;
reg   [10:0] select_ln49_8_reg_11262;
wire   [0:0] select_ln49_3_fu_2691_p3;
reg    ap_predicate_op248_read_state4;
reg    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state16_pp0_stage1_iter2;
wire    ap_block_state22_pp0_stage1_iter3;
wire    ap_block_state28_pp0_stage1_iter4;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] select_ln49_3_reg_11267_pp0_iter1_reg;
reg   [0:0] select_ln49_3_reg_11267_pp0_iter2_reg;
reg   [0:0] select_ln49_3_reg_11267_pp0_iter3_reg;
wire   [8:0] select_ln49_5_fu_2703_p3;
reg   [8:0] select_ln49_5_reg_11271;
wire   [8:0] select_ln49_6_fu_2714_p3;
reg   [8:0] select_ln49_6_reg_11277;
wire   [8:0] select_ln49_7_fu_2726_p3;
reg   [8:0] select_ln49_7_reg_11283;
wire   [15:0] curr_input_data_sub_s_fu_2757_p1;
wire   [10:0] mul_ln203_fu_2799_p2;
reg   [10:0] mul_ln203_reg_11299;
wire   [0:0] icmp_ln81_fu_2805_p2;
reg   [0:0] icmp_ln81_reg_11307_pp0_iter1_reg;
reg   [0:0] icmp_ln81_reg_11307_pp0_iter2_reg;
reg   [8:0] line_buff_group_1_va_7_reg_11320;
reg   [8:0] line_buff_group_1_va_9_reg_11325;
wire  signed [63:0] sext_ln203_fu_2818_p1;
reg  signed [63:0] sext_ln203_reg_11330;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state17_pp0_stage2_iter2;
wire    ap_block_state23_pp0_stage2_iter3;
reg    ap_block_state29_pp0_stage2_iter4;
reg    ap_block_pp0_stage2_11001;
reg   [9:0] line_buff_group_0_va_7_reg_11335;
reg   [9:0] line_buff_group_0_va_11_reg_11340;
reg   [9:0] line_buff_group_0_va_4_reg_11345;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state18_pp0_stage3_iter2;
wire    ap_block_state24_pp0_stage3_iter3;
reg    ap_block_state30_pp0_stage3_iter4;
reg    ap_block_pp0_stage3_11001;
reg   [9:0] line_buff_group_0_va_5_reg_11350;
reg   [9:0] line_buff_group_0_va_8_reg_11355;
reg   [9:0] line_buff_group_0_va_9_reg_11360;
reg   [9:0] line_buff_group_0_va_12_reg_11365;
reg   [9:0] line_buff_group_0_va_13_reg_11370;
reg   [9:0] line_buff_group_0_va_6_reg_11405;
reg   [9:0] line_buff_group_0_va_10_reg_11410;
reg   [9:0] line_buff_group_0_va_14_reg_11415;
wire   [15:0] line_buff_group_1_va_q0;
reg   [15:0] kernel_window_1_val_18_reg_11425;
wire   [15:0] line_buff_group_1_va_q1;
reg   [15:0] kernel_window_1_val_19_reg_11430;
wire   [15:0] line_buff_group_1_va_1_q0;
reg   [15:0] kernel_window_1_val_21_reg_11435;
wire   [15:0] line_buff_group_1_va_1_q1;
reg   [15:0] kernel_window_1_val_22_reg_11440;
wire   [15:0] line_buff_group_1_va_2_q0;
reg   [15:0] kernel_window_1_val_24_reg_11450;
wire   [15:0] line_buff_group_1_va_2_q1;
reg   [15:0] kernel_window_1_val_25_reg_11455;
wire   [15:0] line_buff_group_0_va_q0;
reg   [15:0] kernel_window_0_val_s_reg_11465;
wire   [15:0] line_buff_group_0_va_q1;
reg   [15:0] kernel_window_0_val_1_reg_11470;
wire   [15:0] line_buff_group_0_va_1_q0;
reg   [15:0] kernel_window_0_val_3_reg_11475;
wire   [15:0] line_buff_group_0_va_1_q1;
reg   [15:0] kernel_window_0_val_4_reg_11480;
wire   [15:0] line_buff_group_0_va_2_q0;
reg   [15:0] kernel_window_0_val_6_reg_11485;
wire   [15:0] line_buff_group_0_va_2_q1;
reg   [15:0] kernel_window_0_val_7_reg_11490;
reg   [15:0] window_group_1_6_va_reg_11495;
reg   [15:0] window_group_1_6_va_1_reg_11500;
reg   [15:0] window_group_1_6_va_2_reg_11505;
reg   [15:0] window_group_1_6_va_3_reg_11510;
reg   [15:0] window_group_1_6_va_4_reg_11515;
reg   [15:0] window_group_1_6_va_5_reg_11520;
reg   [15:0] window_group_1_6_va_6_reg_11525;
reg   [15:0] window_group_1_6_va_7_reg_11530;
reg   [15:0] window_group_1_6_va_8_reg_11535;
reg   [15:0] window_group_1_7_va_reg_11540;
reg   [15:0] window_group_1_7_va_1_reg_11545;
reg   [15:0] window_group_1_7_va_2_reg_11550;
reg   [15:0] window_group_1_7_va_3_reg_11555;
reg   [15:0] window_group_1_7_va_4_reg_11560;
reg   [15:0] window_group_1_7_va_5_reg_11565;
reg   [15:0] window_group_1_7_va_6_reg_11570;
reg   [15:0] window_group_1_7_va_7_reg_11575;
reg   [15:0] window_group_1_7_va_8_reg_11580;
reg   [15:0] window_group_1_8_va_reg_11585;
reg   [15:0] window_group_1_8_va_1_reg_11590;
reg   [15:0] window_group_1_8_va_2_reg_11595;
reg   [15:0] window_group_1_8_va_3_reg_11600;
reg   [15:0] window_group_1_8_va_4_reg_11605;
reg   [15:0] window_group_1_8_va_5_reg_11610;
reg   [15:0] window_group_1_8_va_6_reg_11615;
reg   [15:0] window_group_1_8_va_7_reg_11620;
reg   [15:0] window_group_1_8_va_8_reg_11625;
reg   [15:0] window_group_1_9_va_reg_11630;
reg   [15:0] window_group_1_9_va_1_reg_11635;
reg   [15:0] window_group_1_9_va_2_reg_11640;
reg   [15:0] window_group_1_9_va_3_reg_11645;
reg   [15:0] window_group_1_9_va_4_reg_11650;
reg   [15:0] window_group_1_9_va_5_reg_11655;
reg   [15:0] window_group_1_9_va_6_reg_11660;
reg   [15:0] window_group_1_9_va_7_reg_11665;
reg   [15:0] window_group_1_9_va_8_reg_11670;
reg   [15:0] window_group_1_10_v_reg_11675;
reg   [15:0] window_group_1_10_v_1_reg_11680;
reg   [15:0] window_group_1_10_v_2_reg_11685;
reg   [15:0] window_group_1_10_v_3_reg_11690;
reg   [15:0] window_group_1_10_v_4_reg_11695;
reg   [15:0] window_group_1_10_v_5_reg_11700;
reg   [15:0] window_group_1_10_v_6_reg_11705;
reg   [15:0] window_group_1_10_v_7_reg_11710;
reg   [15:0] window_group_1_10_v_8_reg_11715;
reg   [15:0] window_group_1_11_v_reg_11720;
reg   [15:0] window_group_1_11_v_1_reg_11725;
reg   [15:0] window_group_1_11_v_2_reg_11730;
reg   [15:0] window_group_1_11_v_3_reg_11735;
reg   [15:0] window_group_1_11_v_4_reg_11740;
reg   [15:0] window_group_1_11_v_5_reg_11745;
reg   [15:0] window_group_1_11_v_6_reg_11750;
reg   [15:0] window_group_1_11_v_7_reg_11755;
reg   [15:0] window_group_1_11_v_8_reg_11760;
reg   [15:0] window_group_1_12_v_reg_11765;
reg   [15:0] window_group_1_12_v_1_reg_11770;
reg   [15:0] window_group_1_12_v_2_reg_11775;
reg   [15:0] window_group_1_12_v_3_reg_11780;
reg   [15:0] window_group_1_12_v_4_reg_11785;
reg   [15:0] window_group_1_12_v_5_reg_11790;
reg   [15:0] window_group_1_12_v_6_reg_11795;
reg   [15:0] window_group_1_12_v_7_reg_11800;
reg   [15:0] window_group_1_12_v_8_reg_11805;
reg   [15:0] window_group_1_13_v_reg_11810;
reg   [15:0] window_group_1_13_v_1_reg_11815;
reg   [15:0] window_group_1_13_v_2_reg_11820;
reg   [15:0] window_group_1_13_v_3_reg_11825;
reg   [15:0] window_group_1_13_v_4_reg_11830;
reg   [15:0] window_group_1_13_v_5_reg_11835;
reg   [15:0] window_group_1_13_v_6_reg_11840;
reg   [15:0] window_group_1_13_v_7_reg_11845;
reg   [15:0] window_group_1_13_v_8_reg_11850;
reg   [15:0] window_group_1_14_v_reg_11855;
reg   [15:0] window_group_1_14_v_1_reg_11860;
reg   [15:0] window_group_1_14_v_2_reg_11865;
reg   [15:0] window_group_1_14_v_3_reg_11870;
reg   [15:0] window_group_1_14_v_4_reg_11875;
reg   [15:0] window_group_1_14_v_5_reg_11880;
reg   [15:0] window_group_1_14_v_6_reg_11885;
reg   [15:0] window_group_1_14_v_7_reg_11890;
reg   [15:0] window_group_1_14_v_8_reg_11895;
reg   [15:0] window_group_1_15_v_reg_11900;
reg   [15:0] window_group_1_15_v_1_reg_11905;
reg   [15:0] window_group_1_15_v_2_reg_11910;
reg   [15:0] window_group_1_15_v_3_reg_11915;
reg   [15:0] window_group_1_15_v_4_reg_11920;
reg   [15:0] window_group_1_15_v_5_reg_11925;
reg   [15:0] window_group_1_15_v_6_reg_11930;
reg   [15:0] window_group_1_15_v_7_reg_11935;
reg   [15:0] window_group_1_15_v_8_reg_11940;
wire   [4:0] add_ln1_fu_3001_p4;
reg   [4:0] add_ln1_reg_11945;
wire   [7:0] zext_ln106_1_fu_3011_p1;
reg   [7:0] zext_ln106_1_reg_11951;
wire   [6:0] zext_ln106_2_fu_3015_p1;
reg   [6:0] zext_ln106_2_reg_11958;
wire   [5:0] add_ln106_fu_3023_p2;
reg   [5:0] add_ln106_reg_11963;
wire   [6:0] add_ln106_1_fu_3029_p2;
reg   [6:0] add_ln106_1_reg_11968;
wire   [6:0] add_ln106_2_fu_3035_p2;
reg   [6:0] add_ln106_2_reg_11973;
wire   [7:0] add_ln106_3_fu_3041_p2;
reg   [7:0] add_ln106_3_reg_11978;
wire   [7:0] add_ln106_4_fu_3047_p2;
reg   [7:0] add_ln106_4_reg_11983;
wire   [1:0] input_ch_idx_fu_3053_p2;
reg   [1:0] input_ch_idx_reg_11988;
reg   [15:0] window_group_0_6_va_reg_11993;
reg   [15:0] window_group_0_6_va_1_reg_11998;
reg   [15:0] window_group_0_6_va_2_reg_12003;
reg   [15:0] window_group_0_6_va_3_reg_12008;
reg   [15:0] window_group_0_6_va_4_reg_12013;
reg   [15:0] window_group_0_6_va_5_reg_12018;
reg   [15:0] window_group_0_6_va_6_reg_12023;
reg   [15:0] window_group_0_6_va_7_reg_12028;
reg   [15:0] window_group_0_6_va_8_reg_12033;
reg   [15:0] window_group_0_7_va_reg_12038;
reg   [15:0] window_group_0_7_va_1_reg_12043;
reg   [15:0] window_group_0_7_va_2_reg_12048;
reg   [15:0] window_group_0_7_va_3_reg_12053;
reg   [15:0] window_group_0_7_va_4_reg_12058;
reg   [15:0] window_group_0_7_va_5_reg_12063;
reg   [15:0] window_group_0_7_va_6_reg_12068;
reg   [15:0] window_group_0_7_va_7_reg_12073;
reg   [15:0] window_group_0_7_va_8_reg_12078;
reg   [15:0] window_group_0_8_va_reg_12083;
reg   [15:0] window_group_0_8_va_1_reg_12088;
reg   [15:0] window_group_0_8_va_2_reg_12093;
reg   [15:0] window_group_0_8_va_3_reg_12098;
reg   [15:0] window_group_0_8_va_4_reg_12103;
reg   [15:0] window_group_0_8_va_5_reg_12108;
reg   [15:0] window_group_0_8_va_6_reg_12113;
reg   [15:0] window_group_0_8_va_7_reg_12118;
reg   [15:0] window_group_0_8_va_8_reg_12123;
reg   [15:0] window_group_0_9_va_reg_12128;
reg   [15:0] window_group_0_9_va_1_reg_12133;
reg   [15:0] window_group_0_9_va_2_reg_12138;
reg   [15:0] window_group_0_9_va_3_reg_12143;
reg   [15:0] window_group_0_9_va_4_reg_12148;
reg   [15:0] window_group_0_9_va_5_reg_12153;
reg   [15:0] window_group_0_9_va_6_reg_12158;
reg   [15:0] window_group_0_9_va_7_reg_12163;
reg   [15:0] window_group_0_9_va_8_reg_12168;
reg   [15:0] window_group_0_10_v_reg_12173;
reg   [15:0] window_group_0_10_v_1_reg_12178;
reg   [15:0] window_group_0_10_v_2_reg_12183;
reg   [15:0] window_group_0_10_v_3_reg_12188;
reg   [15:0] window_group_0_10_v_4_reg_12193;
reg   [15:0] window_group_0_10_v_5_reg_12198;
reg   [15:0] window_group_0_10_v_6_reg_12203;
reg   [15:0] window_group_0_10_v_7_reg_12208;
reg   [15:0] window_group_0_10_v_8_reg_12213;
reg   [15:0] window_group_0_11_v_reg_12218;
reg   [15:0] window_group_0_11_v_1_reg_12223;
reg   [15:0] window_group_0_11_v_2_reg_12228;
reg   [15:0] window_group_0_11_v_3_reg_12233;
reg   [15:0] window_group_0_11_v_4_reg_12238;
reg   [15:0] window_group_0_11_v_5_reg_12243;
reg   [15:0] window_group_0_11_v_6_reg_12248;
reg   [15:0] window_group_0_11_v_7_reg_12253;
reg   [15:0] window_group_0_11_v_8_reg_12258;
reg   [15:0] window_group_0_12_v_reg_12263;
reg   [15:0] window_group_0_12_v_1_reg_12268;
reg   [15:0] window_group_0_12_v_2_reg_12273;
reg   [15:0] window_group_0_12_v_3_reg_12278;
reg   [15:0] window_group_0_12_v_4_reg_12283;
reg   [15:0] window_group_0_12_v_5_reg_12288;
reg   [15:0] window_group_0_12_v_6_reg_12293;
reg   [15:0] window_group_0_12_v_7_reg_12298;
reg   [15:0] window_group_0_12_v_8_reg_12303;
reg   [15:0] window_group_0_13_v_reg_12308;
reg   [15:0] window_group_0_13_v_1_reg_12313;
reg   [15:0] window_group_0_13_v_2_reg_12318;
reg   [15:0] window_group_0_13_v_3_reg_12323;
reg   [15:0] window_group_0_13_v_4_reg_12328;
reg   [15:0] window_group_0_13_v_5_reg_12333;
reg   [15:0] window_group_0_13_v_6_reg_12338;
reg   [15:0] window_group_0_13_v_7_reg_12343;
reg   [15:0] window_group_0_13_v_8_reg_12348;
reg   [15:0] window_group_0_14_v_reg_12353;
reg   [15:0] window_group_0_14_v_1_reg_12358;
reg   [15:0] window_group_0_14_v_2_reg_12363;
reg   [15:0] window_group_0_14_v_3_reg_12368;
reg   [15:0] window_group_0_14_v_4_reg_12373;
reg   [15:0] window_group_0_14_v_5_reg_12378;
reg   [15:0] window_group_0_14_v_6_reg_12383;
reg   [15:0] window_group_0_14_v_7_reg_12388;
reg   [15:0] window_group_0_14_v_8_reg_12393;
reg   [15:0] window_group_0_15_v_reg_12398;
reg   [15:0] window_group_0_15_v_1_reg_12403;
reg   [15:0] window_group_0_15_v_2_reg_12408;
reg   [15:0] window_group_0_15_v_3_reg_12413;
reg   [15:0] window_group_0_15_v_4_reg_12418;
reg   [15:0] window_group_0_15_v_5_reg_12423;
reg   [15:0] window_group_0_15_v_6_reg_12428;
reg   [15:0] window_group_0_15_v_7_reg_12433;
reg   [15:0] window_group_0_15_v_8_reg_12438;
wire   [4:0] add_ln_fu_3061_p5;
reg   [4:0] add_ln_reg_12443;
wire   [7:0] zext_ln104_1_fu_3073_p1;
reg   [7:0] zext_ln104_1_reg_12451;
wire   [6:0] zext_ln104_2_fu_3077_p1;
reg   [6:0] zext_ln104_2_reg_12458;
wire   [8:0] zext_ln106_fu_3085_p1;
reg   [8:0] zext_ln106_reg_12463;
wire   [5:0] add_ln104_fu_3089_p2;
reg   [5:0] add_ln104_reg_12473;
wire   [6:0] add_ln104_1_fu_3099_p2;
reg   [6:0] add_ln104_1_reg_12478;
wire   [6:0] add_ln104_2_fu_3109_p2;
reg   [6:0] add_ln104_2_reg_12483;
wire   [7:0] add_ln104_3_fu_3123_p2;
reg   [7:0] add_ln104_3_reg_12488;
wire   [8:0] zext_ln104_fu_3133_p1;
reg   [8:0] zext_ln104_reg_12493;
wire   [7:0] add_ln104_4_fu_3175_p2;
reg   [7:0] add_ln104_4_reg_12500;
wire   [7:0] add_ln104_5_fu_3180_p2;
reg   [7:0] add_ln104_5_reg_12505;
wire   [6:0] add_ln104_6_fu_3185_p2;
reg   [6:0] add_ln104_6_reg_12510;
wire   [8:0] add_ln104_7_fu_3190_p2;
reg   [8:0] add_ln104_7_reg_12515;
wire   [8:0] add_ln104_8_fu_3196_p2;
reg   [8:0] add_ln104_8_reg_12520;
reg   [3:0] tmp_keep_V_load_reg_12525;
reg   [3:0] tmp_keep_V_load_reg_12525_pp0_iter2_reg;
reg   [3:0] tmp_keep_V_load_reg_12525_pp0_iter3_reg;
reg   [3:0] tmp_strb_V_load_reg_12530;
reg   [3:0] tmp_strb_V_load_reg_12530_pp0_iter2_reg;
reg   [3:0] tmp_strb_V_load_reg_12530_pp0_iter3_reg;
reg   [1:0] tmp_user_V_load_reg_12535;
reg   [1:0] tmp_user_V_load_reg_12535_pp0_iter2_reg;
reg   [1:0] tmp_user_V_load_reg_12535_pp0_iter3_reg;
reg   [4:0] tmp_id_V_load_reg_12540;
reg   [4:0] tmp_id_V_load_reg_12540_pp0_iter2_reg;
reg   [4:0] tmp_id_V_load_reg_12540_pp0_iter3_reg;
reg   [5:0] tmp_dest_V_load_reg_12545;
reg   [5:0] tmp_dest_V_load_reg_12545_pp0_iter2_reg;
reg   [5:0] tmp_dest_V_load_reg_12545_pp0_iter3_reg;
wire   [7:0] add_ln106_5_fu_3221_p2;
reg   [7:0] add_ln106_5_reg_12550;
wire   [7:0] add_ln106_6_fu_3230_p2;
reg   [7:0] add_ln106_6_reg_12555;
wire   [8:0] add_ln104_9_fu_3257_p2;
reg   [8:0] add_ln104_9_reg_12560;
wire   [8:0] add_ln104_10_fu_3262_p2;
reg   [8:0] add_ln104_10_reg_12565;
wire   [7:0] add_ln104_11_fu_3267_p2;
reg   [7:0] add_ln104_11_reg_12570;
wire   [6:0] add_ln106_7_fu_3280_p2;
reg   [6:0] add_ln106_7_reg_12575;
wire   [8:0] add_ln106_8_fu_3285_p2;
reg   [8:0] add_ln106_8_reg_12580;
wire   [8:0] add_ln106_9_fu_3290_p2;
reg   [8:0] add_ln106_9_reg_12585;
wire   [8:0] add_ln106_10_fu_3295_p2;
reg   [8:0] add_ln106_10_reg_12590;
wire   [8:0] add_ln106_11_fu_3314_p2;
reg   [8:0] add_ln106_11_reg_12595;
wire   [8:0] add_ln106_12_fu_3345_p2;
reg   [8:0] add_ln106_12_reg_12600;
wire   [7:0] add_ln106_13_fu_3350_p2;
reg   [7:0] add_ln106_13_reg_12605;
wire   [0:0] icmp_ln98_fu_3362_p2;
reg   [0:0] icmp_ln98_reg_12610;
wire  signed [15:0] select_ln98_fu_3367_p3;
reg  signed [15:0] select_ln98_reg_12640;
wire  signed [15:0] select_ln98_2_fu_3394_p3;
reg  signed [15:0] select_ln98_2_reg_12646;
wire  signed [15:0] select_ln98_4_fu_3421_p3;
reg  signed [15:0] select_ln98_4_reg_12652;
wire  signed [15:0] select_ln98_6_fu_3448_p3;
reg  signed [15:0] select_ln98_6_reg_12658;
wire  signed [15:0] select_ln98_8_fu_3475_p3;
reg  signed [15:0] select_ln98_8_reg_12664;
wire  signed [15:0] select_ln98_10_fu_3502_p3;
reg  signed [15:0] select_ln98_10_reg_12670;
wire  signed [15:0] select_ln340_16_fu_3618_p3;
reg  signed [15:0] select_ln340_16_reg_12676;
wire  signed [15:0] select_ln340_23_fu_3719_p3;
reg  signed [15:0] select_ln340_23_reg_12682;
wire  signed [15:0] select_ln340_29_fu_3820_p3;
reg  signed [15:0] select_ln340_29_reg_12688;
wire  signed [15:0] select_ln340_35_fu_3921_p3;
reg  signed [15:0] select_ln340_35_reg_12694;
wire  signed [15:0] select_ln340_41_fu_4022_p3;
reg  signed [15:0] select_ln340_41_reg_12700;
wire  signed [15:0] select_ln340_47_fu_4123_p3;
reg  signed [15:0] select_ln340_47_reg_12706;
wire  signed [15:0] select_ln340_20_fu_4272_p3;
reg  signed [15:0] select_ln340_20_reg_12712;
wire  signed [15:0] select_ln340_26_fu_4420_p3;
reg  signed [15:0] select_ln340_26_reg_12719;
wire  signed [15:0] select_ln340_32_fu_4568_p3;
reg  signed [15:0] select_ln340_32_reg_12726;
wire  signed [15:0] select_ln340_38_fu_4716_p3;
reg  signed [15:0] select_ln340_38_reg_12733;
wire  signed [15:0] select_ln340_44_fu_4864_p3;
reg  signed [15:0] select_ln340_44_reg_12740;
wire  signed [15:0] select_ln340_50_fu_5012_p3;
reg  signed [15:0] select_ln340_50_reg_12747;
wire  signed [15:0] select_ln340_53_fu_5112_p3;
reg  signed [15:0] select_ln340_53_reg_12754;
wire  signed [15:0] select_ln340_59_fu_5213_p3;
reg  signed [15:0] select_ln340_59_reg_12760;
wire   [15:0] grp_window_macc_fu_1164_ap_return;
reg  signed [15:0] tmp_31_reg_12766;
wire   [15:0] grp_window_macc_fu_1180_ap_return;
reg  signed [15:0] tmp_33_reg_12772;
wire  signed [21:0] mul_ln1118_fu_10592_p2;
reg  signed [21:0] mul_ln1118_reg_12778;
wire   [6:0] trunc_ln718_fu_5225_p1;
reg   [6:0] trunc_ln718_reg_12786;
reg   [0:0] tmp_57_reg_12791;
reg   [0:0] tmp_61_reg_12797;
wire  signed [21:0] mul_ln1118_1_fu_10601_p2;
reg  signed [21:0] mul_ln1118_1_reg_12803;
wire   [6:0] trunc_ln718_1_fu_5245_p1;
reg   [6:0] trunc_ln718_1_reg_12811;
reg   [0:0] tmp_69_reg_12816;
reg   [0:0] tmp_73_reg_12822;
wire  signed [21:0] mul_ln1118_2_fu_10610_p2;
reg  signed [21:0] mul_ln1118_2_reg_12828;
wire   [6:0] trunc_ln718_2_fu_5265_p1;
reg   [6:0] trunc_ln718_2_reg_12836;
reg   [0:0] tmp_81_reg_12841;
reg   [0:0] tmp_85_reg_12847;
wire   [15:0] add_ln703_18_fu_5340_p2;
reg   [15:0] add_ln703_18_reg_12853;
wire   [0:0] and_ln785_6_fu_5381_p2;
reg   [0:0] and_ln785_6_reg_12859;
wire   [0:0] and_ln786_29_fu_5405_p2;
reg   [0:0] and_ln786_29_reg_12865;
wire   [15:0] add_ln703_21_fu_5474_p2;
reg   [15:0] add_ln703_21_reg_12872;
wire   [0:0] and_ln785_7_fu_5515_p2;
reg   [0:0] and_ln785_7_reg_12878;
wire   [0:0] and_ln786_31_fu_5539_p2;
reg   [0:0] and_ln786_31_reg_12884;
wire  signed [15:0] select_ln340_64_fu_5640_p3;
reg  signed [15:0] select_ln340_64_reg_12891;
wire  signed [15:0] select_ln340_66_fu_5739_p3;
reg  signed [15:0] select_ln340_66_reg_12897;
wire  signed [15:0] select_ln340_68_fu_5840_p3;
reg  signed [15:0] select_ln340_68_reg_12903;
wire  signed [15:0] select_ln340_70_fu_5941_p3;
reg  signed [15:0] select_ln340_70_reg_12909;
wire  signed [15:0] select_ln340_72_fu_6042_p3;
reg  signed [15:0] select_ln340_72_reg_12915;
wire  signed [15:0] select_ln340_74_fu_6143_p3;
reg  signed [15:0] select_ln340_74_reg_12921;
wire   [15:0] activated_output_0_s_fu_6304_p3;
reg   [15:0] activated_output_0_s_reg_12927;
wire   [15:0] activated_output_1_s_fu_6463_p3;
reg   [15:0] activated_output_1_s_reg_12932;
wire   [15:0] activated_output_2_s_fu_6622_p3;
reg   [15:0] activated_output_2_s_reg_12937;
wire  signed [21:0] mul_ln1118_3_fu_10619_p2;
reg  signed [21:0] mul_ln1118_3_reg_12942;
wire   [6:0] trunc_ln718_3_fu_6632_p1;
reg   [6:0] trunc_ln718_3_reg_12950;
reg   [0:0] tmp_93_reg_12955;
reg   [0:0] tmp_97_reg_12961;
wire  signed [21:0] mul_ln1118_4_fu_10628_p2;
reg  signed [21:0] mul_ln1118_4_reg_12967;
wire   [6:0] trunc_ln718_4_fu_6652_p1;
reg   [6:0] trunc_ln718_4_reg_12975;
reg   [0:0] tmp_105_reg_12980;
reg   [0:0] tmp_109_reg_12986;
wire  signed [21:0] mul_ln1118_5_fu_10637_p2;
reg  signed [21:0] mul_ln1118_5_reg_12992;
wire   [6:0] trunc_ln718_5_fu_6672_p1;
reg   [6:0] trunc_ln718_5_reg_13000;
reg   [0:0] tmp_117_reg_13005;
reg   [0:0] tmp_121_reg_13011;
wire  signed [15:0] select_ln340_56_fu_6716_p3;
reg  signed [15:0] select_ln340_56_reg_13017;
wire  signed [15:0] select_ln340_62_fu_6751_p3;
reg  signed [15:0] select_ln340_62_reg_13024;
wire   [15:0] add_ln703_24_fu_6817_p2;
reg   [15:0] add_ln703_24_reg_13031;
wire   [0:0] and_ln785_8_fu_6858_p2;
reg   [0:0] and_ln785_8_reg_13037;
wire   [0:0] and_ln786_33_fu_6882_p2;
reg   [0:0] and_ln786_33_reg_13043;
wire   [15:0] add_ln703_27_fu_6951_p2;
reg   [15:0] add_ln703_27_reg_13050;
wire   [0:0] and_ln785_9_fu_6992_p2;
reg   [0:0] and_ln785_9_reg_13056;
wire   [0:0] and_ln786_35_fu_7016_p2;
reg   [0:0] and_ln786_35_reg_13062;
wire   [15:0] add_ln703_30_fu_7085_p2;
reg   [15:0] add_ln703_30_reg_13069;
wire   [0:0] and_ln785_10_fu_7126_p2;
reg   [0:0] and_ln785_10_reg_13075;
wire   [0:0] and_ln786_37_fu_7150_p2;
reg   [0:0] and_ln786_37_reg_13081;
wire   [15:0] add_ln703_33_fu_7219_p2;
reg   [15:0] add_ln703_33_reg_13088;
wire   [0:0] and_ln785_11_fu_7260_p2;
reg   [0:0] and_ln785_11_reg_13094;
wire   [0:0] and_ln786_39_fu_7284_p2;
reg   [0:0] and_ln786_39_reg_13100;
wire   [15:0] add_ln703_36_fu_7353_p2;
reg   [15:0] add_ln703_36_reg_13107;
wire   [0:0] and_ln785_12_fu_7394_p2;
reg   [0:0] and_ln785_12_reg_13113;
wire   [0:0] and_ln786_41_fu_7418_p2;
reg   [0:0] and_ln786_41_reg_13119;
wire   [15:0] add_ln703_39_fu_7487_p2;
reg   [15:0] add_ln703_39_reg_13126;
wire   [0:0] and_ln785_13_fu_7528_p2;
reg   [0:0] and_ln785_13_reg_13132;
wire   [0:0] and_ln786_43_fu_7552_p2;
reg   [0:0] and_ln786_43_reg_13138;
wire  signed [15:0] select_ln340_76_fu_7655_p3;
reg  signed [15:0] select_ln340_76_reg_13145;
wire  signed [15:0] select_ln340_78_fu_7756_p3;
reg  signed [15:0] select_ln340_78_reg_13151;
wire   [15:0] activated_output_3_s_fu_7917_p3;
reg   [15:0] activated_output_3_s_reg_13157;
wire   [15:0] activated_output_4_s_fu_8076_p3;
reg   [15:0] activated_output_4_s_reg_13162;
wire   [15:0] activated_output_5_s_fu_8235_p3;
reg   [15:0] activated_output_5_s_reg_13167;
wire  signed [21:0] mul_ln1118_6_fu_10646_p2;
reg  signed [21:0] mul_ln1118_6_reg_13172;
wire   [6:0] trunc_ln718_6_fu_8245_p1;
reg   [6:0] trunc_ln718_6_reg_13180;
reg   [0:0] tmp_129_reg_13185;
reg   [0:0] tmp_133_reg_13191;
wire  signed [21:0] mul_ln1118_7_fu_10655_p2;
reg  signed [21:0] mul_ln1118_7_reg_13197;
wire   [6:0] trunc_ln718_7_fu_8265_p1;
reg   [6:0] trunc_ln718_7_reg_13205;
reg   [0:0] tmp_141_reg_13210;
reg   [0:0] tmp_145_reg_13216;
wire  signed [15:0] select_ln340_65_fu_8309_p3;
reg  signed [15:0] select_ln340_65_reg_13222;
wire  signed [21:0] mul_ln1118_8_fu_10664_p2;
reg  signed [21:0] mul_ln1118_8_reg_13228;
wire   [6:0] trunc_ln718_8_fu_8321_p1;
reg   [6:0] trunc_ln718_8_reg_13236;
reg   [0:0] tmp_153_reg_13241;
reg   [0:0] tmp_157_reg_13247;
wire  signed [15:0] select_ln340_67_fu_8365_p3;
reg  signed [15:0] select_ln340_67_reg_13253;
wire  signed [15:0] select_ln340_69_fu_8400_p3;
reg  signed [15:0] select_ln340_69_reg_13260;
wire  signed [15:0] select_ln340_71_fu_8435_p3;
reg  signed [15:0] select_ln340_71_reg_13267;
wire  signed [15:0] select_ln340_73_fu_8470_p3;
reg  signed [15:0] select_ln340_73_reg_13274;
wire  signed [15:0] select_ln340_75_fu_8505_p3;
reg  signed [15:0] select_ln340_75_reg_13281;
wire   [15:0] add_ln703_42_fu_8571_p2;
reg   [15:0] add_ln703_42_reg_13288;
wire   [0:0] and_ln785_14_fu_8612_p2;
reg   [0:0] and_ln785_14_reg_13294;
wire   [0:0] and_ln786_45_fu_8636_p2;
reg   [0:0] and_ln786_45_reg_13300;
wire   [15:0] add_ln703_45_fu_8705_p2;
reg   [15:0] add_ln703_45_reg_13307;
wire   [0:0] and_ln785_15_fu_8746_p2;
reg   [0:0] and_ln785_15_reg_13313;
wire   [0:0] and_ln786_47_fu_8770_p2;
reg   [0:0] and_ln786_47_reg_13319;
wire   [15:0] activated_output_6_s_fu_8933_p3;
reg   [15:0] activated_output_6_s_reg_13326;
wire   [15:0] activated_output_7_s_fu_9092_p3;
reg   [15:0] activated_output_7_s_reg_13331;
wire   [15:0] activated_output_8_s_fu_9251_p3;
reg   [15:0] activated_output_8_s_reg_13336;
wire  signed [21:0] mul_ln1118_9_fu_10673_p2;
reg  signed [21:0] mul_ln1118_9_reg_13341;
wire   [6:0] trunc_ln718_9_fu_9261_p1;
reg   [6:0] trunc_ln718_9_reg_13349;
reg   [0:0] tmp_165_reg_13354;
reg   [0:0] tmp_169_reg_13360;
wire  signed [21:0] mul_ln1118_10_fu_10682_p2;
reg  signed [21:0] mul_ln1118_10_reg_13366;
wire   [6:0] trunc_ln718_10_fu_9281_p1;
reg   [6:0] trunc_ln718_10_reg_13374;
reg   [0:0] tmp_177_reg_13379;
reg   [0:0] tmp_181_reg_13385;
wire  signed [21:0] mul_ln1118_11_fu_10691_p2;
reg  signed [21:0] mul_ln1118_11_reg_13391;
wire   [6:0] trunc_ln718_11_fu_9301_p1;
reg   [6:0] trunc_ln718_11_reg_13399;
reg   [0:0] tmp_189_reg_13404;
reg   [0:0] tmp_193_reg_13410;
wire  signed [15:0] select_ln340_77_fu_9345_p3;
reg  signed [15:0] select_ln340_77_reg_13416;
wire  signed [15:0] select_ln340_79_fu_9380_p3;
reg  signed [15:0] select_ln340_79_reg_13423;
wire   [15:0] activated_output_9_s_fu_9540_p3;
reg   [15:0] activated_output_9_s_reg_13430;
wire   [15:0] activated_output_10_fu_9699_p3;
reg   [15:0] activated_output_10_reg_13435;
wire   [15:0] activated_output_11_fu_9858_p3;
reg   [15:0] activated_output_11_reg_13440;
wire  signed [21:0] mul_ln1118_12_fu_10700_p2;
reg  signed [21:0] mul_ln1118_12_reg_13445;
wire   [6:0] trunc_ln718_12_fu_9868_p1;
reg   [6:0] trunc_ln718_12_reg_13453;
reg   [0:0] tmp_201_reg_13458;
reg   [0:0] tmp_205_reg_13464;
wire  signed [21:0] mul_ln1118_13_fu_10709_p2;
reg  signed [21:0] mul_ln1118_13_reg_13470;
wire   [6:0] trunc_ln718_13_fu_9888_p1;
reg   [6:0] trunc_ln718_13_reg_13478;
reg   [0:0] tmp_213_reg_13483;
reg   [0:0] tmp_217_reg_13489;
wire  signed [21:0] mul_ln1118_14_fu_10718_p2;
reg  signed [21:0] mul_ln1118_14_reg_13495;
wire   [6:0] trunc_ln718_14_fu_9908_p1;
reg   [6:0] trunc_ln718_14_reg_13503;
reg   [0:0] tmp_225_reg_13508;
reg   [0:0] tmp_229_reg_13514;
wire   [15:0] activated_output_12_fu_10077_p3;
reg   [15:0] activated_output_12_reg_13520;
wire   [15:0] activated_output_13_fu_10236_p3;
reg   [15:0] activated_output_13_reg_13525;
wire   [15:0] activated_output_14_fu_10395_p3;
reg   [15:0] activated_output_14_reg_13530;
wire  signed [21:0] mul_ln1118_15_fu_10727_p2;
reg  signed [21:0] mul_ln1118_15_reg_13535;
wire   [6:0] trunc_ln718_15_fu_10405_p1;
reg   [6:0] trunc_ln718_15_reg_13543;
reg   [0:0] tmp_237_reg_13548;
reg   [0:0] tmp_241_reg_13554;
wire   [15:0] activated_output_15_fu_10574_p3;
reg   [15:0] activated_output_15_reg_13560;
wire   [0:0] ap_phi_mux_phi_ln13_phi_fu_1039_p4;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage5_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [9:0] line_buff_group_0_va_address0;
reg    line_buff_group_0_va_ce0;
reg    line_buff_group_0_va_we0;
reg   [9:0] line_buff_group_0_va_address1;
reg    line_buff_group_0_va_ce1;
reg   [9:0] line_buff_group_0_va_1_address0;
reg    line_buff_group_0_va_1_ce0;
reg    line_buff_group_0_va_1_we0;
reg   [9:0] line_buff_group_0_va_1_address1;
reg    line_buff_group_0_va_1_ce1;
reg   [9:0] line_buff_group_0_va_2_address0;
reg    line_buff_group_0_va_2_ce0;
reg    line_buff_group_0_va_2_we0;
reg   [9:0] line_buff_group_0_va_2_address1;
reg    line_buff_group_0_va_2_ce1;
reg   [8:0] line_buff_group_1_va_address0;
reg    line_buff_group_1_va_ce0;
reg    line_buff_group_1_va_we0;
reg   [8:0] line_buff_group_1_va_address1;
reg    line_buff_group_1_va_ce1;
reg   [8:0] line_buff_group_1_va_1_address0;
reg    line_buff_group_1_va_1_ce0;
reg    line_buff_group_1_va_1_we0;
reg   [8:0] line_buff_group_1_va_1_address1;
reg    line_buff_group_1_va_1_ce1;
reg   [8:0] line_buff_group_1_va_2_address0;
reg    line_buff_group_1_va_2_ce0;
reg    line_buff_group_1_va_2_we0;
reg   [8:0] line_buff_group_1_va_2_address1;
reg    line_buff_group_1_va_2_ce1;
wire    grp_window_macc_fu_1132_ap_start;
wire    grp_window_macc_fu_1132_ap_done;
wire    grp_window_macc_fu_1132_ap_idle;
wire    grp_window_macc_fu_1132_ap_ready;
reg    grp_window_macc_fu_1132_ap_ce;
reg   [15:0] grp_window_macc_fu_1132_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1132_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1132_weight_V_offset;
wire   [15:0] grp_window_macc_fu_1132_ap_return;
reg    ap_predicate_op709_call_state9;
reg    ap_predicate_op729_call_state10;
reg    ap_predicate_op778_call_state11;
reg    ap_predicate_op813_call_state12;
reg    ap_predicate_op852_call_state13;
reg    ap_predicate_op898_call_state14;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter3_ignore_call0;
reg    ap_block_state27_pp0_stage0_iter4_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp709;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call0;
wire    ap_block_state16_pp0_stage1_iter2_ignore_call0;
wire    ap_block_state22_pp0_stage1_iter3_ignore_call0;
wire    ap_block_state28_pp0_stage1_iter4_ignore_call0;
reg    ap_block_pp0_stage1_11001_ignoreCallOp730;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call0;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call0;
wire    ap_block_state17_pp0_stage2_iter2_ignore_call0;
wire    ap_block_state23_pp0_stage2_iter3_ignore_call0;
reg    ap_block_state29_pp0_stage2_iter4_ignore_call0;
reg    ap_block_pp0_stage2_11001_ignoreCallOp766;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call0;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call0;
wire    ap_block_state18_pp0_stage3_iter2_ignore_call0;
wire    ap_block_state24_pp0_stage3_iter3_ignore_call0;
reg    ap_block_state30_pp0_stage3_iter4_ignore_call0;
reg    ap_block_pp0_stage3_11001_ignoreCallOp800;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call0;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call0;
wire    ap_block_state19_pp0_stage4_iter2_ignore_call0;
wire    ap_block_state25_pp0_stage4_iter3_ignore_call0;
reg    ap_block_state31_pp0_stage4_iter4_ignore_call0;
reg    ap_block_pp0_stage4_11001_ignoreCallOp834;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call0;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call0;
wire    ap_block_state20_pp0_stage5_iter2_ignore_call0;
wire    ap_block_state26_pp0_stage5_iter3_ignore_call0;
reg    ap_block_state32_pp0_stage5_iter4_ignore_call0;
reg    ap_block_pp0_stage5_11001_ignoreCallOp870;
wire    grp_window_macc_fu_1148_ap_start;
wire    grp_window_macc_fu_1148_ap_done;
wire    grp_window_macc_fu_1148_ap_idle;
wire    grp_window_macc_fu_1148_ap_ready;
reg    grp_window_macc_fu_1148_ap_ce;
reg   [15:0] grp_window_macc_fu_1148_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1148_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1148_weight_V_offset;
wire   [15:0] grp_window_macc_fu_1148_ap_return;
reg    ap_predicate_op713_call_state9;
reg    ap_predicate_op732_call_state10;
reg    ap_predicate_op781_call_state11;
reg    ap_predicate_op816_call_state12;
reg    ap_predicate_op854_call_state13;
reg    ap_predicate_op901_call_state14;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call2;
wire    ap_block_state9_pp0_stage0_iter1_ignore_call2;
wire    ap_block_state15_pp0_stage0_iter2_ignore_call2;
wire    ap_block_state21_pp0_stage0_iter3_ignore_call2;
reg    ap_block_state27_pp0_stage0_iter4_ignore_call2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp713;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call2;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call2;
wire    ap_block_state16_pp0_stage1_iter2_ignore_call2;
wire    ap_block_state22_pp0_stage1_iter3_ignore_call2;
wire    ap_block_state28_pp0_stage1_iter4_ignore_call2;
reg    ap_block_pp0_stage1_11001_ignoreCallOp733;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call2;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call2;
wire    ap_block_state17_pp0_stage2_iter2_ignore_call2;
wire    ap_block_state23_pp0_stage2_iter3_ignore_call2;
reg    ap_block_state29_pp0_stage2_iter4_ignore_call2;
reg    ap_block_pp0_stage2_11001_ignoreCallOp768;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call2;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call2;
wire    ap_block_state18_pp0_stage3_iter2_ignore_call2;
wire    ap_block_state24_pp0_stage3_iter3_ignore_call2;
reg    ap_block_state30_pp0_stage3_iter4_ignore_call2;
reg    ap_block_pp0_stage3_11001_ignoreCallOp802;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call2;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call2;
wire    ap_block_state19_pp0_stage4_iter2_ignore_call2;
wire    ap_block_state25_pp0_stage4_iter3_ignore_call2;
reg    ap_block_state31_pp0_stage4_iter4_ignore_call2;
reg    ap_block_pp0_stage4_11001_ignoreCallOp836;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call2;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call2;
wire    ap_block_state20_pp0_stage5_iter2_ignore_call2;
wire    ap_block_state26_pp0_stage5_iter3_ignore_call2;
reg    ap_block_state32_pp0_stage5_iter4_ignore_call2;
reg    ap_block_pp0_stage5_11001_ignoreCallOp872;
wire    grp_window_macc_fu_1164_ap_start;
wire    grp_window_macc_fu_1164_ap_done;
wire    grp_window_macc_fu_1164_ap_idle;
wire    grp_window_macc_fu_1164_ap_ready;
reg    grp_window_macc_fu_1164_ap_ce;
reg   [15:0] grp_window_macc_fu_1164_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1164_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1164_weight_V_offset;
reg    ap_predicate_op717_call_state9;
reg    ap_predicate_op735_call_state10;
reg    ap_predicate_op785_call_state11;
reg    ap_predicate_op827_call_state12;
reg    ap_predicate_op856_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp717;
reg    ap_block_pp0_stage1_11001_ignoreCallOp736;
reg    ap_block_pp0_stage2_11001_ignoreCallOp770;
reg    ap_block_pp0_stage3_11001_ignoreCallOp804;
reg    ap_block_pp0_stage4_11001_ignoreCallOp838;
reg    ap_block_pp0_stage5_11001_ignoreCallOp874;
wire    grp_window_macc_fu_1180_ap_start;
wire    grp_window_macc_fu_1180_ap_done;
wire    grp_window_macc_fu_1180_ap_idle;
wire    grp_window_macc_fu_1180_ap_ready;
reg    grp_window_macc_fu_1180_ap_ce;
reg   [15:0] grp_window_macc_fu_1180_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1180_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1180_weight_V_offset;
reg    ap_predicate_op721_call_state9;
reg    ap_predicate_op738_call_state10;
reg    ap_predicate_op786_call_state11;
reg    ap_predicate_op828_call_state12;
reg    ap_predicate_op858_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp721;
reg    ap_block_pp0_stage1_11001_ignoreCallOp739;
reg    ap_block_pp0_stage2_11001_ignoreCallOp772;
reg    ap_block_pp0_stage3_11001_ignoreCallOp806;
reg    ap_block_pp0_stage4_11001_ignoreCallOp840;
reg    ap_block_pp0_stage5_11001_ignoreCallOp876;
wire    grp_window_macc_fu_1196_ap_start;
wire    grp_window_macc_fu_1196_ap_done;
wire    grp_window_macc_fu_1196_ap_idle;
wire    grp_window_macc_fu_1196_ap_ready;
reg    grp_window_macc_fu_1196_ap_ce;
reg   [15:0] grp_window_macc_fu_1196_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1196_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1196_weight_V_offset;
reg    ap_predicate_op723_call_state9;
reg    ap_predicate_op744_call_state10;
reg    ap_predicate_op787_call_state11;
reg    ap_predicate_op830_call_state12;
reg    ap_predicate_op862_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp723;
reg    ap_block_pp0_stage1_11001_ignoreCallOp746;
reg    ap_block_pp0_stage2_11001_ignoreCallOp774;
reg    ap_block_pp0_stage3_11001_ignoreCallOp808;
reg    ap_block_pp0_stage4_11001_ignoreCallOp842;
reg    ap_block_pp0_stage5_11001_ignoreCallOp878;
wire    grp_window_macc_fu_1212_ap_start;
wire    grp_window_macc_fu_1212_ap_done;
wire    grp_window_macc_fu_1212_ap_idle;
wire    grp_window_macc_fu_1212_ap_ready;
reg    grp_window_macc_fu_1212_ap_ce;
reg   [15:0] grp_window_macc_fu_1212_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_1212_window_2_2_val_V_r;
reg   [8:0] grp_window_macc_fu_1212_weight_V_offset;
reg    ap_predicate_op727_call_state9;
reg    ap_predicate_op748_call_state10;
reg    ap_predicate_op790_call_state11;
reg    ap_predicate_op832_call_state12;
reg    ap_predicate_op864_call_state13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp727;
reg    ap_block_pp0_stage1_11001_ignoreCallOp749;
reg    ap_block_pp0_stage2_11001_ignoreCallOp776;
reg    ap_block_pp0_stage3_11001_ignoreCallOp810;
reg    ap_block_pp0_stage4_11001_ignoreCallOp844;
reg    ap_block_pp0_stage5_11001_ignoreCallOp880;
wire    grp_out_stream_merge_fu_1228_ap_start;
wire    grp_out_stream_merge_fu_1228_ap_done;
wire    grp_out_stream_merge_fu_1228_ap_idle;
wire    grp_out_stream_merge_fu_1228_ap_ready;
wire    grp_out_stream_merge_fu_1228_out_stream_group_13_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_5_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_14_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_6_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_15_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_7_V_V_read;
wire    grp_out_stream_merge_fu_1228_outStream_TREADY;
reg    grp_out_stream_merge_fu_1228_ap_ce;
wire    grp_out_stream_merge_fu_1228_out_stream_group_0_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_1_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_2_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_3_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_4_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_8_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_9_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_10_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_11_V_V_read;
wire    grp_out_stream_merge_fu_1228_out_stream_group_12_V_V_read;
wire   [31:0] grp_out_stream_merge_fu_1228_outStream_TDATA;
wire    grp_out_stream_merge_fu_1228_outStream_TVALID;
wire   [3:0] grp_out_stream_merge_fu_1228_outStream_TKEEP;
wire   [3:0] grp_out_stream_merge_fu_1228_outStream_TSTRB;
wire   [1:0] grp_out_stream_merge_fu_1228_outStream_TUSER;
wire   [0:0] grp_out_stream_merge_fu_1228_outStream_TLAST;
wire   [4:0] grp_out_stream_merge_fu_1228_outStream_TID;
wire   [5:0] grp_out_stream_merge_fu_1228_outStream_TDEST;
wire   [0:0] grp_out_stream_merge_fu_1228_last_V;
wire    grp_out_stream_merge_fu_1228_out_stream_group_0_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_1_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_2_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_3_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_4_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_5_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_6_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_7_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_8_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_9_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_10_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_11_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_12_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_13_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_14_V_V_blk_n;
wire    grp_out_stream_merge_fu_1228_out_stream_group_15_V_V_blk_n;
reg    ap_block_state4_pp0_stage1_iter0_ignore_call7;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call7;
wire    ap_block_state16_pp0_stage1_iter2_ignore_call7;
wire    ap_block_state22_pp0_stage1_iter3_ignore_call7;
wire    ap_block_state28_pp0_stage1_iter4_ignore_call7;
reg    ap_block_pp0_stage1_11001_ignoreCallOp2415;
wire    ap_block_state5_pp0_stage2_iter0_ignore_call7;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call7;
wire    ap_block_state17_pp0_stage2_iter2_ignore_call7;
wire    ap_block_state23_pp0_stage2_iter3_ignore_call7;
wire    ap_block_state29_pp0_stage2_iter4_ignore_call7;
wire    ap_block_pp0_stage2_11001_ignoreCallOp2416;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call7;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call7;
wire    ap_block_state18_pp0_stage3_iter2_ignore_call7;
wire    ap_block_state24_pp0_stage3_iter3_ignore_call7;
wire    ap_block_state30_pp0_stage3_iter4_ignore_call7;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2417;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call7;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call7;
wire    ap_block_state19_pp0_stage4_iter2_ignore_call7;
wire    ap_block_state25_pp0_stage4_iter3_ignore_call7;
wire    ap_block_state31_pp0_stage4_iter4_ignore_call7;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2418;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call7;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call7;
wire    ap_block_state20_pp0_stage5_iter2_ignore_call7;
wire    ap_block_state26_pp0_stage5_iter3_ignore_call7;
wire    ap_block_state32_pp0_stage5_iter4_ignore_call7;
wire    ap_block_pp0_stage5_11001_ignoreCallOp2419;
wire    grp_fork_window_fu_1269_ap_ready;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_s;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_9;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_10;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_11;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_12;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_13;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_14;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_15;
reg   [15:0] grp_fork_window_fu_1269_window_group_0_val_16;
wire   [15:0] grp_fork_window_fu_1269_ap_return_0;
wire   [15:0] grp_fork_window_fu_1269_ap_return_1;
wire   [15:0] grp_fork_window_fu_1269_ap_return_2;
wire   [15:0] grp_fork_window_fu_1269_ap_return_3;
wire   [15:0] grp_fork_window_fu_1269_ap_return_4;
wire   [15:0] grp_fork_window_fu_1269_ap_return_5;
wire   [15:0] grp_fork_window_fu_1269_ap_return_6;
wire   [15:0] grp_fork_window_fu_1269_ap_return_7;
wire   [15:0] grp_fork_window_fu_1269_ap_return_8;
wire   [15:0] grp_fork_window_fu_1269_ap_return_9;
wire   [15:0] grp_fork_window_fu_1269_ap_return_10;
wire   [15:0] grp_fork_window_fu_1269_ap_return_11;
wire   [15:0] grp_fork_window_fu_1269_ap_return_12;
wire   [15:0] grp_fork_window_fu_1269_ap_return_13;
wire   [15:0] grp_fork_window_fu_1269_ap_return_14;
wire   [15:0] grp_fork_window_fu_1269_ap_return_15;
wire   [15:0] grp_fork_window_fu_1269_ap_return_16;
wire   [15:0] grp_fork_window_fu_1269_ap_return_17;
wire   [15:0] grp_fork_window_fu_1269_ap_return_18;
wire   [15:0] grp_fork_window_fu_1269_ap_return_19;
wire   [15:0] grp_fork_window_fu_1269_ap_return_20;
wire   [15:0] grp_fork_window_fu_1269_ap_return_21;
wire   [15:0] grp_fork_window_fu_1269_ap_return_22;
wire   [15:0] grp_fork_window_fu_1269_ap_return_23;
wire   [15:0] grp_fork_window_fu_1269_ap_return_24;
wire   [15:0] grp_fork_window_fu_1269_ap_return_25;
wire   [15:0] grp_fork_window_fu_1269_ap_return_26;
wire   [15:0] grp_fork_window_fu_1269_ap_return_27;
wire   [15:0] grp_fork_window_fu_1269_ap_return_28;
wire   [15:0] grp_fork_window_fu_1269_ap_return_29;
wire   [15:0] grp_fork_window_fu_1269_ap_return_30;
wire   [15:0] grp_fork_window_fu_1269_ap_return_31;
wire   [15:0] grp_fork_window_fu_1269_ap_return_32;
wire   [15:0] grp_fork_window_fu_1269_ap_return_33;
wire   [15:0] grp_fork_window_fu_1269_ap_return_34;
wire   [15:0] grp_fork_window_fu_1269_ap_return_35;
wire   [15:0] grp_fork_window_fu_1269_ap_return_36;
wire   [15:0] grp_fork_window_fu_1269_ap_return_37;
wire   [15:0] grp_fork_window_fu_1269_ap_return_38;
wire   [15:0] grp_fork_window_fu_1269_ap_return_39;
wire   [15:0] grp_fork_window_fu_1269_ap_return_40;
wire   [15:0] grp_fork_window_fu_1269_ap_return_41;
wire   [15:0] grp_fork_window_fu_1269_ap_return_42;
wire   [15:0] grp_fork_window_fu_1269_ap_return_43;
wire   [15:0] grp_fork_window_fu_1269_ap_return_44;
wire   [15:0] grp_fork_window_fu_1269_ap_return_45;
wire   [15:0] grp_fork_window_fu_1269_ap_return_46;
wire   [15:0] grp_fork_window_fu_1269_ap_return_47;
wire   [15:0] grp_fork_window_fu_1269_ap_return_48;
wire   [15:0] grp_fork_window_fu_1269_ap_return_49;
wire   [15:0] grp_fork_window_fu_1269_ap_return_50;
wire   [15:0] grp_fork_window_fu_1269_ap_return_51;
wire   [15:0] grp_fork_window_fu_1269_ap_return_52;
wire   [15:0] grp_fork_window_fu_1269_ap_return_53;
wire   [15:0] grp_fork_window_fu_1269_ap_return_54;
wire   [15:0] grp_fork_window_fu_1269_ap_return_55;
wire   [15:0] grp_fork_window_fu_1269_ap_return_56;
wire   [15:0] grp_fork_window_fu_1269_ap_return_57;
wire   [15:0] grp_fork_window_fu_1269_ap_return_58;
wire   [15:0] grp_fork_window_fu_1269_ap_return_59;
wire   [15:0] grp_fork_window_fu_1269_ap_return_60;
wire   [15:0] grp_fork_window_fu_1269_ap_return_61;
wire   [15:0] grp_fork_window_fu_1269_ap_return_62;
wire   [15:0] grp_fork_window_fu_1269_ap_return_63;
wire   [15:0] grp_fork_window_fu_1269_ap_return_64;
wire   [15:0] grp_fork_window_fu_1269_ap_return_65;
wire   [15:0] grp_fork_window_fu_1269_ap_return_66;
wire   [15:0] grp_fork_window_fu_1269_ap_return_67;
wire   [15:0] grp_fork_window_fu_1269_ap_return_68;
wire   [15:0] grp_fork_window_fu_1269_ap_return_69;
wire   [15:0] grp_fork_window_fu_1269_ap_return_70;
wire   [15:0] grp_fork_window_fu_1269_ap_return_71;
wire   [15:0] grp_fork_window_fu_1269_ap_return_72;
wire   [15:0] grp_fork_window_fu_1269_ap_return_73;
wire   [15:0] grp_fork_window_fu_1269_ap_return_74;
wire   [15:0] grp_fork_window_fu_1269_ap_return_75;
wire   [15:0] grp_fork_window_fu_1269_ap_return_76;
wire   [15:0] grp_fork_window_fu_1269_ap_return_77;
wire   [15:0] grp_fork_window_fu_1269_ap_return_78;
wire   [15:0] grp_fork_window_fu_1269_ap_return_79;
wire   [15:0] grp_fork_window_fu_1269_ap_return_80;
wire   [15:0] grp_fork_window_fu_1269_ap_return_81;
wire   [15:0] grp_fork_window_fu_1269_ap_return_82;
wire   [15:0] grp_fork_window_fu_1269_ap_return_83;
wire   [15:0] grp_fork_window_fu_1269_ap_return_84;
wire   [15:0] grp_fork_window_fu_1269_ap_return_85;
wire   [15:0] grp_fork_window_fu_1269_ap_return_86;
wire   [15:0] grp_fork_window_fu_1269_ap_return_87;
wire   [15:0] grp_fork_window_fu_1269_ap_return_88;
wire   [15:0] grp_fork_window_fu_1269_ap_return_89;
wire   [15:0] grp_fork_window_fu_1269_ap_return_90;
wire   [15:0] grp_fork_window_fu_1269_ap_return_91;
wire   [15:0] grp_fork_window_fu_1269_ap_return_92;
wire   [15:0] grp_fork_window_fu_1269_ap_return_93;
wire   [15:0] grp_fork_window_fu_1269_ap_return_94;
wire   [15:0] grp_fork_window_fu_1269_ap_return_95;
wire   [15:0] grp_fork_window_fu_1269_ap_return_96;
wire   [15:0] grp_fork_window_fu_1269_ap_return_97;
wire   [15:0] grp_fork_window_fu_1269_ap_return_98;
wire   [15:0] grp_fork_window_fu_1269_ap_return_99;
wire   [15:0] grp_fork_window_fu_1269_ap_return_100;
wire   [15:0] grp_fork_window_fu_1269_ap_return_101;
wire   [15:0] grp_fork_window_fu_1269_ap_return_102;
wire   [15:0] grp_fork_window_fu_1269_ap_return_103;
wire   [15:0] grp_fork_window_fu_1269_ap_return_104;
wire   [15:0] grp_fork_window_fu_1269_ap_return_105;
wire   [15:0] grp_fork_window_fu_1269_ap_return_106;
wire   [15:0] grp_fork_window_fu_1269_ap_return_107;
wire   [15:0] grp_fork_window_fu_1269_ap_return_108;
wire   [15:0] grp_fork_window_fu_1269_ap_return_109;
wire   [15:0] grp_fork_window_fu_1269_ap_return_110;
wire   [15:0] grp_fork_window_fu_1269_ap_return_111;
wire   [15:0] grp_fork_window_fu_1269_ap_return_112;
wire   [15:0] grp_fork_window_fu_1269_ap_return_113;
wire   [15:0] grp_fork_window_fu_1269_ap_return_114;
wire   [15:0] grp_fork_window_fu_1269_ap_return_115;
wire   [15:0] grp_fork_window_fu_1269_ap_return_116;
wire   [15:0] grp_fork_window_fu_1269_ap_return_117;
wire   [15:0] grp_fork_window_fu_1269_ap_return_118;
wire   [15:0] grp_fork_window_fu_1269_ap_return_119;
wire   [15:0] grp_fork_window_fu_1269_ap_return_120;
wire   [15:0] grp_fork_window_fu_1269_ap_return_121;
wire   [15:0] grp_fork_window_fu_1269_ap_return_122;
wire   [15:0] grp_fork_window_fu_1269_ap_return_123;
wire   [15:0] grp_fork_window_fu_1269_ap_return_124;
wire   [15:0] grp_fork_window_fu_1269_ap_return_125;
wire   [15:0] grp_fork_window_fu_1269_ap_return_126;
wire   [15:0] grp_fork_window_fu_1269_ap_return_127;
wire   [15:0] grp_fork_window_fu_1269_ap_return_128;
wire   [15:0] grp_fork_window_fu_1269_ap_return_129;
wire   [15:0] grp_fork_window_fu_1269_ap_return_130;
wire   [15:0] grp_fork_window_fu_1269_ap_return_131;
wire   [15:0] grp_fork_window_fu_1269_ap_return_132;
wire   [15:0] grp_fork_window_fu_1269_ap_return_133;
wire   [15:0] grp_fork_window_fu_1269_ap_return_134;
wire   [15:0] grp_fork_window_fu_1269_ap_return_135;
wire   [15:0] grp_fork_window_fu_1269_ap_return_136;
wire   [15:0] grp_fork_window_fu_1269_ap_return_137;
wire   [15:0] grp_fork_window_fu_1269_ap_return_138;
wire   [15:0] grp_fork_window_fu_1269_ap_return_139;
wire   [15:0] grp_fork_window_fu_1269_ap_return_140;
wire   [15:0] grp_fork_window_fu_1269_ap_return_141;
wire   [15:0] grp_fork_window_fu_1269_ap_return_142;
wire   [15:0] grp_fork_window_fu_1269_ap_return_143;
reg   [0:0] phi_ln13_reg_1035;
reg   [18:0] ap_phi_mux_indvar_flatten153_phi_fu_1051_p4;
wire    ap_block_pp0_stage0;
reg   [8:0] ap_phi_mux_row_idx_0_phi_fu_1062_p4;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_1073_p4;
reg   [8:0] ap_phi_mux_col_idx_assign_phi_fu_1084_p4;
reg   [1:0] ap_phi_mux_input_ch_idx_0_phi_fu_1095_p4;
reg   [15:0] ap_phi_reg_pp0_iter0_p_017_reg_1102;
reg   [15:0] ap_phi_reg_pp0_iter0_p_0_reg_1117;
reg    grp_window_macc_fu_1132_ap_start_reg;
reg    ap_predicate_op709_call_state9_state8;
reg    ap_predicate_op729_call_state10_state9;
reg    ap_predicate_op778_call_state11_state10;
reg    ap_predicate_op813_call_state12_state11;
reg    ap_predicate_op852_call_state13_state12;
reg    ap_predicate_op898_call_state14_state13;
wire   [8:0] zext_ln104_9_fu_3217_p1;
wire   [8:0] zext_ln106_9_fu_3272_p1;
wire   [8:0] zext_ln106_11_fu_3326_p1;
reg    grp_window_macc_fu_1148_ap_start_reg;
reg    ap_predicate_op713_call_state9_state8;
reg    ap_predicate_op732_call_state10_state9;
reg    ap_predicate_op781_call_state11_state10;
reg    ap_predicate_op816_call_state12_state11;
reg    ap_predicate_op854_call_state13_state12;
reg    ap_predicate_op901_call_state14_state13;
wire   [8:0] zext_ln106_4_fu_3095_p1;
wire   [8:0] zext_ln104_4_fu_3137_p1;
wire   [8:0] zext_ln104_10_fu_3226_p1;
wire   [8:0] zext_ln106_10_fu_3276_p1;
wire  signed [8:0] sext_ln106_1_fu_3355_p1;
reg    grp_window_macc_fu_1164_ap_start_reg;
reg    ap_predicate_op717_call_state9_state8;
reg    ap_predicate_op735_call_state10_state9;
reg    ap_predicate_op785_call_state11_state10;
reg    ap_predicate_op827_call_state12_state11;
reg    ap_predicate_op856_call_state13_state12;
wire   [8:0] zext_ln106_5_fu_3105_p1;
wire   [8:0] zext_ln104_5_fu_3141_p1;
wire   [8:0] zext_ln104_11_fu_3238_p1;
wire   [8:0] or_ln104_2_fu_3305_p3;
reg    grp_window_macc_fu_1180_ap_start_reg;
reg    ap_predicate_op721_call_state9_state8;
reg    ap_predicate_op738_call_state10_state9;
reg    ap_predicate_op786_call_state11_state10;
reg    ap_predicate_op828_call_state12_state11;
reg    ap_predicate_op858_call_state13_state12;
wire   [8:0] zext_ln106_6_fu_3115_p1;
wire   [8:0] zext_ln104_6_fu_3145_p1;
reg    grp_window_macc_fu_1196_ap_start_reg;
reg    ap_predicate_op723_call_state9_state8;
reg    ap_predicate_op744_call_state10_state9;
reg    ap_predicate_op787_call_state11_state10;
reg    ap_predicate_op830_call_state12_state11;
reg    ap_predicate_op862_call_state13_state12;
wire   [8:0] zext_ln106_7_fu_3119_p1;
wire   [8:0] zext_ln104_7_fu_3166_p1;
wire   [8:0] or_ln106_2_fu_3336_p3;
reg    grp_window_macc_fu_1212_ap_start_reg;
reg    ap_predicate_op727_call_state9_state8;
reg    ap_predicate_op748_call_state10_state9;
reg    ap_predicate_op790_call_state11_state10;
reg    ap_predicate_op832_call_state12_state11;
reg    ap_predicate_op864_call_state13_state12;
wire   [8:0] zext_ln106_8_fu_3129_p1;
wire   [8:0] zext_ln104_8_fu_3171_p1;
wire   [8:0] or_ln104_1_fu_3248_p3;
wire  signed [8:0] sext_ln104_2_fu_3319_p1;
reg    grp_out_stream_merge_fu_1228_ap_start_reg;
wire   [15:0] out_stream_group_0_s_dout;
wire    out_stream_group_0_s_empty_n;
reg    out_stream_group_0_s_read;
wire   [15:0] out_stream_group_1_s_dout;
wire    out_stream_group_1_s_empty_n;
reg    out_stream_group_1_s_read;
wire   [15:0] out_stream_group_2_s_dout;
wire    out_stream_group_2_s_empty_n;
reg    out_stream_group_2_s_read;
wire   [15:0] out_stream_group_3_s_dout;
wire    out_stream_group_3_s_empty_n;
reg    out_stream_group_3_s_read;
wire   [15:0] out_stream_group_4_s_dout;
wire    out_stream_group_4_s_empty_n;
reg    out_stream_group_4_s_read;
wire   [15:0] out_stream_group_5_s_dout;
wire    out_stream_group_5_s_empty_n;
reg    out_stream_group_5_s_read;
wire   [15:0] out_stream_group_6_s_dout;
wire    out_stream_group_6_s_empty_n;
reg    out_stream_group_6_s_read;
wire   [15:0] out_stream_group_7_s_dout;
wire    out_stream_group_7_s_empty_n;
reg    out_stream_group_7_s_read;
wire   [15:0] out_stream_group_8_s_dout;
wire    out_stream_group_8_s_empty_n;
reg    out_stream_group_8_s_read;
wire   [15:0] out_stream_group_9_s_dout;
wire    out_stream_group_9_s_empty_n;
reg    out_stream_group_9_s_read;
wire   [15:0] out_stream_group_10_dout;
wire    out_stream_group_10_empty_n;
reg    out_stream_group_10_read;
wire   [15:0] out_stream_group_11_dout;
wire    out_stream_group_11_empty_n;
reg    out_stream_group_11_read;
wire   [15:0] out_stream_group_12_dout;
wire    out_stream_group_12_empty_n;
reg    out_stream_group_12_read;
wire   [15:0] out_stream_group_13_dout;
wire    out_stream_group_13_empty_n;
reg    out_stream_group_13_read;
wire   [15:0] out_stream_group_14_dout;
wire    out_stream_group_14_empty_n;
reg    out_stream_group_14_read;
wire   [15:0] out_stream_group_15_dout;
wire    out_stream_group_15_empty_n;
reg    out_stream_group_15_read;
wire   [15:0] kernel_window_1_val_28_fu_2923_p3;
wire   [15:0] kernel_window_1_val_27_fu_2915_p3;
wire   [15:0] kernel_window_1_val_29_fu_2931_p3;
wire   [15:0] kernel_window_1_val_30_fu_2940_p3;
wire   [15:0] kernel_window_1_val_31_fu_2948_p3;
wire   [15:0] kernel_window_1_val_32_fu_2956_p3;
wire   [15:0] kernel_window_1_val_33_fu_2965_p3;
wire   [15:0] kernel_window_1_val_34_fu_2973_p3;
wire   [15:0] kernel_window_1_val_35_fu_2981_p3;
wire   [63:0] zext_ln49_1_fu_2698_p1;
wire  signed [63:0] sext_ln174_fu_2846_p1;
wire  signed [63:0] sext_ln174_1_fu_2859_p1;
wire   [63:0] zext_ln49_3_fu_2828_p1;
wire   [63:0] zext_ln49_5_fu_2836_p1;
wire   [63:0] zext_ln174_fu_2880_p1;
wire   [63:0] zext_ln49_7_fu_2870_p1;
reg   [3:0] tmp_keep_V_fu_408;
reg   [3:0] tmp_strb_V_fu_412;
reg   [1:0] tmp_user_V_fu_416;
reg   [4:0] tmp_id_V_fu_420;
reg   [5:0] tmp_dest_V_fu_424;
reg   [15:0] sub0_val_output_V_0_2_fu_428;
reg   [15:0] sub0_val_output_V_1_2_fu_432;
reg   [15:0] sub0_val_output_V_2_2_fu_436;
reg   [15:0] sub0_val_output_V_3_2_fu_440;
reg   [15:0] sub0_val_output_V_4_2_fu_444;
reg   [15:0] sub0_val_output_V_5_2_fu_448;
reg   [15:0] sub0_val_output_V_6_2_fu_452;
reg   [15:0] sub0_val_output_V_7_2_fu_456;
reg   [15:0] sub0_val_output_V_8_2_fu_460;
reg   [15:0] sub0_val_output_V_9_2_fu_464;
reg   [15:0] sub0_val_output_V_10_2_fu_468;
reg   [15:0] sub0_val_output_V_11_2_fu_472;
reg   [15:0] sub0_val_output_V_12_2_fu_476;
reg   [15:0] sub0_val_output_V_13_2_fu_480;
reg   [15:0] sub0_val_output_V_14_2_fu_484;
reg   [15:0] sub0_val_output_V_15_2_fu_488;
reg   [15:0] sub1_val_output_0_V_1_fu_492;
wire   [15:0] sub1_val_output_0_V_fu_3375_p2;
reg   [15:0] sub1_val_output_1_V_1_fu_496;
wire   [15:0] sub1_val_output_1_V_fu_3402_p2;
reg   [15:0] sub1_val_output_2_V_1_fu_500;
wire   [15:0] sub1_val_output_2_V_fu_3429_p2;
reg   [15:0] sub1_val_output_3_V_1_fu_504;
wire   [15:0] sub1_val_output_3_V_fu_3456_p2;
reg   [15:0] sub1_val_output_4_V_1_fu_508;
wire   [15:0] sub1_val_output_4_V_fu_3483_p2;
reg   [15:0] sub1_val_output_5_V_1_fu_512;
wire   [15:0] sub1_val_output_5_V_fu_3510_p2;
reg   [15:0] sub1_val_output_6_V_1_fu_516;
wire   [15:0] sub1_val_output_6_V_fu_5292_p2;
wire  signed [15:0] select_ln98_12_fu_5285_p3;
reg   [15:0] sub1_val_output_7_V_1_fu_520;
wire   [15:0] sub1_val_output_7_V_fu_5426_p2;
wire  signed [15:0] select_ln98_14_fu_5419_p3;
reg   [15:0] sub1_val_output_8_V_1_fu_524;
wire   [15:0] sub1_val_output_8_V_fu_6769_p2;
wire  signed [15:0] select_ln98_16_fu_6762_p3;
reg   [15:0] sub1_val_output_9_V_1_fu_528;
wire   [15:0] sub1_val_output_9_V_fu_6903_p2;
wire  signed [15:0] select_ln98_18_fu_6896_p3;
reg   [15:0] sub1_val_output_10_s_fu_532;
wire   [15:0] sub1_val_output_10_1_fu_7037_p2;
wire  signed [15:0] select_ln98_20_fu_7030_p3;
reg   [15:0] sub1_val_output_11_s_fu_536;
wire   [15:0] sub1_val_output_11_1_fu_7171_p2;
wire  signed [15:0] select_ln98_22_fu_7164_p3;
reg   [15:0] sub1_val_output_12_s_fu_540;
wire   [15:0] sub1_val_output_12_1_fu_7305_p2;
wire  signed [15:0] select_ln98_24_fu_7298_p3;
reg   [15:0] sub1_val_output_13_s_fu_544;
wire   [15:0] sub1_val_output_13_1_fu_7439_p2;
wire  signed [15:0] select_ln98_26_fu_7432_p3;
reg   [15:0] sub1_val_output_14_s_fu_548;
wire   [15:0] sub1_val_output_14_1_fu_8523_p2;
wire  signed [15:0] select_ln98_28_fu_8516_p3;
reg   [15:0] sub1_val_output_15_s_fu_552;
wire   [15:0] sub1_val_output_15_1_fu_8657_p2;
wire  signed [15:0] select_ln98_30_fu_8650_p3;
reg   [15:0] kernel_window_1_val_s_fu_556;
reg   [15:0] kernel_window_1_val_1_fu_560;
reg   [15:0] kernel_window_1_val_2_fu_564;
reg   [15:0] kernel_window_1_val_3_fu_568;
reg   [15:0] kernel_window_1_val_4_fu_572;
reg   [15:0] kernel_window_1_val_5_fu_576;
reg   [15:0] kernel_window_1_val_6_fu_580;
reg   [15:0] kernel_window_1_val_7_fu_584;
reg   [15:0] kernel_window_1_val_8_fu_588;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_47_fu_2245_p4;
wire   [7:0] tmp_48_fu_2273_p4;
wire   [0:0] icmp_ln57_fu_2255_p2;
wire   [0:0] icmp_ln57_1_fu_2283_p2;
wire   [0:0] and_ln57_fu_2289_p2;
wire   [8:0] add_ln58_fu_2295_p2;
wire   [0:0] icmp_ln62_fu_2261_p2;
wire   [0:0] icmp_ln144_fu_2315_p2;
wire   [0:0] icmp_ln138_fu_2267_p2;
wire   [0:0] icmp_ln138_2_fu_2327_p2;
wire   [0:0] icmp_ln138_1_fu_2309_p2;
wire   [0:0] and_ln138_fu_2333_p2;
wire   [0:0] and_ln144_fu_2321_p2;
wire   [0:0] or_ln138_fu_2345_p2;
wire   [0:0] and_ln138_1_fu_2339_p2;
wire   [8:0] row_idx_fu_2381_p2;
wire   [7:0] tmp_49_fu_2401_p4;
wire   [0:0] icmp_ln57_2_fu_2411_p2;
wire   [0:0] icmp_ln138_3_fu_2439_p2;
wire   [0:0] xor_ln57_fu_2453_p2;
wire   [0:0] icmp_ln51_fu_2473_p2;
wire   [8:0] select_ln57_1_fu_2393_p3;
wire   [0:0] or_ln49_fu_2499_p2;
wire   [8:0] col_idx_fu_2493_p2;
wire   [7:0] tmp_50_fu_2513_p4;
wire   [0:0] icmp_ln57_3_fu_2523_p2;
wire   [0:0] and_ln57_3_fu_2529_p2;
wire   [0:0] and_ln57_1_fu_2459_p2;
wire   [8:0] add_ln58_1_fu_2543_p2;
wire   [0:0] icmp_ln144_2_fu_2563_p2;
wire   [0:0] and_ln144_2_fu_2569_p2;
wire   [0:0] select_ln57_5_fu_2465_p3;
wire   [0:0] select_ln57_4_fu_2445_p3;
wire   [0:0] icmp_ln138_5_fu_2583_p2;
wire   [0:0] and_ln138_2_fu_2589_p2;
wire   [0:0] empty_31_fu_2615_p2;
wire   [0:0] empty_30_fu_2609_p2;
wire   [0:0] empty_34_fu_2633_p2;
wire   [0:0] empty_33_fu_2627_p2;
wire   [10:0] add_ln49_1_fu_2645_p2;
wire   [0:0] and_ln138_3_fu_2682_p2;
wire   [0:0] or_ln138_3_fu_2686_p2;
wire   [0:0] select_ln57_6_fu_2659_p3;
wire   [8:0] select_ln57_7_fu_2664_p3;
wire   [8:0] add_ln174_2_fu_2709_p2;
wire   [8:0] select_ln57_8_fu_2670_p3;
wire   [8:0] add_ln174_3_fu_2721_p2;
wire   [8:0] select_ln57_9_fu_2676_p3;
wire   [1:0] mul_ln203_fu_2799_p0;
wire   [10:0] zext_ln49_fu_2810_p1;
wire   [10:0] add_ln203_fu_2813_p2;
wire   [10:0] zext_ln49_2_fu_2825_p1;
wire   [10:0] add_ln174_4_fu_2841_p2;
wire   [10:0] zext_ln49_4_fu_2833_p1;
wire   [10:0] add_ln174_5_fu_2854_p2;
wire   [10:0] zext_ln49_6_fu_2867_p1;
wire   [10:0] add_ln174_6_fu_2875_p2;
wire   [1:0] shl_ln104_fu_2990_p2;
wire   [1:0] or_ln106_fu_2995_p2;
wire   [5:0] zext_ln106_3_fu_3019_p1;
wire   [0:0] trunc_ln104_fu_3058_p1;
wire   [5:0] zext_ln104_3_fu_3081_p1;
wire   [4:0] or_ln104_3_fu_3149_p2;
wire   [5:0] or_ln_fu_3154_p3;
wire  signed [6:0] sext_ln104_fu_3162_p1;
wire  signed [7:0] sext_ln104_1_fu_3235_p1;
wire   [4:0] or_ln104_fu_3243_p2;
wire   [4:0] or_ln104_4_fu_3300_p2;
wire  signed [7:0] sext_ln106_fu_3323_p1;
wire   [4:0] or_ln106_1_fu_3331_p2;
wire  signed [15:0] select_ln98_1_fu_3529_p3;
wire  signed [15:0] sext_ln703_1_fu_3540_p0;
wire  signed [16:0] sext_ln703_fu_3536_p1;
wire  signed [16:0] sext_ln703_1_fu_3540_p1;
wire   [16:0] add_ln1192_fu_3544_p2;
wire  signed [15:0] sub0_val_output_0_V_fu_3558_p0;
wire   [15:0] sub0_val_output_0_V_fu_3558_p2;
wire   [0:0] tmp_52_fu_3564_p3;
wire   [0:0] tmp_51_fu_3550_p3;
wire   [0:0] xor_ln786_fu_3572_p2;
wire   [0:0] xor_ln340_fu_3590_p2;
wire   [0:0] xor_ln340_16_fu_3584_p2;
wire   [0:0] and_ln786_fu_3578_p2;
wire   [0:0] or_ln340_fu_3596_p2;
wire   [15:0] select_ln340_fu_3602_p3;
wire   [15:0] sub0_val_output_0_V_1_fu_3610_p3;
wire  signed [15:0] select_ln98_3_fu_3630_p3;
wire  signed [15:0] sext_ln703_6_fu_3641_p0;
wire  signed [16:0] sext_ln703_6_fu_3641_p1;
wire  signed [16:0] sext_ln703_5_fu_3637_p1;
wire   [16:0] add_ln1192_4_fu_3645_p2;
wire  signed [15:0] sub0_val_output_1_V_fu_3659_p1;
wire   [15:0] sub0_val_output_1_V_fu_3659_p2;
wire   [0:0] tmp_64_fu_3665_p3;
wire   [0:0] tmp_63_fu_3651_p3;
wire   [0:0] xor_ln786_2_fu_3673_p2;
wire   [0:0] xor_ln340_17_fu_3691_p2;
wire   [0:0] xor_ln340_19_fu_3685_p2;
wire   [0:0] and_ln786_18_fu_3679_p2;
wire   [0:0] or_ln340_3_fu_3697_p2;
wire   [15:0] select_ln340_18_fu_3703_p3;
wire   [15:0] sub0_val_output_1_V_1_fu_3711_p3;
wire  signed [15:0] select_ln98_5_fu_3731_p3;
wire  signed [15:0] sext_ln703_11_fu_3742_p0;
wire  signed [16:0] sext_ln703_11_fu_3742_p1;
wire  signed [16:0] sext_ln703_10_fu_3738_p1;
wire   [16:0] add_ln1192_8_fu_3746_p2;
wire  signed [15:0] sub0_val_output_2_V_fu_3760_p1;
wire   [15:0] sub0_val_output_2_V_fu_3760_p2;
wire   [0:0] tmp_76_fu_3766_p3;
wire   [0:0] tmp_75_fu_3752_p3;
wire   [0:0] xor_ln786_16_fu_3774_p2;
wire   [0:0] xor_ln340_20_fu_3792_p2;
wire   [0:0] xor_ln340_21_fu_3786_p2;
wire   [0:0] and_ln786_20_fu_3780_p2;
wire   [0:0] or_ln340_6_fu_3798_p2;
wire   [15:0] select_ln340_22_fu_3804_p3;
wire   [15:0] sub0_val_output_2_V_1_fu_3812_p3;
wire  signed [15:0] select_ln98_7_fu_3832_p3;
wire  signed [15:0] sext_ln703_16_fu_3843_p0;
wire  signed [16:0] sext_ln703_16_fu_3843_p1;
wire  signed [16:0] sext_ln703_15_fu_3839_p1;
wire   [16:0] add_ln1192_12_fu_3847_p2;
wire  signed [15:0] sub0_val_output_3_V_fu_3861_p1;
wire   [15:0] sub0_val_output_3_V_fu_3861_p2;
wire   [0:0] tmp_88_fu_3867_p3;
wire   [0:0] tmp_87_fu_3853_p3;
wire   [0:0] xor_ln786_18_fu_3875_p2;
wire   [0:0] xor_ln340_22_fu_3893_p2;
wire   [0:0] xor_ln340_23_fu_3887_p2;
wire   [0:0] and_ln786_22_fu_3881_p2;
wire   [0:0] or_ln340_9_fu_3899_p2;
wire   [15:0] select_ln340_25_fu_3905_p3;
wire   [15:0] sub0_val_output_3_V_1_fu_3913_p3;
wire  signed [15:0] select_ln98_9_fu_3933_p3;
wire  signed [15:0] sext_ln703_21_fu_3944_p0;
wire  signed [16:0] sext_ln703_21_fu_3944_p1;
wire  signed [16:0] sext_ln703_20_fu_3940_p1;
wire   [16:0] add_ln1192_16_fu_3948_p2;
wire  signed [15:0] sub0_val_output_4_V_fu_3962_p1;
wire   [15:0] sub0_val_output_4_V_fu_3962_p2;
wire   [0:0] tmp_100_fu_3968_p3;
wire   [0:0] tmp_99_fu_3954_p3;
wire   [0:0] xor_ln786_4_fu_3976_p2;
wire   [0:0] xor_ln340_24_fu_3994_p2;
wire   [0:0] xor_ln340_25_fu_3988_p2;
wire   [0:0] and_ln786_24_fu_3982_p2;
wire   [0:0] or_ln340_12_fu_4000_p2;
wire   [15:0] select_ln340_28_fu_4006_p3;
wire   [15:0] sub0_val_output_4_V_1_fu_4014_p3;
wire  signed [15:0] select_ln98_11_fu_4034_p3;
wire  signed [15:0] sext_ln703_26_fu_4045_p0;
wire  signed [16:0] sext_ln703_26_fu_4045_p1;
wire  signed [16:0] sext_ln703_25_fu_4041_p1;
wire   [16:0] add_ln1192_20_fu_4049_p2;
wire  signed [15:0] sub0_val_output_5_V_fu_4063_p1;
wire   [15:0] sub0_val_output_5_V_fu_4063_p2;
wire   [0:0] tmp_112_fu_4069_p3;
wire   [0:0] tmp_111_fu_4055_p3;
wire   [0:0] xor_ln786_5_fu_4077_p2;
wire   [0:0] xor_ln340_26_fu_4095_p2;
wire   [0:0] xor_ln340_27_fu_4089_p2;
wire   [0:0] and_ln786_26_fu_4083_p2;
wire   [0:0] or_ln340_15_fu_4101_p2;
wire   [15:0] select_ln340_31_fu_4107_p3;
wire   [15:0] sub0_val_output_5_V_1_fu_4115_p3;
wire  signed [16:0] sext_ln703_3_fu_4135_p1;
wire  signed [16:0] sext_ln703_2_fu_4132_p1;
wire   [16:0] add_ln1192_1_fu_4138_p2;
wire  signed [17:0] sext_ln703_4_fu_4144_p1;
wire   [17:0] add_ln1192_2_fu_4148_p2;
wire   [15:0] add_ln703_2_fu_4162_p2;
wire   [15:0] add_ln703_fu_4167_p2;
wire   [1:0] p_Result_s_fu_4180_p4;
wire   [0:0] tmp_54_fu_4172_p3;
wire   [0:0] icmp_ln785_fu_4190_p2;
wire   [0:0] tmp_53_fu_4154_p3;
wire   [0:0] or_ln785_fu_4196_p2;
wire   [0:0] xor_ln785_fu_4202_p2;
wire   [0:0] icmp_ln786_fu_4220_p2;
wire   [0:0] xor_ln786_1_fu_4214_p2;
wire   [0:0] or_ln786_fu_4226_p2;
wire   [0:0] and_ln786_16_fu_4232_p2;
wire   [0:0] and_ln785_fu_4208_p2;
wire   [0:0] xor_ln340_1_fu_4244_p2;
wire   [0:0] or_ln340_1_fu_4238_p2;
wire   [0:0] or_ln340_2_fu_4250_p2;
wire   [15:0] select_ln340_1_fu_4256_p3;
wire   [15:0] select_ln388_fu_4264_p3;
wire  signed [16:0] sext_ln703_8_fu_4283_p1;
wire  signed [16:0] sext_ln703_7_fu_4280_p1;
wire   [16:0] add_ln1192_5_fu_4286_p2;
wire  signed [17:0] sext_ln703_9_fu_4292_p1;
wire   [17:0] add_ln1192_6_fu_4296_p2;
wire   [15:0] add_ln703_5_fu_4310_p2;
wire   [15:0] add_ln703_3_fu_4315_p2;
wire   [1:0] p_Result_21_1_fu_4328_p4;
wire   [0:0] tmp_66_fu_4320_p3;
wire   [0:0] icmp_ln785_1_fu_4338_p2;
wire   [0:0] tmp_65_fu_4302_p3;
wire   [0:0] or_ln785_1_fu_4344_p2;
wire   [0:0] xor_ln785_1_fu_4350_p2;
wire   [0:0] icmp_ln786_1_fu_4368_p2;
wire   [0:0] xor_ln786_3_fu_4362_p2;
wire   [0:0] or_ln786_1_fu_4374_p2;
wire   [0:0] and_ln786_19_fu_4380_p2;
wire   [0:0] and_ln785_1_fu_4356_p2;
wire   [0:0] xor_ln340_18_fu_4392_p2;
wire   [0:0] or_ln340_4_fu_4386_p2;
wire   [0:0] or_ln340_5_fu_4398_p2;
wire   [15:0] select_ln340_19_fu_4404_p3;
wire   [15:0] select_ln388_17_fu_4412_p3;
wire  signed [16:0] sext_ln703_13_fu_4431_p1;
wire  signed [16:0] sext_ln703_12_fu_4428_p1;
wire   [16:0] add_ln1192_9_fu_4434_p2;
wire  signed [17:0] sext_ln703_14_fu_4440_p1;
wire   [17:0] add_ln1192_10_fu_4444_p2;
wire   [15:0] add_ln703_8_fu_4458_p2;
wire   [15:0] add_ln703_6_fu_4463_p2;
wire   [1:0] p_Result_21_2_fu_4476_p4;
wire   [0:0] tmp_78_fu_4468_p3;
wire   [0:0] icmp_ln785_2_fu_4486_p2;
wire   [0:0] tmp_77_fu_4450_p3;
wire   [0:0] or_ln785_2_fu_4492_p2;
wire   [0:0] xor_ln785_2_fu_4498_p2;
wire   [0:0] icmp_ln786_2_fu_4516_p2;
wire   [0:0] xor_ln786_17_fu_4510_p2;
wire   [0:0] or_ln786_2_fu_4522_p2;
wire   [0:0] and_ln786_21_fu_4528_p2;
wire   [0:0] and_ln785_2_fu_4504_p2;
wire   [0:0] xor_ln340_2_fu_4540_p2;
wire   [0:0] or_ln340_7_fu_4534_p2;
wire   [0:0] or_ln340_8_fu_4546_p2;
wire   [15:0] select_ln340_2_fu_4552_p3;
wire   [15:0] select_ln388_2_fu_4560_p3;
wire  signed [16:0] sext_ln703_18_fu_4579_p1;
wire  signed [16:0] sext_ln703_17_fu_4576_p1;
wire   [16:0] add_ln1192_13_fu_4582_p2;
wire  signed [17:0] sext_ln703_19_fu_4588_p1;
wire   [17:0] add_ln1192_14_fu_4592_p2;
wire   [15:0] add_ln703_11_fu_4606_p2;
wire   [15:0] add_ln703_9_fu_4611_p2;
wire   [1:0] p_Result_21_3_fu_4624_p4;
wire   [0:0] tmp_90_fu_4616_p3;
wire   [0:0] icmp_ln785_3_fu_4634_p2;
wire   [0:0] tmp_89_fu_4598_p3;
wire   [0:0] or_ln785_3_fu_4640_p2;
wire   [0:0] xor_ln785_3_fu_4646_p2;
wire   [0:0] icmp_ln786_3_fu_4664_p2;
wire   [0:0] xor_ln786_19_fu_4658_p2;
wire   [0:0] or_ln786_3_fu_4670_p2;
wire   [0:0] and_ln786_23_fu_4676_p2;
wire   [0:0] and_ln785_3_fu_4652_p2;
wire   [0:0] xor_ln340_3_fu_4688_p2;
wire   [0:0] or_ln340_10_fu_4682_p2;
wire   [0:0] or_ln340_11_fu_4694_p2;
wire   [15:0] select_ln340_3_fu_4700_p3;
wire   [15:0] select_ln388_3_fu_4708_p3;
wire  signed [16:0] sext_ln703_23_fu_4727_p1;
wire  signed [16:0] sext_ln703_22_fu_4724_p1;
wire   [16:0] add_ln1192_17_fu_4730_p2;
wire  signed [17:0] sext_ln703_24_fu_4736_p1;
wire   [17:0] add_ln1192_18_fu_4740_p2;
wire   [15:0] add_ln703_14_fu_4754_p2;
wire   [15:0] add_ln703_12_fu_4759_p2;
wire   [1:0] p_Result_21_4_fu_4772_p4;
wire   [0:0] tmp_102_fu_4764_p3;
wire   [0:0] icmp_ln785_4_fu_4782_p2;
wire   [0:0] tmp_101_fu_4746_p3;
wire   [0:0] or_ln785_4_fu_4788_p2;
wire   [0:0] xor_ln785_4_fu_4794_p2;
wire   [0:0] icmp_ln786_4_fu_4812_p2;
wire   [0:0] xor_ln786_20_fu_4806_p2;
wire   [0:0] or_ln786_4_fu_4818_p2;
wire   [0:0] and_ln786_25_fu_4824_p2;
wire   [0:0] and_ln785_4_fu_4800_p2;
wire   [0:0] xor_ln340_4_fu_4836_p2;
wire   [0:0] or_ln340_13_fu_4830_p2;
wire   [0:0] or_ln340_14_fu_4842_p2;
wire   [15:0] select_ln340_4_fu_4848_p3;
wire   [15:0] select_ln388_4_fu_4856_p3;
wire  signed [16:0] sext_ln703_28_fu_4875_p1;
wire  signed [16:0] sext_ln703_27_fu_4872_p1;
wire   [16:0] add_ln1192_21_fu_4878_p2;
wire  signed [17:0] sext_ln703_29_fu_4884_p1;
wire   [17:0] add_ln1192_22_fu_4888_p2;
wire   [15:0] add_ln703_17_fu_4902_p2;
wire   [15:0] add_ln703_15_fu_4907_p2;
wire   [1:0] p_Result_21_5_fu_4920_p4;
wire   [0:0] tmp_114_fu_4912_p3;
wire   [0:0] icmp_ln785_5_fu_4930_p2;
wire   [0:0] tmp_113_fu_4894_p3;
wire   [0:0] or_ln785_5_fu_4936_p2;
wire   [0:0] xor_ln785_5_fu_4942_p2;
wire   [0:0] icmp_ln786_5_fu_4960_p2;
wire   [0:0] xor_ln786_21_fu_4954_p2;
wire   [0:0] or_ln786_5_fu_4966_p2;
wire   [0:0] and_ln786_27_fu_4972_p2;
wire   [0:0] and_ln785_5_fu_4948_p2;
wire   [0:0] xor_ln340_5_fu_4984_p2;
wire   [0:0] or_ln340_16_fu_4978_p2;
wire   [0:0] or_ln340_17_fu_4990_p2;
wire   [15:0] select_ln340_5_fu_4996_p3;
wire   [15:0] select_ln388_5_fu_5004_p3;
wire  signed [15:0] select_ln98_13_fu_5023_p3;
wire  signed [15:0] sext_ln703_31_fu_5034_p0;
wire  signed [16:0] sext_ln703_31_fu_5034_p1;
wire  signed [16:0] sext_ln703_30_fu_5030_p1;
wire   [16:0] add_ln1192_24_fu_5038_p2;
wire  signed [15:0] sub0_val_output_6_V_fu_5052_p1;
wire   [15:0] sub0_val_output_6_V_fu_5052_p2;
wire   [0:0] tmp_124_fu_5058_p3;
wire   [0:0] tmp_123_fu_5044_p3;
wire   [0:0] xor_ln786_6_fu_5066_p2;
wire   [0:0] xor_ln340_28_fu_5084_p2;
wire   [0:0] xor_ln340_29_fu_5078_p2;
wire   [0:0] and_ln786_28_fu_5072_p2;
wire   [0:0] or_ln340_18_fu_5090_p2;
wire   [15:0] select_ln340_34_fu_5096_p3;
wire   [15:0] sub0_val_output_6_V_1_fu_5104_p3;
wire  signed [15:0] select_ln98_15_fu_5124_p3;
wire  signed [15:0] sext_ln703_36_fu_5135_p0;
wire  signed [16:0] sext_ln703_36_fu_5135_p1;
wire  signed [16:0] sext_ln703_35_fu_5131_p1;
wire   [16:0] add_ln1192_28_fu_5139_p2;
wire  signed [15:0] sub0_val_output_7_V_fu_5153_p1;
wire   [15:0] sub0_val_output_7_V_fu_5153_p2;
wire   [0:0] tmp_136_fu_5159_p3;
wire   [0:0] tmp_135_fu_5145_p3;
wire   [0:0] xor_ln786_7_fu_5167_p2;
wire   [0:0] xor_ln340_30_fu_5185_p2;
wire   [0:0] xor_ln340_31_fu_5179_p2;
wire   [0:0] and_ln786_30_fu_5173_p2;
wire   [0:0] or_ln340_21_fu_5191_p2;
wire   [15:0] select_ln340_37_fu_5197_p3;
wire   [15:0] sub0_val_output_7_V_1_fu_5205_p3;
wire  signed [16:0] sext_ln703_33_fu_5306_p1;
wire  signed [16:0] sext_ln703_32_fu_5303_p1;
wire   [16:0] add_ln1192_25_fu_5310_p2;
wire  signed [17:0] sext_ln703_34_fu_5316_p1;
wire   [17:0] add_ln1192_26_fu_5320_p2;
wire   [15:0] add_ln703_20_fu_5334_p2;
wire   [1:0] p_Result_21_6_fu_5353_p4;
wire   [0:0] tmp_126_fu_5345_p3;
wire   [0:0] icmp_ln785_6_fu_5363_p2;
wire   [0:0] tmp_125_fu_5326_p3;
wire   [0:0] or_ln785_6_fu_5369_p2;
wire   [0:0] xor_ln785_6_fu_5375_p2;
wire   [0:0] icmp_ln786_6_fu_5393_p2;
wire   [0:0] xor_ln786_22_fu_5387_p2;
wire   [0:0] or_ln786_6_fu_5399_p2;
wire  signed [16:0] sext_ln703_38_fu_5440_p1;
wire  signed [16:0] sext_ln703_37_fu_5437_p1;
wire   [16:0] add_ln1192_29_fu_5444_p2;
wire  signed [17:0] sext_ln703_39_fu_5450_p1;
wire   [17:0] add_ln1192_30_fu_5454_p2;
wire   [15:0] add_ln703_23_fu_5468_p2;
wire   [1:0] p_Result_21_7_fu_5487_p4;
wire   [0:0] tmp_138_fu_5479_p3;
wire   [0:0] icmp_ln785_7_fu_5497_p2;
wire   [0:0] tmp_137_fu_5460_p3;
wire   [0:0] or_ln785_7_fu_5503_p2;
wire   [0:0] xor_ln785_7_fu_5509_p2;
wire   [0:0] icmp_ln786_7_fu_5527_p2;
wire   [0:0] xor_ln786_23_fu_5521_p2;
wire   [0:0] or_ln786_7_fu_5533_p2;
wire  signed [15:0] select_ln98_17_fu_5553_p3;
wire  signed [16:0] sext_ln703_41_fu_5564_p1;
wire  signed [16:0] sext_ln703_40_fu_5560_p1;
wire   [16:0] add_ln1192_32_fu_5567_p2;
wire   [15:0] sub0_val_output_8_V_fu_5581_p2;
wire   [0:0] tmp_148_fu_5586_p3;
wire   [0:0] tmp_147_fu_5573_p3;
wire   [0:0] xor_ln786_8_fu_5594_p2;
wire   [0:0] xor_ln340_32_fu_5612_p2;
wire   [0:0] xor_ln340_33_fu_5606_p2;
wire   [0:0] and_ln786_32_fu_5600_p2;
wire   [0:0] or_ln340_24_fu_5618_p2;
wire   [15:0] select_ln340_40_fu_5624_p3;
wire   [15:0] sub0_val_output_8_V_1_fu_5632_p3;
wire  signed [15:0] select_ln98_19_fu_5652_p3;
wire  signed [16:0] sext_ln703_46_fu_5663_p1;
wire  signed [16:0] sext_ln703_45_fu_5659_p1;
wire   [16:0] add_ln1192_36_fu_5666_p2;
wire   [15:0] sub0_val_output_9_V_fu_5680_p2;
wire   [0:0] tmp_160_fu_5685_p3;
wire   [0:0] tmp_159_fu_5672_p3;
wire   [0:0] xor_ln786_9_fu_5693_p2;
wire   [0:0] xor_ln340_34_fu_5711_p2;
wire   [0:0] xor_ln340_35_fu_5705_p2;
wire   [0:0] and_ln786_34_fu_5699_p2;
wire   [0:0] or_ln340_27_fu_5717_p2;
wire   [15:0] select_ln340_43_fu_5723_p3;
wire   [15:0] sub0_val_output_9_V_1_fu_5731_p3;
wire  signed [15:0] select_ln98_21_fu_5751_p3;
wire  signed [16:0] sext_ln703_51_fu_5762_p1;
wire  signed [16:0] sext_ln703_50_fu_5758_p1;
wire   [16:0] add_ln1192_40_fu_5766_p2;
wire   [15:0] sub0_val_output_10_s_fu_5780_p2;
wire   [0:0] tmp_172_fu_5786_p3;
wire   [0:0] tmp_171_fu_5772_p3;
wire   [0:0] xor_ln786_10_fu_5794_p2;
wire   [0:0] xor_ln340_36_fu_5812_p2;
wire   [0:0] xor_ln340_37_fu_5806_p2;
wire   [0:0] and_ln786_36_fu_5800_p2;
wire   [0:0] or_ln340_30_fu_5818_p2;
wire   [15:0] select_ln340_46_fu_5824_p3;
wire   [15:0] sub0_val_output_10_1_fu_5832_p3;
wire  signed [15:0] select_ln98_23_fu_5852_p3;
wire  signed [16:0] sext_ln703_56_fu_5863_p1;
wire  signed [16:0] sext_ln703_55_fu_5859_p1;
wire   [16:0] add_ln1192_44_fu_5867_p2;
wire   [15:0] sub0_val_output_11_s_fu_5881_p2;
wire   [0:0] tmp_184_fu_5887_p3;
wire   [0:0] tmp_183_fu_5873_p3;
wire   [0:0] xor_ln786_11_fu_5895_p2;
wire   [0:0] xor_ln340_38_fu_5913_p2;
wire   [0:0] xor_ln340_39_fu_5907_p2;
wire   [0:0] and_ln786_38_fu_5901_p2;
wire   [0:0] or_ln340_33_fu_5919_p2;
wire   [15:0] select_ln340_49_fu_5925_p3;
wire   [15:0] sub0_val_output_11_1_fu_5933_p3;
wire  signed [15:0] select_ln98_25_fu_5953_p3;
wire  signed [15:0] sext_ln703_61_fu_5964_p0;
wire  signed [16:0] sext_ln703_61_fu_5964_p1;
wire  signed [16:0] sext_ln703_60_fu_5960_p1;
wire   [16:0] add_ln1192_48_fu_5968_p2;
wire  signed [15:0] sub0_val_output_12_s_fu_5982_p1;
wire   [15:0] sub0_val_output_12_s_fu_5982_p2;
wire   [0:0] tmp_196_fu_5988_p3;
wire   [0:0] tmp_195_fu_5974_p3;
wire   [0:0] xor_ln786_12_fu_5996_p2;
wire   [0:0] xor_ln340_40_fu_6014_p2;
wire   [0:0] xor_ln340_41_fu_6008_p2;
wire   [0:0] and_ln786_40_fu_6002_p2;
wire   [0:0] or_ln340_36_fu_6020_p2;
wire   [15:0] select_ln340_52_fu_6026_p3;
wire   [15:0] sub0_val_output_12_1_fu_6034_p3;
wire  signed [15:0] select_ln98_27_fu_6054_p3;
wire  signed [15:0] sext_ln703_66_fu_6065_p0;
wire  signed [16:0] sext_ln703_66_fu_6065_p1;
wire  signed [16:0] sext_ln703_65_fu_6061_p1;
wire   [16:0] add_ln1192_52_fu_6069_p2;
wire  signed [15:0] sub0_val_output_13_s_fu_6083_p1;
wire   [15:0] sub0_val_output_13_s_fu_6083_p2;
wire   [0:0] tmp_208_fu_6089_p3;
wire   [0:0] tmp_207_fu_6075_p3;
wire   [0:0] xor_ln786_13_fu_6097_p2;
wire   [0:0] xor_ln340_42_fu_6115_p2;
wire   [0:0] xor_ln340_43_fu_6109_p2;
wire   [0:0] and_ln786_42_fu_6103_p2;
wire   [0:0] or_ln340_39_fu_6121_p2;
wire   [15:0] select_ln340_55_fu_6127_p3;
wire   [15:0] sub0_val_output_13_1_fu_6135_p3;
wire   [13:0] trunc_ln708_s_fu_6159_p4;
wire   [0:0] icmp_ln718_fu_6179_p2;
wire   [0:0] tmp_56_fu_6172_p3;
wire   [0:0] tmp_58_fu_6190_p3;
wire   [0:0] or_ln412_fu_6184_p2;
wire   [0:0] and_ln415_fu_6197_p2;
wire  signed [14:0] sext_ln718_fu_6168_p1;
wire   [14:0] zext_ln415_fu_6203_p1;
wire  signed [14:0] add_ln415_fu_6207_p2;
wire   [0:0] tmp_59_fu_6217_p3;
wire   [0:0] xor_ln416_16_fu_6225_p2;
wire   [0:0] tmp_62_fu_6244_p3;
wire   [0:0] xor_ln416_17_fu_6257_p2;
wire   [0:0] or_ln416_16_fu_6262_p2;
wire   [0:0] xor_ln779_fu_6251_p2;
wire   [0:0] or_ln416_fu_6268_p2;
wire   [0:0] and_ln416_fu_6231_p2;
wire   [0:0] tmp_60_fu_6236_p3;
wire   [0:0] and_ln416_16_fu_6274_p2;
wire   [0:0] and_ln781_fu_6279_p2;
wire   [0:0] and_ln786_17_fu_6284_p2;
wire   [0:0] or_ln786_16_fu_6290_p2;
wire  signed [15:0] sext_ln415_fu_6213_p1;
wire   [0:0] tmp_55_fu_6152_p3;
wire   [15:0] select_ln340_17_fu_6296_p3;
wire   [13:0] trunc_ln2_fu_6318_p4;
wire   [0:0] icmp_ln718_1_fu_6338_p2;
wire   [0:0] tmp_68_fu_6331_p3;
wire   [0:0] tmp_70_fu_6349_p3;
wire   [0:0] or_ln412_1_fu_6343_p2;
wire   [0:0] and_ln415_1_fu_6356_p2;
wire  signed [14:0] sext_ln718_1_fu_6327_p1;
wire   [14:0] zext_ln415_1_fu_6362_p1;
wire  signed [14:0] add_ln415_1_fu_6366_p2;
wire   [0:0] tmp_71_fu_6376_p3;
wire   [0:0] xor_ln416_fu_6384_p2;
wire   [0:0] tmp_74_fu_6403_p3;
wire   [0:0] xor_ln416_18_fu_6416_p2;
wire   [0:0] or_ln416_17_fu_6421_p2;
wire   [0:0] xor_ln779_1_fu_6410_p2;
wire   [0:0] or_ln416_1_fu_6427_p2;
wire   [0:0] and_ln416_1_fu_6390_p2;
wire   [0:0] tmp_72_fu_6395_p3;
wire   [0:0] and_ln416_17_fu_6433_p2;
wire   [0:0] and_ln781_1_fu_6438_p2;
wire   [0:0] and_ln786_1_fu_6443_p2;
wire   [0:0] or_ln786_17_fu_6449_p2;
wire  signed [15:0] sext_ln415_1_fu_6372_p1;
wire   [0:0] tmp_67_fu_6311_p3;
wire   [15:0] select_ln340_21_fu_6455_p3;
wire   [13:0] trunc_ln708_1_fu_6477_p4;
wire   [0:0] icmp_ln718_2_fu_6497_p2;
wire   [0:0] tmp_80_fu_6490_p3;
wire   [0:0] tmp_82_fu_6508_p3;
wire   [0:0] or_ln412_2_fu_6502_p2;
wire   [0:0] and_ln415_2_fu_6515_p2;
wire  signed [14:0] sext_ln718_2_fu_6486_p1;
wire   [14:0] zext_ln415_2_fu_6521_p1;
wire  signed [14:0] add_ln415_2_fu_6525_p2;
wire   [0:0] tmp_83_fu_6535_p3;
wire   [0:0] xor_ln416_19_fu_6543_p2;
wire   [0:0] tmp_86_fu_6562_p3;
wire   [0:0] xor_ln416_20_fu_6575_p2;
wire   [0:0] or_ln416_18_fu_6580_p2;
wire   [0:0] xor_ln779_2_fu_6569_p2;
wire   [0:0] or_ln416_2_fu_6586_p2;
wire   [0:0] and_ln416_2_fu_6549_p2;
wire   [0:0] tmp_84_fu_6554_p3;
wire   [0:0] and_ln416_18_fu_6592_p2;
wire   [0:0] and_ln781_2_fu_6597_p2;
wire   [0:0] and_ln786_2_fu_6602_p2;
wire   [0:0] or_ln786_18_fu_6608_p2;
wire  signed [15:0] sext_ln415_2_fu_6531_p1;
wire   [0:0] tmp_79_fu_6470_p3;
wire   [15:0] select_ln340_24_fu_6614_p3;
wire   [0:0] xor_ln340_6_fu_6693_p2;
wire   [0:0] or_ln340_19_fu_6689_p2;
wire   [0:0] or_ln340_20_fu_6698_p2;
wire   [15:0] select_ln340_6_fu_6703_p3;
wire   [15:0] select_ln388_6_fu_6710_p3;
wire   [0:0] xor_ln340_7_fu_6728_p2;
wire   [0:0] or_ln340_22_fu_6724_p2;
wire   [0:0] or_ln340_23_fu_6733_p2;
wire   [15:0] select_ln340_7_fu_6738_p3;
wire   [15:0] select_ln388_7_fu_6745_p3;
wire  signed [16:0] sext_ln703_43_fu_6783_p1;
wire  signed [16:0] sext_ln703_42_fu_6780_p1;
wire   [16:0] add_ln1192_33_fu_6787_p2;
wire  signed [17:0] sext_ln703_44_fu_6793_p1;
wire   [17:0] add_ln1192_34_fu_6797_p2;
wire   [15:0] add_ln703_26_fu_6811_p2;
wire   [1:0] p_Result_21_8_fu_6830_p4;
wire   [0:0] tmp_150_fu_6822_p3;
wire   [0:0] icmp_ln785_8_fu_6840_p2;
wire   [0:0] tmp_149_fu_6803_p3;
wire   [0:0] or_ln785_8_fu_6846_p2;
wire   [0:0] xor_ln785_8_fu_6852_p2;
wire   [0:0] icmp_ln786_8_fu_6870_p2;
wire   [0:0] xor_ln786_24_fu_6864_p2;
wire   [0:0] or_ln786_8_fu_6876_p2;
wire  signed [16:0] sext_ln703_48_fu_6917_p1;
wire  signed [16:0] sext_ln703_47_fu_6914_p1;
wire   [16:0] add_ln1192_37_fu_6921_p2;
wire  signed [17:0] sext_ln703_49_fu_6927_p1;
wire   [17:0] add_ln1192_38_fu_6931_p2;
wire   [15:0] add_ln703_29_fu_6945_p2;
wire   [1:0] p_Result_21_9_fu_6964_p4;
wire   [0:0] tmp_162_fu_6956_p3;
wire   [0:0] icmp_ln785_9_fu_6974_p2;
wire   [0:0] tmp_161_fu_6937_p3;
wire   [0:0] or_ln785_9_fu_6980_p2;
wire   [0:0] xor_ln785_9_fu_6986_p2;
wire   [0:0] icmp_ln786_9_fu_7004_p2;
wire   [0:0] xor_ln786_25_fu_6998_p2;
wire   [0:0] or_ln786_9_fu_7010_p2;
wire  signed [16:0] sext_ln703_53_fu_7051_p1;
wire  signed [16:0] sext_ln703_52_fu_7048_p1;
wire   [16:0] add_ln1192_41_fu_7055_p2;
wire  signed [17:0] sext_ln703_54_fu_7061_p1;
wire   [17:0] add_ln1192_42_fu_7065_p2;
wire   [15:0] add_ln703_32_fu_7079_p2;
wire   [1:0] p_Result_21_s_fu_7098_p4;
wire   [0:0] tmp_174_fu_7090_p3;
wire   [0:0] icmp_ln785_10_fu_7108_p2;
wire   [0:0] tmp_173_fu_7071_p3;
wire   [0:0] or_ln785_10_fu_7114_p2;
wire   [0:0] xor_ln785_10_fu_7120_p2;
wire   [0:0] icmp_ln786_10_fu_7138_p2;
wire   [0:0] xor_ln786_26_fu_7132_p2;
wire   [0:0] or_ln786_10_fu_7144_p2;
wire  signed [16:0] sext_ln703_58_fu_7185_p1;
wire  signed [16:0] sext_ln703_57_fu_7182_p1;
wire   [16:0] add_ln1192_45_fu_7189_p2;
wire  signed [17:0] sext_ln703_59_fu_7195_p1;
wire   [17:0] add_ln1192_46_fu_7199_p2;
wire   [15:0] add_ln703_35_fu_7213_p2;
wire   [1:0] p_Result_21_10_fu_7232_p4;
wire   [0:0] tmp_186_fu_7224_p3;
wire   [0:0] icmp_ln785_11_fu_7242_p2;
wire   [0:0] tmp_185_fu_7205_p3;
wire   [0:0] or_ln785_11_fu_7248_p2;
wire   [0:0] xor_ln785_11_fu_7254_p2;
wire   [0:0] icmp_ln786_11_fu_7272_p2;
wire   [0:0] xor_ln786_27_fu_7266_p2;
wire   [0:0] or_ln786_11_fu_7278_p2;
wire  signed [16:0] sext_ln703_63_fu_7319_p1;
wire  signed [16:0] sext_ln703_62_fu_7316_p1;
wire   [16:0] add_ln1192_49_fu_7323_p2;
wire  signed [17:0] sext_ln703_64_fu_7329_p1;
wire   [17:0] add_ln1192_50_fu_7333_p2;
wire   [15:0] add_ln703_38_fu_7347_p2;
wire   [1:0] p_Result_21_11_fu_7366_p4;
wire   [0:0] tmp_198_fu_7358_p3;
wire   [0:0] icmp_ln785_12_fu_7376_p2;
wire   [0:0] tmp_197_fu_7339_p3;
wire   [0:0] or_ln785_12_fu_7382_p2;
wire   [0:0] xor_ln785_12_fu_7388_p2;
wire   [0:0] icmp_ln786_12_fu_7406_p2;
wire   [0:0] xor_ln786_28_fu_7400_p2;
wire   [0:0] or_ln786_12_fu_7412_p2;
wire  signed [16:0] sext_ln703_68_fu_7453_p1;
wire  signed [16:0] sext_ln703_67_fu_7450_p1;
wire   [16:0] add_ln1192_53_fu_7457_p2;
wire  signed [17:0] sext_ln703_69_fu_7463_p1;
wire   [17:0] add_ln1192_54_fu_7467_p2;
wire   [15:0] add_ln703_41_fu_7481_p2;
wire   [1:0] p_Result_21_12_fu_7500_p4;
wire   [0:0] tmp_210_fu_7492_p3;
wire   [0:0] icmp_ln785_13_fu_7510_p2;
wire   [0:0] tmp_209_fu_7473_p3;
wire   [0:0] or_ln785_13_fu_7516_p2;
wire   [0:0] xor_ln785_13_fu_7522_p2;
wire   [0:0] icmp_ln786_13_fu_7540_p2;
wire   [0:0] xor_ln786_29_fu_7534_p2;
wire   [0:0] or_ln786_13_fu_7546_p2;
wire  signed [15:0] select_ln98_29_fu_7566_p3;
wire  signed [16:0] sext_ln703_71_fu_7577_p1;
wire  signed [16:0] sext_ln703_70_fu_7573_p1;
wire   [16:0] add_ln1192_56_fu_7581_p2;
wire   [15:0] sub0_val_output_14_s_fu_7595_p2;
wire   [0:0] tmp_220_fu_7601_p3;
wire   [0:0] tmp_219_fu_7587_p3;
wire   [0:0] xor_ln786_14_fu_7609_p2;
wire   [0:0] xor_ln340_44_fu_7627_p2;
wire   [0:0] xor_ln340_45_fu_7621_p2;
wire   [0:0] and_ln786_44_fu_7615_p2;
wire   [0:0] or_ln340_42_fu_7633_p2;
wire   [15:0] select_ln340_58_fu_7639_p3;
wire   [15:0] sub0_val_output_14_1_fu_7647_p3;
wire  signed [15:0] select_ln98_31_fu_7667_p3;
wire  signed [16:0] sext_ln703_76_fu_7678_p1;
wire  signed [16:0] sext_ln703_75_fu_7674_p1;
wire   [16:0] add_ln1192_60_fu_7682_p2;
wire   [15:0] sub0_val_output_15_s_fu_7696_p2;
wire   [0:0] tmp_232_fu_7702_p3;
wire   [0:0] tmp_231_fu_7688_p3;
wire   [0:0] xor_ln786_15_fu_7710_p2;
wire   [0:0] xor_ln340_46_fu_7728_p2;
wire   [0:0] xor_ln340_47_fu_7722_p2;
wire   [0:0] and_ln786_46_fu_7716_p2;
wire   [0:0] or_ln340_45_fu_7734_p2;
wire   [15:0] select_ln340_61_fu_7740_p3;
wire   [15:0] sub0_val_output_15_1_fu_7748_p3;
wire   [13:0] trunc_ln708_2_fu_7772_p4;
wire   [0:0] icmp_ln718_3_fu_7792_p2;
wire   [0:0] tmp_92_fu_7785_p3;
wire   [0:0] tmp_94_fu_7803_p3;
wire   [0:0] or_ln412_3_fu_7797_p2;
wire   [0:0] and_ln415_3_fu_7810_p2;
wire  signed [14:0] sext_ln718_3_fu_7781_p1;
wire   [14:0] zext_ln415_3_fu_7816_p1;
wire  signed [14:0] add_ln415_3_fu_7820_p2;
wire   [0:0] tmp_95_fu_7830_p3;
wire   [0:0] xor_ln416_21_fu_7838_p2;
wire   [0:0] tmp_98_fu_7857_p3;
wire   [0:0] xor_ln416_22_fu_7870_p2;
wire   [0:0] or_ln416_19_fu_7875_p2;
wire   [0:0] xor_ln779_3_fu_7864_p2;
wire   [0:0] or_ln416_3_fu_7881_p2;
wire   [0:0] and_ln416_3_fu_7844_p2;
wire   [0:0] tmp_96_fu_7849_p3;
wire   [0:0] and_ln416_19_fu_7887_p2;
wire   [0:0] and_ln781_3_fu_7892_p2;
wire   [0:0] and_ln786_3_fu_7897_p2;
wire   [0:0] or_ln786_19_fu_7903_p2;
wire  signed [15:0] sext_ln415_3_fu_7826_p1;
wire   [0:0] tmp_91_fu_7765_p3;
wire   [15:0] select_ln340_27_fu_7909_p3;
wire   [13:0] trunc_ln708_3_fu_7931_p4;
wire   [0:0] icmp_ln718_4_fu_7951_p2;
wire   [0:0] tmp_104_fu_7944_p3;
wire   [0:0] tmp_106_fu_7962_p3;
wire   [0:0] or_ln412_4_fu_7956_p2;
wire   [0:0] and_ln415_4_fu_7969_p2;
wire  signed [14:0] sext_ln718_4_fu_7940_p1;
wire   [14:0] zext_ln415_4_fu_7975_p1;
wire  signed [14:0] add_ln415_4_fu_7979_p2;
wire   [0:0] tmp_107_fu_7989_p3;
wire   [0:0] xor_ln416_23_fu_7997_p2;
wire   [0:0] tmp_110_fu_8016_p3;
wire   [0:0] xor_ln416_24_fu_8029_p2;
wire   [0:0] or_ln416_20_fu_8034_p2;
wire   [0:0] xor_ln779_4_fu_8023_p2;
wire   [0:0] or_ln416_4_fu_8040_p2;
wire   [0:0] and_ln416_4_fu_8003_p2;
wire   [0:0] tmp_108_fu_8008_p3;
wire   [0:0] and_ln416_20_fu_8046_p2;
wire   [0:0] and_ln781_4_fu_8051_p2;
wire   [0:0] and_ln786_4_fu_8056_p2;
wire   [0:0] or_ln786_20_fu_8062_p2;
wire  signed [15:0] sext_ln415_4_fu_7985_p1;
wire   [0:0] tmp_103_fu_7924_p3;
wire   [15:0] select_ln340_30_fu_8068_p3;
wire   [13:0] trunc_ln708_4_fu_8090_p4;
wire   [0:0] icmp_ln718_5_fu_8110_p2;
wire   [0:0] tmp_116_fu_8103_p3;
wire   [0:0] tmp_118_fu_8121_p3;
wire   [0:0] or_ln412_5_fu_8115_p2;
wire   [0:0] and_ln415_5_fu_8128_p2;
wire  signed [14:0] sext_ln718_5_fu_8099_p1;
wire   [14:0] zext_ln415_5_fu_8134_p1;
wire  signed [14:0] add_ln415_5_fu_8138_p2;
wire   [0:0] tmp_119_fu_8148_p3;
wire   [0:0] xor_ln416_25_fu_8156_p2;
wire   [0:0] tmp_122_fu_8175_p3;
wire   [0:0] xor_ln416_26_fu_8188_p2;
wire   [0:0] or_ln416_21_fu_8193_p2;
wire   [0:0] xor_ln779_5_fu_8182_p2;
wire   [0:0] or_ln416_5_fu_8199_p2;
wire   [0:0] and_ln416_5_fu_8162_p2;
wire   [0:0] tmp_120_fu_8167_p3;
wire   [0:0] and_ln416_21_fu_8205_p2;
wire   [0:0] and_ln781_5_fu_8210_p2;
wire   [0:0] and_ln786_5_fu_8215_p2;
wire   [0:0] or_ln786_21_fu_8221_p2;
wire  signed [15:0] sext_ln415_5_fu_8144_p1;
wire   [0:0] tmp_115_fu_8083_p3;
wire   [15:0] select_ln340_33_fu_8227_p3;
wire   [0:0] xor_ln340_8_fu_8286_p2;
wire   [0:0] or_ln340_25_fu_8282_p2;
wire   [0:0] or_ln340_26_fu_8291_p2;
wire   [15:0] select_ln340_8_fu_8296_p3;
wire   [15:0] select_ln388_8_fu_8303_p3;
wire   [0:0] xor_ln340_9_fu_8342_p2;
wire   [0:0] or_ln340_28_fu_8338_p2;
wire   [0:0] or_ln340_29_fu_8347_p2;
wire   [15:0] select_ln340_9_fu_8352_p3;
wire   [15:0] select_ln388_9_fu_8359_p3;
wire   [0:0] xor_ln340_10_fu_8377_p2;
wire   [0:0] or_ln340_31_fu_8373_p2;
wire   [0:0] or_ln340_32_fu_8382_p2;
wire   [15:0] select_ln340_10_fu_8387_p3;
wire   [15:0] select_ln388_10_fu_8394_p3;
wire   [0:0] xor_ln340_11_fu_8412_p2;
wire   [0:0] or_ln340_34_fu_8408_p2;
wire   [0:0] or_ln340_35_fu_8417_p2;
wire   [15:0] select_ln340_11_fu_8422_p3;
wire   [15:0] select_ln388_11_fu_8429_p3;
wire   [0:0] xor_ln340_12_fu_8447_p2;
wire   [0:0] or_ln340_37_fu_8443_p2;
wire   [0:0] or_ln340_38_fu_8452_p2;
wire   [15:0] select_ln340_12_fu_8457_p3;
wire   [15:0] select_ln388_12_fu_8464_p3;
wire   [0:0] xor_ln340_13_fu_8482_p2;
wire   [0:0] or_ln340_40_fu_8478_p2;
wire   [0:0] or_ln340_41_fu_8487_p2;
wire   [15:0] select_ln340_13_fu_8492_p3;
wire   [15:0] select_ln388_13_fu_8499_p3;
wire  signed [16:0] sext_ln703_73_fu_8537_p1;
wire  signed [16:0] sext_ln703_72_fu_8534_p1;
wire   [16:0] add_ln1192_57_fu_8541_p2;
wire  signed [17:0] sext_ln703_74_fu_8547_p1;
wire   [17:0] add_ln1192_58_fu_8551_p2;
wire   [15:0] add_ln703_44_fu_8565_p2;
wire   [1:0] p_Result_21_13_fu_8584_p4;
wire   [0:0] tmp_222_fu_8576_p3;
wire   [0:0] icmp_ln785_14_fu_8594_p2;
wire   [0:0] tmp_221_fu_8557_p3;
wire   [0:0] or_ln785_14_fu_8600_p2;
wire   [0:0] xor_ln785_14_fu_8606_p2;
wire   [0:0] icmp_ln786_14_fu_8624_p2;
wire   [0:0] xor_ln786_30_fu_8618_p2;
wire   [0:0] or_ln786_14_fu_8630_p2;
wire  signed [16:0] sext_ln703_78_fu_8671_p1;
wire  signed [16:0] sext_ln703_77_fu_8668_p1;
wire   [16:0] add_ln1192_61_fu_8675_p2;
wire  signed [17:0] sext_ln703_79_fu_8681_p1;
wire   [17:0] add_ln1192_62_fu_8685_p2;
wire   [15:0] add_ln703_47_fu_8699_p2;
wire   [1:0] p_Result_21_14_fu_8718_p4;
wire   [0:0] tmp_234_fu_8710_p3;
wire   [0:0] icmp_ln785_15_fu_8728_p2;
wire   [0:0] tmp_233_fu_8691_p3;
wire   [0:0] or_ln785_15_fu_8734_p2;
wire   [0:0] xor_ln785_15_fu_8740_p2;
wire   [0:0] icmp_ln786_15_fu_8758_p2;
wire   [0:0] xor_ln786_31_fu_8752_p2;
wire   [0:0] or_ln786_15_fu_8764_p2;
wire   [13:0] trunc_ln708_5_fu_8788_p4;
wire   [0:0] icmp_ln718_6_fu_8808_p2;
wire   [0:0] tmp_128_fu_8801_p3;
wire   [0:0] tmp_130_fu_8819_p3;
wire   [0:0] or_ln412_6_fu_8813_p2;
wire   [0:0] and_ln415_6_fu_8826_p2;
wire  signed [14:0] sext_ln718_6_fu_8797_p1;
wire   [14:0] zext_ln415_6_fu_8832_p1;
wire  signed [14:0] add_ln415_6_fu_8836_p2;
wire   [0:0] tmp_131_fu_8846_p3;
wire   [0:0] xor_ln416_27_fu_8854_p2;
wire   [0:0] tmp_134_fu_8873_p3;
wire   [0:0] xor_ln416_28_fu_8886_p2;
wire   [0:0] or_ln416_22_fu_8891_p2;
wire   [0:0] xor_ln779_6_fu_8880_p2;
wire   [0:0] or_ln416_6_fu_8897_p2;
wire   [0:0] and_ln416_6_fu_8860_p2;
wire   [0:0] tmp_132_fu_8865_p3;
wire   [0:0] and_ln416_22_fu_8903_p2;
wire   [0:0] and_ln781_6_fu_8908_p2;
wire   [0:0] and_ln786_6_fu_8913_p2;
wire   [0:0] or_ln786_22_fu_8919_p2;
wire  signed [15:0] sext_ln415_6_fu_8842_p1;
wire   [0:0] tmp_127_fu_8781_p3;
wire   [15:0] select_ln340_36_fu_8925_p3;
wire   [13:0] trunc_ln708_6_fu_8947_p4;
wire   [0:0] icmp_ln718_7_fu_8967_p2;
wire   [0:0] tmp_140_fu_8960_p3;
wire   [0:0] tmp_142_fu_8978_p3;
wire   [0:0] or_ln412_7_fu_8972_p2;
wire   [0:0] and_ln415_7_fu_8985_p2;
wire  signed [14:0] sext_ln718_7_fu_8956_p1;
wire   [14:0] zext_ln415_7_fu_8991_p1;
wire  signed [14:0] add_ln415_7_fu_8995_p2;
wire   [0:0] tmp_143_fu_9005_p3;
wire   [0:0] xor_ln416_29_fu_9013_p2;
wire   [0:0] tmp_146_fu_9032_p3;
wire   [0:0] xor_ln416_30_fu_9045_p2;
wire   [0:0] or_ln416_23_fu_9050_p2;
wire   [0:0] xor_ln779_7_fu_9039_p2;
wire   [0:0] or_ln416_7_fu_9056_p2;
wire   [0:0] and_ln416_7_fu_9019_p2;
wire   [0:0] tmp_144_fu_9024_p3;
wire   [0:0] and_ln416_23_fu_9062_p2;
wire   [0:0] and_ln781_7_fu_9067_p2;
wire   [0:0] and_ln786_7_fu_9072_p2;
wire   [0:0] or_ln786_23_fu_9078_p2;
wire  signed [15:0] sext_ln415_7_fu_9001_p1;
wire   [0:0] tmp_139_fu_8940_p3;
wire   [15:0] select_ln340_39_fu_9084_p3;
wire   [13:0] trunc_ln708_7_fu_9106_p4;
wire   [0:0] icmp_ln718_8_fu_9126_p2;
wire   [0:0] tmp_152_fu_9119_p3;
wire   [0:0] tmp_154_fu_9137_p3;
wire   [0:0] or_ln412_8_fu_9131_p2;
wire   [0:0] and_ln415_8_fu_9144_p2;
wire  signed [14:0] sext_ln718_8_fu_9115_p1;
wire   [14:0] zext_ln415_8_fu_9150_p1;
wire  signed [14:0] add_ln415_8_fu_9154_p2;
wire   [0:0] tmp_155_fu_9164_p3;
wire   [0:0] xor_ln416_31_fu_9172_p2;
wire   [0:0] tmp_158_fu_9191_p3;
wire   [0:0] xor_ln416_32_fu_9204_p2;
wire   [0:0] or_ln416_24_fu_9209_p2;
wire   [0:0] xor_ln779_8_fu_9198_p2;
wire   [0:0] or_ln416_8_fu_9215_p2;
wire   [0:0] and_ln416_8_fu_9178_p2;
wire   [0:0] tmp_156_fu_9183_p3;
wire   [0:0] and_ln416_24_fu_9221_p2;
wire   [0:0] and_ln781_8_fu_9226_p2;
wire   [0:0] and_ln786_8_fu_9231_p2;
wire   [0:0] or_ln786_24_fu_9237_p2;
wire  signed [15:0] sext_ln415_8_fu_9160_p1;
wire   [0:0] tmp_151_fu_9099_p3;
wire   [15:0] select_ln340_42_fu_9243_p3;
wire   [0:0] xor_ln340_14_fu_9322_p2;
wire   [0:0] or_ln340_43_fu_9318_p2;
wire   [0:0] or_ln340_44_fu_9327_p2;
wire   [15:0] select_ln340_14_fu_9332_p3;
wire   [15:0] select_ln388_14_fu_9339_p3;
wire   [0:0] xor_ln340_15_fu_9357_p2;
wire   [0:0] or_ln340_46_fu_9353_p2;
wire   [0:0] or_ln340_47_fu_9362_p2;
wire   [15:0] select_ln340_15_fu_9367_p3;
wire   [15:0] select_ln388_15_fu_9374_p3;
wire   [13:0] trunc_ln708_8_fu_9395_p4;
wire   [0:0] icmp_ln718_9_fu_9415_p2;
wire   [0:0] tmp_164_fu_9408_p3;
wire   [0:0] tmp_166_fu_9426_p3;
wire   [0:0] or_ln412_9_fu_9420_p2;
wire   [0:0] and_ln415_9_fu_9433_p2;
wire  signed [14:0] sext_ln718_9_fu_9404_p1;
wire   [14:0] zext_ln415_9_fu_9439_p1;
wire  signed [14:0] add_ln415_9_fu_9443_p2;
wire   [0:0] tmp_167_fu_9453_p3;
wire   [0:0] xor_ln416_33_fu_9461_p2;
wire   [0:0] tmp_170_fu_9480_p3;
wire   [0:0] xor_ln416_34_fu_9493_p2;
wire   [0:0] or_ln416_25_fu_9498_p2;
wire   [0:0] xor_ln779_9_fu_9487_p2;
wire   [0:0] or_ln416_9_fu_9504_p2;
wire   [0:0] and_ln416_9_fu_9467_p2;
wire   [0:0] tmp_168_fu_9472_p3;
wire   [0:0] and_ln416_25_fu_9510_p2;
wire   [0:0] and_ln781_9_fu_9515_p2;
wire   [0:0] and_ln786_9_fu_9520_p2;
wire   [0:0] or_ln786_25_fu_9526_p2;
wire  signed [15:0] sext_ln415_9_fu_9449_p1;
wire   [0:0] tmp_163_fu_9388_p3;
wire   [15:0] select_ln340_45_fu_9532_p3;
wire   [13:0] trunc_ln708_9_fu_9554_p4;
wire   [0:0] icmp_ln718_10_fu_9574_p2;
wire   [0:0] tmp_176_fu_9567_p3;
wire   [0:0] tmp_178_fu_9585_p3;
wire   [0:0] or_ln412_10_fu_9579_p2;
wire   [0:0] and_ln415_10_fu_9592_p2;
wire  signed [14:0] sext_ln718_10_fu_9563_p1;
wire   [14:0] zext_ln415_10_fu_9598_p1;
wire  signed [14:0] add_ln415_10_fu_9602_p2;
wire   [0:0] tmp_179_fu_9612_p3;
wire   [0:0] xor_ln416_35_fu_9620_p2;
wire   [0:0] tmp_182_fu_9639_p3;
wire   [0:0] xor_ln416_36_fu_9652_p2;
wire   [0:0] or_ln416_26_fu_9657_p2;
wire   [0:0] xor_ln779_10_fu_9646_p2;
wire   [0:0] or_ln416_10_fu_9663_p2;
wire   [0:0] and_ln416_10_fu_9626_p2;
wire   [0:0] tmp_180_fu_9631_p3;
wire   [0:0] and_ln416_26_fu_9669_p2;
wire   [0:0] and_ln781_10_fu_9674_p2;
wire   [0:0] and_ln786_10_fu_9679_p2;
wire   [0:0] or_ln786_26_fu_9685_p2;
wire  signed [15:0] sext_ln415_10_fu_9608_p1;
wire   [0:0] tmp_175_fu_9547_p3;
wire   [15:0] select_ln340_48_fu_9691_p3;
wire   [13:0] trunc_ln708_10_fu_9713_p4;
wire   [0:0] icmp_ln718_11_fu_9733_p2;
wire   [0:0] tmp_188_fu_9726_p3;
wire   [0:0] tmp_190_fu_9744_p3;
wire   [0:0] or_ln412_11_fu_9738_p2;
wire   [0:0] and_ln415_11_fu_9751_p2;
wire  signed [14:0] sext_ln718_11_fu_9722_p1;
wire   [14:0] zext_ln415_11_fu_9757_p1;
wire  signed [14:0] add_ln415_11_fu_9761_p2;
wire   [0:0] tmp_191_fu_9771_p3;
wire   [0:0] xor_ln416_37_fu_9779_p2;
wire   [0:0] tmp_194_fu_9798_p3;
wire   [0:0] xor_ln416_38_fu_9811_p2;
wire   [0:0] or_ln416_27_fu_9816_p2;
wire   [0:0] xor_ln779_11_fu_9805_p2;
wire   [0:0] or_ln416_11_fu_9822_p2;
wire   [0:0] and_ln416_11_fu_9785_p2;
wire   [0:0] tmp_192_fu_9790_p3;
wire   [0:0] and_ln416_27_fu_9828_p2;
wire   [0:0] and_ln781_11_fu_9833_p2;
wire   [0:0] and_ln786_11_fu_9838_p2;
wire   [0:0] or_ln786_27_fu_9844_p2;
wire  signed [15:0] sext_ln415_11_fu_9767_p1;
wire   [0:0] tmp_187_fu_9706_p3;
wire   [15:0] select_ln340_51_fu_9850_p3;
wire   [13:0] trunc_ln708_11_fu_9932_p4;
wire   [0:0] icmp_ln718_12_fu_9952_p2;
wire   [0:0] tmp_200_fu_9945_p3;
wire   [0:0] tmp_202_fu_9963_p3;
wire   [0:0] or_ln412_12_fu_9957_p2;
wire   [0:0] and_ln415_12_fu_9970_p2;
wire  signed [14:0] sext_ln718_12_fu_9941_p1;
wire   [14:0] zext_ln415_12_fu_9976_p1;
wire  signed [14:0] add_ln415_12_fu_9980_p2;
wire   [0:0] tmp_203_fu_9990_p3;
wire   [0:0] xor_ln416_39_fu_9998_p2;
wire   [0:0] tmp_206_fu_10017_p3;
wire   [0:0] xor_ln416_40_fu_10030_p2;
wire   [0:0] or_ln416_28_fu_10035_p2;
wire   [0:0] xor_ln779_12_fu_10024_p2;
wire   [0:0] or_ln416_12_fu_10041_p2;
wire   [0:0] and_ln416_12_fu_10004_p2;
wire   [0:0] tmp_204_fu_10009_p3;
wire   [0:0] and_ln416_28_fu_10047_p2;
wire   [0:0] and_ln781_12_fu_10052_p2;
wire   [0:0] and_ln786_12_fu_10057_p2;
wire   [0:0] or_ln786_28_fu_10063_p2;
wire  signed [15:0] sext_ln415_12_fu_9986_p1;
wire   [0:0] tmp_199_fu_9925_p3;
wire   [15:0] select_ln340_54_fu_10069_p3;
wire   [13:0] trunc_ln708_12_fu_10091_p4;
wire   [0:0] icmp_ln718_13_fu_10111_p2;
wire   [0:0] tmp_212_fu_10104_p3;
wire   [0:0] tmp_214_fu_10122_p3;
wire   [0:0] or_ln412_13_fu_10116_p2;
wire   [0:0] and_ln415_13_fu_10129_p2;
wire  signed [14:0] sext_ln718_13_fu_10100_p1;
wire   [14:0] zext_ln415_13_fu_10135_p1;
wire  signed [14:0] add_ln415_13_fu_10139_p2;
wire   [0:0] tmp_215_fu_10149_p3;
wire   [0:0] xor_ln416_41_fu_10157_p2;
wire   [0:0] tmp_218_fu_10176_p3;
wire   [0:0] xor_ln416_42_fu_10189_p2;
wire   [0:0] or_ln416_29_fu_10194_p2;
wire   [0:0] xor_ln779_13_fu_10183_p2;
wire   [0:0] or_ln416_13_fu_10200_p2;
wire   [0:0] and_ln416_13_fu_10163_p2;
wire   [0:0] tmp_216_fu_10168_p3;
wire   [0:0] and_ln416_29_fu_10206_p2;
wire   [0:0] and_ln781_13_fu_10211_p2;
wire   [0:0] and_ln786_13_fu_10216_p2;
wire   [0:0] or_ln786_29_fu_10222_p2;
wire  signed [15:0] sext_ln415_13_fu_10145_p1;
wire   [0:0] tmp_211_fu_10084_p3;
wire   [15:0] select_ln340_57_fu_10228_p3;
wire   [13:0] trunc_ln708_13_fu_10250_p4;
wire   [0:0] icmp_ln718_14_fu_10270_p2;
wire   [0:0] tmp_224_fu_10263_p3;
wire   [0:0] tmp_226_fu_10281_p3;
wire   [0:0] or_ln412_14_fu_10275_p2;
wire   [0:0] and_ln415_14_fu_10288_p2;
wire  signed [14:0] sext_ln718_14_fu_10259_p1;
wire   [14:0] zext_ln415_14_fu_10294_p1;
wire  signed [14:0] add_ln415_14_fu_10298_p2;
wire   [0:0] tmp_227_fu_10308_p3;
wire   [0:0] xor_ln416_43_fu_10316_p2;
wire   [0:0] tmp_230_fu_10335_p3;
wire   [0:0] xor_ln416_44_fu_10348_p2;
wire   [0:0] or_ln416_30_fu_10353_p2;
wire   [0:0] xor_ln779_14_fu_10342_p2;
wire   [0:0] or_ln416_14_fu_10359_p2;
wire   [0:0] and_ln416_14_fu_10322_p2;
wire   [0:0] tmp_228_fu_10327_p3;
wire   [0:0] and_ln416_30_fu_10365_p2;
wire   [0:0] and_ln781_14_fu_10370_p2;
wire   [0:0] and_ln786_14_fu_10375_p2;
wire   [0:0] or_ln786_30_fu_10381_p2;
wire  signed [15:0] sext_ln415_14_fu_10304_p1;
wire   [0:0] tmp_223_fu_10243_p3;
wire   [15:0] select_ln340_60_fu_10387_p3;
wire   [13:0] trunc_ln708_14_fu_10429_p4;
wire   [0:0] icmp_ln718_15_fu_10449_p2;
wire   [0:0] tmp_236_fu_10442_p3;
wire   [0:0] tmp_238_fu_10460_p3;
wire   [0:0] or_ln412_15_fu_10454_p2;
wire   [0:0] and_ln415_15_fu_10467_p2;
wire  signed [14:0] sext_ln718_15_fu_10438_p1;
wire   [14:0] zext_ln415_15_fu_10473_p1;
wire  signed [14:0] add_ln415_15_fu_10477_p2;
wire   [0:0] tmp_239_fu_10487_p3;
wire   [0:0] xor_ln416_45_fu_10495_p2;
wire   [0:0] tmp_242_fu_10514_p3;
wire   [0:0] xor_ln416_46_fu_10527_p2;
wire   [0:0] or_ln416_31_fu_10532_p2;
wire   [0:0] xor_ln779_15_fu_10521_p2;
wire   [0:0] or_ln416_15_fu_10538_p2;
wire   [0:0] and_ln416_15_fu_10501_p2;
wire   [0:0] tmp_240_fu_10506_p3;
wire   [0:0] and_ln416_31_fu_10544_p2;
wire   [0:0] and_ln781_15_fu_10549_p2;
wire   [0:0] and_ln786_15_fu_10554_p2;
wire   [0:0] or_ln786_31_fu_10560_p2;
wire  signed [15:0] sext_ln415_15_fu_10483_p1;
wire   [0:0] tmp_235_fu_10422_p3;
wire   [15:0] select_ln340_63_fu_10566_p3;
wire   [0:0] icmp_ln144_1_fu_10581_p2;
wire   [5:0] mul_ln1118_fu_10592_p0;
wire   [5:0] mul_ln1118_1_fu_10601_p0;
wire   [5:0] mul_ln1118_2_fu_10610_p0;
wire   [5:0] mul_ln1118_3_fu_10619_p0;
wire   [5:0] mul_ln1118_4_fu_10628_p0;
wire   [5:0] mul_ln1118_5_fu_10637_p0;
wire   [5:0] mul_ln1118_6_fu_10646_p0;
wire   [5:0] mul_ln1118_7_fu_10655_p0;
wire   [5:0] mul_ln1118_8_fu_10664_p0;
wire   [5:0] mul_ln1118_9_fu_10673_p0;
wire   [5:0] mul_ln1118_10_fu_10682_p0;
wire   [5:0] mul_ln1118_11_fu_10691_p0;
wire   [5:0] mul_ln1118_12_fu_10700_p0;
wire   [5:0] mul_ln1118_13_fu_10709_p0;
wire   [5:0] mul_ln1118_14_fu_10718_p0;
wire   [5:0] mul_ln1118_15_fu_10727_p0;
wire    ap_CS_fsm_state33;
reg    ap_block_state33;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] mul_ln203_fu_2799_p00;
reg    ap_condition_31125;
reg    ap_condition_3839;
reg    ap_condition_31131;
reg    ap_condition_31135;
reg    ap_condition_31139;
reg    ap_condition_31143;
reg    ap_condition_31147;
reg    ap_condition_31151;
reg    ap_condition_31155;
reg    ap_condition_31158;
reg    ap_condition_31161;
reg    ap_condition_31164;
reg    ap_condition_31167;
reg    ap_condition_31170;
reg    ap_condition_31174;
reg    ap_condition_31177;
reg    ap_condition_31180;
reg    ap_condition_31183;
reg    ap_condition_31186;
reg    ap_condition_31190;
reg    ap_condition_31193;
reg    ap_condition_31196;
reg    ap_condition_31199;
reg    ap_condition_31202;
reg    ap_condition_31206;
reg    ap_condition_31209;
reg    ap_condition_31212;
reg    ap_condition_31215;
reg    ap_condition_31218;
reg    ap_condition_31222;
reg    ap_condition_31225;
reg    ap_condition_31228;
reg    ap_condition_31231;
reg    ap_condition_31234;
reg    ap_condition_29840;
reg    ap_condition_31242;
reg    ap_condition_31248;
reg    ap_condition_1338;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 inStream_V_data_0_sel_rd = 1'b0;
#0 inStream_V_data_0_sel_wr = 1'b0;
#0 inStream_V_data_0_state = 2'd0;
#0 inStream_V_keep_V_0_sel_rd = 1'b0;
#0 inStream_V_keep_V_0_sel_wr = 1'b0;
#0 inStream_V_keep_V_0_state = 2'd0;
#0 inStream_V_strb_V_0_sel_rd = 1'b0;
#0 inStream_V_strb_V_0_sel_wr = 1'b0;
#0 inStream_V_strb_V_0_state = 2'd0;
#0 inStream_V_user_V_0_sel_rd = 1'b0;
#0 inStream_V_user_V_0_sel_wr = 1'b0;
#0 inStream_V_user_V_0_state = 2'd0;
#0 inStream_V_id_V_0_sel_rd = 1'b0;
#0 inStream_V_id_V_0_sel_wr = 1'b0;
#0 inStream_V_id_V_0_state = 2'd0;
#0 inStream_V_dest_V_0_sel_rd = 1'b0;
#0 inStream_V_dest_V_0_sel_wr = 1'b0;
#0 inStream_V_dest_V_0_state = 2'd0;
#0 outStream_V_data_1_sel_rd = 1'b0;
#0 outStream_V_data_1_sel_wr = 1'b0;
#0 outStream_V_data_1_state = 2'd0;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_sel_wr = 1'b0;
#0 outStream_V_keep_V_1_state = 2'd0;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_sel_wr = 1'b0;
#0 outStream_V_strb_V_1_state = 2'd0;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_sel_wr = 1'b0;
#0 outStream_V_user_V_1_state = 2'd0;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'd0;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_sel_wr = 1'b0;
#0 outStream_V_id_V_1_state = 2'd0;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_sel_wr = 1'b0;
#0 outStream_V_dest_V_1_state = 2'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 grp_window_macc_fu_1132_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1148_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1164_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1180_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1196_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_1212_ap_start_reg = 1'b0;
#0 grp_out_stream_merge_fu_1228_ap_start_reg = 1'b0;
end

yolo_conv_top_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
yolo_conv_top_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_address0),
    .ce0(line_buff_group_0_va_ce0),
    .we0(line_buff_group_0_va_we0),
    .d0(line_buff_group_0_va_1_q0),
    .q0(line_buff_group_0_va_q0),
    .address1(line_buff_group_0_va_address1),
    .ce1(line_buff_group_0_va_ce1),
    .q1(line_buff_group_0_va_q1)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_1_address0),
    .ce0(line_buff_group_0_va_1_ce0),
    .we0(line_buff_group_0_va_1_we0),
    .d0(line_buff_group_0_va_2_q0),
    .q0(line_buff_group_0_va_1_q0),
    .address1(line_buff_group_0_va_1_address1),
    .ce1(line_buff_group_0_va_1_ce1),
    .q1(line_buff_group_0_va_1_q1)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_2_address0),
    .ce0(line_buff_group_0_va_2_ce0),
    .we0(line_buff_group_0_va_2_we0),
    .d0(ap_phi_reg_pp0_iter0_p_0_reg_1117),
    .q0(line_buff_group_0_va_2_q0),
    .address1(line_buff_group_0_va_2_address1),
    .ce1(line_buff_group_0_va_2_ce1),
    .q1(line_buff_group_0_va_2_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_address0),
    .ce0(line_buff_group_1_va_ce0),
    .we0(line_buff_group_1_va_we0),
    .d0(line_buff_group_1_va_1_q0),
    .q0(line_buff_group_1_va_q0),
    .address1(line_buff_group_1_va_address1),
    .ce1(line_buff_group_1_va_ce1),
    .q1(line_buff_group_1_va_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_1_address0),
    .ce0(line_buff_group_1_va_1_ce0),
    .we0(line_buff_group_1_va_1_we0),
    .d0(line_buff_group_1_va_2_q0),
    .q0(line_buff_group_1_va_1_q0),
    .address1(line_buff_group_1_va_1_address1),
    .ce1(line_buff_group_1_va_1_ce1),
    .q1(line_buff_group_1_va_1_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_2_address0),
    .ce0(line_buff_group_1_va_2_ce0),
    .we0(line_buff_group_1_va_2_we0),
    .d0(ap_phi_reg_pp0_iter0_p_017_reg_1102),
    .q0(line_buff_group_1_va_2_q0),
    .address1(line_buff_group_1_va_2_address1),
    .ce1(line_buff_group_1_va_2_ce1),
    .q1(line_buff_group_1_va_2_q1)
);

window_macc grp_window_macc_fu_1132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1132_ap_start),
    .ap_done(grp_window_macc_fu_1132_ap_done),
    .ap_idle(grp_window_macc_fu_1132_ap_idle),
    .ap_ready(grp_window_macc_fu_1132_ap_ready),
    .ap_ce(grp_window_macc_fu_1132_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1132_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1132_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1132_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1132_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1132_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1132_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1132_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1132_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1132_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1132_weight_V_offset),
    .ap_return(grp_window_macc_fu_1132_ap_return)
);

window_macc grp_window_macc_fu_1148(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1148_ap_start),
    .ap_done(grp_window_macc_fu_1148_ap_done),
    .ap_idle(grp_window_macc_fu_1148_ap_idle),
    .ap_ready(grp_window_macc_fu_1148_ap_ready),
    .ap_ce(grp_window_macc_fu_1148_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1148_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1148_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1148_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1148_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1148_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1148_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1148_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1148_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1148_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1148_weight_V_offset),
    .ap_return(grp_window_macc_fu_1148_ap_return)
);

window_macc grp_window_macc_fu_1164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1164_ap_start),
    .ap_done(grp_window_macc_fu_1164_ap_done),
    .ap_idle(grp_window_macc_fu_1164_ap_idle),
    .ap_ready(grp_window_macc_fu_1164_ap_ready),
    .ap_ce(grp_window_macc_fu_1164_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1164_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1164_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1164_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1164_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1164_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1164_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1164_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1164_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1164_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1164_weight_V_offset),
    .ap_return(grp_window_macc_fu_1164_ap_return)
);

window_macc grp_window_macc_fu_1180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1180_ap_start),
    .ap_done(grp_window_macc_fu_1180_ap_done),
    .ap_idle(grp_window_macc_fu_1180_ap_idle),
    .ap_ready(grp_window_macc_fu_1180_ap_ready),
    .ap_ce(grp_window_macc_fu_1180_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1180_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1180_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1180_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1180_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1180_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1180_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1180_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1180_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1180_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1180_weight_V_offset),
    .ap_return(grp_window_macc_fu_1180_ap_return)
);

window_macc grp_window_macc_fu_1196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1196_ap_start),
    .ap_done(grp_window_macc_fu_1196_ap_done),
    .ap_idle(grp_window_macc_fu_1196_ap_idle),
    .ap_ready(grp_window_macc_fu_1196_ap_ready),
    .ap_ce(grp_window_macc_fu_1196_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1196_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1196_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1196_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1196_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1196_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1196_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1196_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1196_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1196_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1196_weight_V_offset),
    .ap_return(grp_window_macc_fu_1196_ap_return)
);

window_macc grp_window_macc_fu_1212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_1212_ap_start),
    .ap_done(grp_window_macc_fu_1212_ap_done),
    .ap_idle(grp_window_macc_fu_1212_ap_idle),
    .ap_ready(grp_window_macc_fu_1212_ap_ready),
    .ap_ce(grp_window_macc_fu_1212_ap_ce),
    .window_0_0_val_V_r(grp_window_macc_fu_1212_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_1212_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_1212_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_1212_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_1212_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_1212_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_1212_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_1212_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_1212_window_2_2_val_V_r),
    .weight_V_offset(grp_window_macc_fu_1212_weight_V_offset),
    .ap_return(grp_window_macc_fu_1212_ap_return)
);

out_stream_merge grp_out_stream_merge_fu_1228(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_out_stream_merge_fu_1228_ap_start),
    .ap_done(grp_out_stream_merge_fu_1228_ap_done),
    .ap_idle(grp_out_stream_merge_fu_1228_ap_idle),
    .ap_ready(grp_out_stream_merge_fu_1228_ap_ready),
    .out_stream_group_13_V_V_dout(out_stream_group_13_dout),
    .out_stream_group_13_V_V_empty_n(out_stream_group_13_empty_n),
    .out_stream_group_13_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_13_V_V_read),
    .out_stream_group_5_V_V_dout(out_stream_group_5_s_dout),
    .out_stream_group_5_V_V_empty_n(out_stream_group_5_s_empty_n),
    .out_stream_group_5_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_5_V_V_read),
    .out_stream_group_14_V_V_dout(out_stream_group_14_dout),
    .out_stream_group_14_V_V_empty_n(out_stream_group_14_empty_n),
    .out_stream_group_14_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_14_V_V_read),
    .out_stream_group_6_V_V_dout(out_stream_group_6_s_dout),
    .out_stream_group_6_V_V_empty_n(out_stream_group_6_s_empty_n),
    .out_stream_group_6_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_6_V_V_read),
    .out_stream_group_15_V_V_dout(out_stream_group_15_dout),
    .out_stream_group_15_V_V_empty_n(out_stream_group_15_empty_n),
    .out_stream_group_15_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_15_V_V_read),
    .out_stream_group_7_V_V_dout(out_stream_group_7_s_dout),
    .out_stream_group_7_V_V_empty_n(out_stream_group_7_s_empty_n),
    .out_stream_group_7_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_7_V_V_read),
    .outStream_TREADY(grp_out_stream_merge_fu_1228_outStream_TREADY),
    .ap_ce(grp_out_stream_merge_fu_1228_ap_ce),
    .out_stream_group_0_V_V_dout(out_stream_group_0_s_dout),
    .out_stream_group_0_V_V_empty_n(out_stream_group_0_s_empty_n),
    .out_stream_group_0_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_0_V_V_read),
    .out_stream_group_1_V_V_dout(out_stream_group_1_s_dout),
    .out_stream_group_1_V_V_empty_n(out_stream_group_1_s_empty_n),
    .out_stream_group_1_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_1_V_V_read),
    .out_stream_group_2_V_V_dout(out_stream_group_2_s_dout),
    .out_stream_group_2_V_V_empty_n(out_stream_group_2_s_empty_n),
    .out_stream_group_2_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_2_V_V_read),
    .out_stream_group_3_V_V_dout(out_stream_group_3_s_dout),
    .out_stream_group_3_V_V_empty_n(out_stream_group_3_s_empty_n),
    .out_stream_group_3_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_3_V_V_read),
    .out_stream_group_4_V_V_dout(out_stream_group_4_s_dout),
    .out_stream_group_4_V_V_empty_n(out_stream_group_4_s_empty_n),
    .out_stream_group_4_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_4_V_V_read),
    .out_stream_group_8_V_V_dout(out_stream_group_8_s_dout),
    .out_stream_group_8_V_V_empty_n(out_stream_group_8_s_empty_n),
    .out_stream_group_8_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_8_V_V_read),
    .out_stream_group_9_V_V_dout(out_stream_group_9_s_dout),
    .out_stream_group_9_V_V_empty_n(out_stream_group_9_s_empty_n),
    .out_stream_group_9_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_9_V_V_read),
    .out_stream_group_10_V_V_dout(out_stream_group_10_dout),
    .out_stream_group_10_V_V_empty_n(out_stream_group_10_empty_n),
    .out_stream_group_10_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_10_V_V_read),
    .out_stream_group_11_V_V_dout(out_stream_group_11_dout),
    .out_stream_group_11_V_V_empty_n(out_stream_group_11_empty_n),
    .out_stream_group_11_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_11_V_V_read),
    .out_stream_group_12_V_V_dout(out_stream_group_12_dout),
    .out_stream_group_12_V_V_empty_n(out_stream_group_12_empty_n),
    .out_stream_group_12_V_V_read(grp_out_stream_merge_fu_1228_out_stream_group_12_V_V_read),
    .outStream_TDATA(grp_out_stream_merge_fu_1228_outStream_TDATA),
    .outStream_TVALID(grp_out_stream_merge_fu_1228_outStream_TVALID),
    .outStream_TKEEP(grp_out_stream_merge_fu_1228_outStream_TKEEP),
    .outStream_TSTRB(grp_out_stream_merge_fu_1228_outStream_TSTRB),
    .outStream_TUSER(grp_out_stream_merge_fu_1228_outStream_TUSER),
    .outStream_TLAST(grp_out_stream_merge_fu_1228_outStream_TLAST),
    .outStream_TID(grp_out_stream_merge_fu_1228_outStream_TID),
    .outStream_TDEST(grp_out_stream_merge_fu_1228_outStream_TDEST),
    .input_ch_idx(select_ln49_reg_11209_pp0_iter4_reg),
    .curr_input_keep_V(tmp_keep_V_load_reg_12525_pp0_iter3_reg),
    .curr_input_strb_V(tmp_strb_V_load_reg_12530_pp0_iter3_reg),
    .curr_input_user_V(tmp_user_V_load_reg_12535_pp0_iter3_reg),
    .curr_input_id_V(tmp_id_V_load_reg_12540_pp0_iter3_reg),
    .curr_input_dest_V(tmp_dest_V_load_reg_12545_pp0_iter3_reg),
    .last_V(grp_out_stream_merge_fu_1228_last_V),
    .out_stream_group_0_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_0_V_V_blk_n),
    .out_stream_group_1_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_1_V_V_blk_n),
    .out_stream_group_2_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_2_V_V_blk_n),
    .out_stream_group_3_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_3_V_V_blk_n),
    .out_stream_group_4_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_4_V_V_blk_n),
    .out_stream_group_5_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_5_V_V_blk_n),
    .out_stream_group_6_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_6_V_V_blk_n),
    .out_stream_group_7_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_7_V_V_blk_n),
    .out_stream_group_8_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_8_V_V_blk_n),
    .out_stream_group_9_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_9_V_V_blk_n),
    .out_stream_group_10_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_10_V_V_blk_n),
    .out_stream_group_11_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_11_V_V_blk_n),
    .out_stream_group_12_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_12_V_V_blk_n),
    .out_stream_group_13_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_13_V_V_blk_n),
    .out_stream_group_14_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_14_V_V_blk_n),
    .out_stream_group_15_V_V_blk_n(grp_out_stream_merge_fu_1228_out_stream_group_15_V_V_blk_n),
    .outStream_TDATA_blk_n(grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n)
);

fork_window grp_fork_window_fu_1269(
    .ap_ready(grp_fork_window_fu_1269_ap_ready),
    .window_group_0_val_s(grp_fork_window_fu_1269_window_group_0_val_s),
    .window_group_0_val_9(grp_fork_window_fu_1269_window_group_0_val_9),
    .window_group_0_val_10(grp_fork_window_fu_1269_window_group_0_val_10),
    .window_group_0_val_11(grp_fork_window_fu_1269_window_group_0_val_11),
    .window_group_0_val_12(grp_fork_window_fu_1269_window_group_0_val_12),
    .window_group_0_val_13(grp_fork_window_fu_1269_window_group_0_val_13),
    .window_group_0_val_14(grp_fork_window_fu_1269_window_group_0_val_14),
    .window_group_0_val_15(grp_fork_window_fu_1269_window_group_0_val_15),
    .window_group_0_val_16(grp_fork_window_fu_1269_window_group_0_val_16),
    .ap_return_0(grp_fork_window_fu_1269_ap_return_0),
    .ap_return_1(grp_fork_window_fu_1269_ap_return_1),
    .ap_return_2(grp_fork_window_fu_1269_ap_return_2),
    .ap_return_3(grp_fork_window_fu_1269_ap_return_3),
    .ap_return_4(grp_fork_window_fu_1269_ap_return_4),
    .ap_return_5(grp_fork_window_fu_1269_ap_return_5),
    .ap_return_6(grp_fork_window_fu_1269_ap_return_6),
    .ap_return_7(grp_fork_window_fu_1269_ap_return_7),
    .ap_return_8(grp_fork_window_fu_1269_ap_return_8),
    .ap_return_9(grp_fork_window_fu_1269_ap_return_9),
    .ap_return_10(grp_fork_window_fu_1269_ap_return_10),
    .ap_return_11(grp_fork_window_fu_1269_ap_return_11),
    .ap_return_12(grp_fork_window_fu_1269_ap_return_12),
    .ap_return_13(grp_fork_window_fu_1269_ap_return_13),
    .ap_return_14(grp_fork_window_fu_1269_ap_return_14),
    .ap_return_15(grp_fork_window_fu_1269_ap_return_15),
    .ap_return_16(grp_fork_window_fu_1269_ap_return_16),
    .ap_return_17(grp_fork_window_fu_1269_ap_return_17),
    .ap_return_18(grp_fork_window_fu_1269_ap_return_18),
    .ap_return_19(grp_fork_window_fu_1269_ap_return_19),
    .ap_return_20(grp_fork_window_fu_1269_ap_return_20),
    .ap_return_21(grp_fork_window_fu_1269_ap_return_21),
    .ap_return_22(grp_fork_window_fu_1269_ap_return_22),
    .ap_return_23(grp_fork_window_fu_1269_ap_return_23),
    .ap_return_24(grp_fork_window_fu_1269_ap_return_24),
    .ap_return_25(grp_fork_window_fu_1269_ap_return_25),
    .ap_return_26(grp_fork_window_fu_1269_ap_return_26),
    .ap_return_27(grp_fork_window_fu_1269_ap_return_27),
    .ap_return_28(grp_fork_window_fu_1269_ap_return_28),
    .ap_return_29(grp_fork_window_fu_1269_ap_return_29),
    .ap_return_30(grp_fork_window_fu_1269_ap_return_30),
    .ap_return_31(grp_fork_window_fu_1269_ap_return_31),
    .ap_return_32(grp_fork_window_fu_1269_ap_return_32),
    .ap_return_33(grp_fork_window_fu_1269_ap_return_33),
    .ap_return_34(grp_fork_window_fu_1269_ap_return_34),
    .ap_return_35(grp_fork_window_fu_1269_ap_return_35),
    .ap_return_36(grp_fork_window_fu_1269_ap_return_36),
    .ap_return_37(grp_fork_window_fu_1269_ap_return_37),
    .ap_return_38(grp_fork_window_fu_1269_ap_return_38),
    .ap_return_39(grp_fork_window_fu_1269_ap_return_39),
    .ap_return_40(grp_fork_window_fu_1269_ap_return_40),
    .ap_return_41(grp_fork_window_fu_1269_ap_return_41),
    .ap_return_42(grp_fork_window_fu_1269_ap_return_42),
    .ap_return_43(grp_fork_window_fu_1269_ap_return_43),
    .ap_return_44(grp_fork_window_fu_1269_ap_return_44),
    .ap_return_45(grp_fork_window_fu_1269_ap_return_45),
    .ap_return_46(grp_fork_window_fu_1269_ap_return_46),
    .ap_return_47(grp_fork_window_fu_1269_ap_return_47),
    .ap_return_48(grp_fork_window_fu_1269_ap_return_48),
    .ap_return_49(grp_fork_window_fu_1269_ap_return_49),
    .ap_return_50(grp_fork_window_fu_1269_ap_return_50),
    .ap_return_51(grp_fork_window_fu_1269_ap_return_51),
    .ap_return_52(grp_fork_window_fu_1269_ap_return_52),
    .ap_return_53(grp_fork_window_fu_1269_ap_return_53),
    .ap_return_54(grp_fork_window_fu_1269_ap_return_54),
    .ap_return_55(grp_fork_window_fu_1269_ap_return_55),
    .ap_return_56(grp_fork_window_fu_1269_ap_return_56),
    .ap_return_57(grp_fork_window_fu_1269_ap_return_57),
    .ap_return_58(grp_fork_window_fu_1269_ap_return_58),
    .ap_return_59(grp_fork_window_fu_1269_ap_return_59),
    .ap_return_60(grp_fork_window_fu_1269_ap_return_60),
    .ap_return_61(grp_fork_window_fu_1269_ap_return_61),
    .ap_return_62(grp_fork_window_fu_1269_ap_return_62),
    .ap_return_63(grp_fork_window_fu_1269_ap_return_63),
    .ap_return_64(grp_fork_window_fu_1269_ap_return_64),
    .ap_return_65(grp_fork_window_fu_1269_ap_return_65),
    .ap_return_66(grp_fork_window_fu_1269_ap_return_66),
    .ap_return_67(grp_fork_window_fu_1269_ap_return_67),
    .ap_return_68(grp_fork_window_fu_1269_ap_return_68),
    .ap_return_69(grp_fork_window_fu_1269_ap_return_69),
    .ap_return_70(grp_fork_window_fu_1269_ap_return_70),
    .ap_return_71(grp_fork_window_fu_1269_ap_return_71),
    .ap_return_72(grp_fork_window_fu_1269_ap_return_72),
    .ap_return_73(grp_fork_window_fu_1269_ap_return_73),
    .ap_return_74(grp_fork_window_fu_1269_ap_return_74),
    .ap_return_75(grp_fork_window_fu_1269_ap_return_75),
    .ap_return_76(grp_fork_window_fu_1269_ap_return_76),
    .ap_return_77(grp_fork_window_fu_1269_ap_return_77),
    .ap_return_78(grp_fork_window_fu_1269_ap_return_78),
    .ap_return_79(grp_fork_window_fu_1269_ap_return_79),
    .ap_return_80(grp_fork_window_fu_1269_ap_return_80),
    .ap_return_81(grp_fork_window_fu_1269_ap_return_81),
    .ap_return_82(grp_fork_window_fu_1269_ap_return_82),
    .ap_return_83(grp_fork_window_fu_1269_ap_return_83),
    .ap_return_84(grp_fork_window_fu_1269_ap_return_84),
    .ap_return_85(grp_fork_window_fu_1269_ap_return_85),
    .ap_return_86(grp_fork_window_fu_1269_ap_return_86),
    .ap_return_87(grp_fork_window_fu_1269_ap_return_87),
    .ap_return_88(grp_fork_window_fu_1269_ap_return_88),
    .ap_return_89(grp_fork_window_fu_1269_ap_return_89),
    .ap_return_90(grp_fork_window_fu_1269_ap_return_90),
    .ap_return_91(grp_fork_window_fu_1269_ap_return_91),
    .ap_return_92(grp_fork_window_fu_1269_ap_return_92),
    .ap_return_93(grp_fork_window_fu_1269_ap_return_93),
    .ap_return_94(grp_fork_window_fu_1269_ap_return_94),
    .ap_return_95(grp_fork_window_fu_1269_ap_return_95),
    .ap_return_96(grp_fork_window_fu_1269_ap_return_96),
    .ap_return_97(grp_fork_window_fu_1269_ap_return_97),
    .ap_return_98(grp_fork_window_fu_1269_ap_return_98),
    .ap_return_99(grp_fork_window_fu_1269_ap_return_99),
    .ap_return_100(grp_fork_window_fu_1269_ap_return_100),
    .ap_return_101(grp_fork_window_fu_1269_ap_return_101),
    .ap_return_102(grp_fork_window_fu_1269_ap_return_102),
    .ap_return_103(grp_fork_window_fu_1269_ap_return_103),
    .ap_return_104(grp_fork_window_fu_1269_ap_return_104),
    .ap_return_105(grp_fork_window_fu_1269_ap_return_105),
    .ap_return_106(grp_fork_window_fu_1269_ap_return_106),
    .ap_return_107(grp_fork_window_fu_1269_ap_return_107),
    .ap_return_108(grp_fork_window_fu_1269_ap_return_108),
    .ap_return_109(grp_fork_window_fu_1269_ap_return_109),
    .ap_return_110(grp_fork_window_fu_1269_ap_return_110),
    .ap_return_111(grp_fork_window_fu_1269_ap_return_111),
    .ap_return_112(grp_fork_window_fu_1269_ap_return_112),
    .ap_return_113(grp_fork_window_fu_1269_ap_return_113),
    .ap_return_114(grp_fork_window_fu_1269_ap_return_114),
    .ap_return_115(grp_fork_window_fu_1269_ap_return_115),
    .ap_return_116(grp_fork_window_fu_1269_ap_return_116),
    .ap_return_117(grp_fork_window_fu_1269_ap_return_117),
    .ap_return_118(grp_fork_window_fu_1269_ap_return_118),
    .ap_return_119(grp_fork_window_fu_1269_ap_return_119),
    .ap_return_120(grp_fork_window_fu_1269_ap_return_120),
    .ap_return_121(grp_fork_window_fu_1269_ap_return_121),
    .ap_return_122(grp_fork_window_fu_1269_ap_return_122),
    .ap_return_123(grp_fork_window_fu_1269_ap_return_123),
    .ap_return_124(grp_fork_window_fu_1269_ap_return_124),
    .ap_return_125(grp_fork_window_fu_1269_ap_return_125),
    .ap_return_126(grp_fork_window_fu_1269_ap_return_126),
    .ap_return_127(grp_fork_window_fu_1269_ap_return_127),
    .ap_return_128(grp_fork_window_fu_1269_ap_return_128),
    .ap_return_129(grp_fork_window_fu_1269_ap_return_129),
    .ap_return_130(grp_fork_window_fu_1269_ap_return_130),
    .ap_return_131(grp_fork_window_fu_1269_ap_return_131),
    .ap_return_132(grp_fork_window_fu_1269_ap_return_132),
    .ap_return_133(grp_fork_window_fu_1269_ap_return_133),
    .ap_return_134(grp_fork_window_fu_1269_ap_return_134),
    .ap_return_135(grp_fork_window_fu_1269_ap_return_135),
    .ap_return_136(grp_fork_window_fu_1269_ap_return_136),
    .ap_return_137(grp_fork_window_fu_1269_ap_return_137),
    .ap_return_138(grp_fork_window_fu_1269_ap_return_138),
    .ap_return_139(grp_fork_window_fu_1269_ap_return_139),
    .ap_return_140(grp_fork_window_fu_1269_ap_return_140),
    .ap_return_141(grp_fork_window_fu_1269_ap_return_141),
    .ap_return_142(grp_fork_window_fu_1269_ap_return_142),
    .ap_return_143(grp_fork_window_fu_1269_ap_return_143)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U61(
    .din0(mul_ln1118_fu_10592_p0),
    .din1(select_ln340_20_reg_12712),
    .dout(mul_ln1118_fu_10592_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U62(
    .din0(mul_ln1118_1_fu_10601_p0),
    .din1(select_ln340_26_reg_12719),
    .dout(mul_ln1118_1_fu_10601_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U63(
    .din0(mul_ln1118_2_fu_10610_p0),
    .din1(select_ln340_32_reg_12726),
    .dout(mul_ln1118_2_fu_10610_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U64(
    .din0(mul_ln1118_3_fu_10619_p0),
    .din1(select_ln340_38_reg_12733),
    .dout(mul_ln1118_3_fu_10619_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U65(
    .din0(mul_ln1118_4_fu_10628_p0),
    .din1(select_ln340_44_reg_12740),
    .dout(mul_ln1118_4_fu_10628_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U66(
    .din0(mul_ln1118_5_fu_10637_p0),
    .din1(select_ln340_50_reg_12747),
    .dout(mul_ln1118_5_fu_10637_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U67(
    .din0(mul_ln1118_6_fu_10646_p0),
    .din1(select_ln340_56_reg_13017),
    .dout(mul_ln1118_6_fu_10646_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68(
    .din0(mul_ln1118_7_fu_10655_p0),
    .din1(select_ln340_62_reg_13024),
    .dout(mul_ln1118_7_fu_10655_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69(
    .din0(mul_ln1118_8_fu_10664_p0),
    .din1(select_ln340_65_fu_8309_p3),
    .dout(mul_ln1118_8_fu_10664_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70(
    .din0(mul_ln1118_9_fu_10673_p0),
    .din1(select_ln340_67_reg_13253),
    .dout(mul_ln1118_9_fu_10673_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71(
    .din0(mul_ln1118_10_fu_10682_p0),
    .din1(select_ln340_69_reg_13260),
    .dout(mul_ln1118_10_fu_10682_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72(
    .din0(mul_ln1118_11_fu_10691_p0),
    .din1(select_ln340_71_reg_13267),
    .dout(mul_ln1118_11_fu_10691_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73(
    .din0(mul_ln1118_12_fu_10700_p0),
    .din1(select_ln340_73_reg_13274),
    .dout(mul_ln1118_12_fu_10700_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74(
    .din0(mul_ln1118_13_fu_10709_p0),
    .din1(select_ln340_75_reg_13281),
    .dout(mul_ln1118_13_fu_10709_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75(
    .din0(mul_ln1118_14_fu_10718_p0),
    .din1(select_ln340_77_reg_13416),
    .dout(mul_ln1118_14_fu_10718_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76(
    .din0(mul_ln1118_15_fu_10727_p0),
    .din1(select_ln340_79_reg_13423),
    .dout(mul_ln1118_15_fu_10727_p2)
);

fifo_w16_d2_A out_stream_group_0_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_0_s_reg_12927),
    .if_full_n(out_stream_group_0_s_full_n),
    .if_write(out_stream_group_0_s_write),
    .if_dout(out_stream_group_0_s_dout),
    .if_empty_n(out_stream_group_0_s_empty_n),
    .if_read(out_stream_group_0_s_read)
);

fifo_w16_d2_A out_stream_group_1_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_1_s_reg_12932),
    .if_full_n(out_stream_group_1_s_full_n),
    .if_write(out_stream_group_1_s_write),
    .if_dout(out_stream_group_1_s_dout),
    .if_empty_n(out_stream_group_1_s_empty_n),
    .if_read(out_stream_group_1_s_read)
);

fifo_w16_d2_A out_stream_group_2_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_2_s_reg_12937),
    .if_full_n(out_stream_group_2_s_full_n),
    .if_write(out_stream_group_2_s_write),
    .if_dout(out_stream_group_2_s_dout),
    .if_empty_n(out_stream_group_2_s_empty_n),
    .if_read(out_stream_group_2_s_read)
);

fifo_w16_d2_A out_stream_group_3_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_3_s_reg_13157),
    .if_full_n(out_stream_group_3_s_full_n),
    .if_write(out_stream_group_3_s_write),
    .if_dout(out_stream_group_3_s_dout),
    .if_empty_n(out_stream_group_3_s_empty_n),
    .if_read(out_stream_group_3_s_read)
);

fifo_w16_d2_A out_stream_group_4_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_4_s_reg_13162),
    .if_full_n(out_stream_group_4_s_full_n),
    .if_write(out_stream_group_4_s_write),
    .if_dout(out_stream_group_4_s_dout),
    .if_empty_n(out_stream_group_4_s_empty_n),
    .if_read(out_stream_group_4_s_read)
);

fifo_w16_d2_A out_stream_group_5_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_5_s_reg_13167),
    .if_full_n(out_stream_group_5_s_full_n),
    .if_write(out_stream_group_5_s_write),
    .if_dout(out_stream_group_5_s_dout),
    .if_empty_n(out_stream_group_5_s_empty_n),
    .if_read(out_stream_group_5_s_read)
);

fifo_w16_d2_A out_stream_group_6_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_6_s_reg_13326),
    .if_full_n(out_stream_group_6_s_full_n),
    .if_write(out_stream_group_6_s_write),
    .if_dout(out_stream_group_6_s_dout),
    .if_empty_n(out_stream_group_6_s_empty_n),
    .if_read(out_stream_group_6_s_read)
);

fifo_w16_d2_A out_stream_group_7_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_7_s_reg_13331),
    .if_full_n(out_stream_group_7_s_full_n),
    .if_write(out_stream_group_7_s_write),
    .if_dout(out_stream_group_7_s_dout),
    .if_empty_n(out_stream_group_7_s_empty_n),
    .if_read(out_stream_group_7_s_read)
);

fifo_w16_d2_A out_stream_group_8_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_8_s_reg_13336),
    .if_full_n(out_stream_group_8_s_full_n),
    .if_write(out_stream_group_8_s_write),
    .if_dout(out_stream_group_8_s_dout),
    .if_empty_n(out_stream_group_8_s_empty_n),
    .if_read(out_stream_group_8_s_read)
);

fifo_w16_d2_A out_stream_group_9_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_9_s_reg_13430),
    .if_full_n(out_stream_group_9_s_full_n),
    .if_write(out_stream_group_9_s_write),
    .if_dout(out_stream_group_9_s_dout),
    .if_empty_n(out_stream_group_9_s_empty_n),
    .if_read(out_stream_group_9_s_read)
);

fifo_w16_d2_A out_stream_group_10_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_10_reg_13435),
    .if_full_n(out_stream_group_10_full_n),
    .if_write(out_stream_group_10_write),
    .if_dout(out_stream_group_10_dout),
    .if_empty_n(out_stream_group_10_empty_n),
    .if_read(out_stream_group_10_read)
);

fifo_w16_d2_A out_stream_group_11_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_11_reg_13440),
    .if_full_n(out_stream_group_11_full_n),
    .if_write(out_stream_group_11_write),
    .if_dout(out_stream_group_11_dout),
    .if_empty_n(out_stream_group_11_empty_n),
    .if_read(out_stream_group_11_read)
);

fifo_w16_d2_A out_stream_group_12_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_12_reg_13520),
    .if_full_n(out_stream_group_12_full_n),
    .if_write(out_stream_group_12_write),
    .if_dout(out_stream_group_12_dout),
    .if_empty_n(out_stream_group_12_empty_n),
    .if_read(out_stream_group_12_read)
);

fifo_w16_d2_A out_stream_group_13_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_13_reg_13525),
    .if_full_n(out_stream_group_13_full_n),
    .if_write(out_stream_group_13_write),
    .if_dout(out_stream_group_13_dout),
    .if_empty_n(out_stream_group_13_empty_n),
    .if_read(out_stream_group_13_read)
);

fifo_w16_d2_A out_stream_group_14_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_14_reg_13530),
    .if_full_n(out_stream_group_14_full_n),
    .if_write(out_stream_group_14_write),
    .if_dout(out_stream_group_14_dout),
    .if_empty_n(out_stream_group_14_empty_n),
    .if_read(out_stream_group_14_read)
);

fifo_w16_d2_A out_stream_group_15_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_15_reg_13560),
    .if_full_n(out_stream_group_15_full_n),
    .if_write(out_stream_group_15_write),
    .if_dout(out_stream_group_15_dout),
    .if_empty_n(out_stream_group_15_empty_n),
    .if_read(out_stream_group_15_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_out_stream_merge_fu_1228_ap_start_reg <= 1'b0;
    end else begin
        if (((select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_out_stream_merge_fu_1228_ap_start_reg <= 1'b1;
        end else if ((grp_out_stream_merge_fu_1228_ap_ready == 1'b1)) begin
            grp_out_stream_merge_fu_1228_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1132_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op729_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op898_call_state14_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op852_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op813_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op709_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op778_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1132_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1132_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1148_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op732_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op901_call_state14_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op854_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op816_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op713_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op781_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1148_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1148_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1148_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1164_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op735_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op856_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op827_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op717_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op785_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1164_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1164_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1180_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op738_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op858_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op828_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op721_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op786_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1180_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1180_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1196_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op744_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op862_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op830_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op723_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op787_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1196_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1196_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_1212_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op748_call_state10_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op864_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op832_call_state12_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op727_call_state9_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op790_call_state11_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_1212_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_1212_ap_ready == 1'b1)) begin
            grp_window_macc_fu_1212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_out == 1'b1) & (inStream_V_data_0_vld_out == 1'b1))) begin
            inStream_V_data_0_sel_rd <= ~inStream_V_data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_in == 1'b1) & (inStream_V_data_0_vld_in == 1'b1))) begin
            inStream_V_data_0_sel_wr <= ~inStream_V_data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd2;
        end else if ((((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd1;
        end else if (((~((inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)) & ~((inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)) & (inStream_V_data_0_state == 2'd3)) | ((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b1)) | ((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd3;
        end else begin
            inStream_V_data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_out == 1'b1) & (inStream_V_dest_V_0_vld_out == 1'b1))) begin
            inStream_V_dest_V_0_sel_rd <= ~inStream_V_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_in == 1'b1) & (inStream_V_dest_V_0_vld_in == 1'b1))) begin
            inStream_V_dest_V_0_sel_wr <= ~inStream_V_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd2;
        end else if ((((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd1;
        end else if (((~((inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)) & ~((inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)) & (inStream_V_dest_V_0_state == 2'd3)) | ((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b1)) | ((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd3;
        end else begin
            inStream_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_out == 1'b1) & (inStream_V_id_V_0_vld_out == 1'b1))) begin
            inStream_V_id_V_0_sel_rd <= ~inStream_V_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_in == 1'b1) & (inStream_V_id_V_0_vld_in == 1'b1))) begin
            inStream_V_id_V_0_sel_wr <= ~inStream_V_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd2;
        end else if ((((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd1;
        end else if (((~((inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)) & ~((inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)) & (inStream_V_id_V_0_state == 2'd3)) | ((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b1)) | ((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd3;
        end else begin
            inStream_V_id_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_out == 1'b1) & (inStream_V_keep_V_0_vld_out == 1'b1))) begin
            inStream_V_keep_V_0_sel_rd <= ~inStream_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_in == 1'b1) & (inStream_V_keep_V_0_vld_in == 1'b1))) begin
            inStream_V_keep_V_0_sel_wr <= ~inStream_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd2;
        end else if ((((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd1;
        end else if (((~((inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)) & ~((inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)) & (inStream_V_keep_V_0_state == 2'd3)) | ((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b1)) | ((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd3;
        end else begin
            inStream_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_out == 1'b1) & (inStream_V_strb_V_0_vld_out == 1'b1))) begin
            inStream_V_strb_V_0_sel_rd <= ~inStream_V_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_in == 1'b1) & (inStream_V_strb_V_0_vld_in == 1'b1))) begin
            inStream_V_strb_V_0_sel_wr <= ~inStream_V_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd2;
        end else if ((((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd1;
        end else if (((~((inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)) & ~((inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)) & (inStream_V_strb_V_0_state == 2'd3)) | ((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b1)) | ((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd3;
        end else begin
            inStream_V_strb_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_out == 1'b1) & (inStream_V_user_V_0_vld_out == 1'b1))) begin
            inStream_V_user_V_0_sel_rd <= ~inStream_V_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_in == 1'b1) & (inStream_V_user_V_0_vld_in == 1'b1))) begin
            inStream_V_user_V_0_sel_wr <= ~inStream_V_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd2;
        end else if ((((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd1;
        end else if (((~((inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)) & ~((inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)) & (inStream_V_user_V_0_state == 2'd3)) | ((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b1)) | ((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd3;
        end else begin
            inStream_V_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_out == 1'b1) & (outStream_V_data_1_vld_out == 1'b1))) begin
            outStream_V_data_1_sel_rd <= ~outStream_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_in == 1'b1) & (outStream_V_data_1_vld_in == 1'b1))) begin
            outStream_V_data_1_sel_wr <= ~outStream_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd2;
        end else if ((((outStream_V_data_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd1;
        end else if (((~((outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)) & (outStream_V_data_1_state == 2'd3)) | ((outStream_V_data_1_state == 2'd1) & (outStream_V_data_1_ack_out == 1'b1)) | ((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd3;
        end else begin
            outStream_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_out == 1'b1) & (outStream_V_dest_V_1_vld_out == 1'b1))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_in == 1'b1) & (outStream_V_dest_V_1_vld_in == 1'b1))) begin
            outStream_V_dest_V_1_sel_wr <= ~outStream_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd2;
        end else if ((((outStream_V_dest_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd1;
        end else if (((~((outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)) & (outStream_V_dest_V_1_state == 2'd3)) | ((outStream_V_dest_V_1_state == 2'd1) & (outStream_V_dest_V_1_ack_out == 1'b1)) | ((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd3;
        end else begin
            outStream_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_out == 1'b1) & (outStream_V_id_V_1_vld_out == 1'b1))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_in == 1'b1) & (outStream_V_id_V_1_vld_in == 1'b1))) begin
            outStream_V_id_V_1_sel_wr <= ~outStream_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd2;
        end else if ((((outStream_V_id_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd1;
        end else if (((~((outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)) & (outStream_V_id_V_1_state == 2'd3)) | ((outStream_V_id_V_1_state == 2'd1) & (outStream_V_id_V_1_ack_out == 1'b1)) | ((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd3;
        end else begin
            outStream_V_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_out == 1'b1) & (outStream_V_keep_V_1_vld_out == 1'b1))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_in == 1'b1) & (outStream_V_keep_V_1_vld_in == 1'b1))) begin
            outStream_V_keep_V_1_sel_wr <= ~outStream_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd2;
        end else if ((((outStream_V_keep_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd1;
        end else if (((~((outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)) & (outStream_V_keep_V_1_state == 2'd3)) | ((outStream_V_keep_V_1_state == 2'd1) & (outStream_V_keep_V_1_ack_out == 1'b1)) | ((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd3;
        end else begin
            outStream_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_out == 1'b1) & (outStream_V_last_V_1_vld_out == 1'b1))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_in == 1'b1) & (outStream_V_last_V_1_vld_in == 1'b1))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd2;
        end else if ((((outStream_V_last_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd1;
        end else if (((~((outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)) & (outStream_V_last_V_1_state == 2'd3)) | ((outStream_V_last_V_1_state == 2'd1) & (outStream_V_last_V_1_ack_out == 1'b1)) | ((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd3;
        end else begin
            outStream_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_out == 1'b1) & (outStream_V_strb_V_1_vld_out == 1'b1))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_in == 1'b1) & (outStream_V_strb_V_1_vld_in == 1'b1))) begin
            outStream_V_strb_V_1_sel_wr <= ~outStream_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd2;
        end else if ((((outStream_V_strb_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd1;
        end else if (((~((outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)) & (outStream_V_strb_V_1_state == 2'd3)) | ((outStream_V_strb_V_1_state == 2'd1) & (outStream_V_strb_V_1_ack_out == 1'b1)) | ((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd3;
        end else begin
            outStream_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_out == 1'b1) & (outStream_V_user_V_1_vld_out == 1'b1))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_in == 1'b1) & (outStream_V_user_V_1_vld_in == 1'b1))) begin
            outStream_V_user_V_1_sel_wr <= ~outStream_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd2;
        end else if ((((outStream_V_user_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd1;
        end else if (((~((outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)) & (outStream_V_user_V_1_state == 2'd3)) | ((outStream_V_user_V_1_state == 2'd1) & (outStream_V_user_V_1_ack_out == 1'b1)) | ((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd3;
        end else begin
            outStream_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_32_fu_2621_p2 == 1'd1) & (select_ln57_3_fu_2431_p3 == 1'd0) & (icmp_ln46_fu_2369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_35_reg_11258 == 1'd1) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_p_017_reg_1102 <= 16'd0;
    end else if (((empty_35_reg_11258 == 1'd0) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_p_017_reg_1102 <= {{inStream_V_data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_32_fu_2621_p2 == 1'd1) & (select_ln57_3_fu_2431_p3 == 1'd0) & (icmp_ln46_fu_2369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_35_reg_11258 == 1'd1) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_p_0_reg_1117 <= 16'd0;
    end else if (((empty_35_reg_11258 == 1'd0) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_p_0_reg_1117 <= curr_input_data_sub_s_fu_2757_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_idx_assign_reg_1080 <= select_ln49_4_reg_11247;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_idx_assign_reg_1080 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten153_reg_1047 <= add_ln46_reg_11169;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten153_reg_1047 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_1069 <= select_ln49_8_reg_11262;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_1069 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_ch_idx_0_reg_1091 <= input_ch_idx_reg_11988;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_ch_idx_0_reg_1091 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln13_reg_1035 <= xor_ln13_fu_2239_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln13_reg_1035 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_idx_0_reg_1058 <= select_ln46_reg_11204;
    end else if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_idx_0_reg_1058 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29840)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_0_V_1_fu_492 <= select_ln98_fu_3367_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_0_V_1_fu_492 <= sub1_val_output_0_V_fu_3375_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31242)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_10_s_fu_532 <= select_ln98_20_fu_7030_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_10_s_fu_532 <= sub1_val_output_10_1_fu_7037_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31242)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_11_s_fu_536 <= select_ln98_22_fu_7164_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_11_s_fu_536 <= sub1_val_output_11_1_fu_7171_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31242)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_12_s_fu_540 <= select_ln98_24_fu_7298_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_12_s_fu_540 <= sub1_val_output_12_1_fu_7305_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31242)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_13_s_fu_544 <= select_ln98_26_fu_7432_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_13_s_fu_544 <= sub1_val_output_13_1_fu_7439_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31248)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_14_s_fu_548 <= select_ln98_28_fu_8516_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_14_s_fu_548 <= sub1_val_output_14_1_fu_8523_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31248)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_15_s_fu_552 <= select_ln98_30_fu_8650_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_15_s_fu_552 <= sub1_val_output_15_1_fu_8657_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29840)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_1_V_1_fu_496 <= select_ln98_2_fu_3394_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_1_V_1_fu_496 <= sub1_val_output_1_V_fu_3402_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29840)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_2_V_1_fu_500 <= select_ln98_4_fu_3421_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_2_V_1_fu_500 <= sub1_val_output_2_V_fu_3429_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29840)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_3_V_1_fu_504 <= select_ln98_6_fu_3448_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_3_V_1_fu_504 <= sub1_val_output_3_V_fu_3456_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29840)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_4_V_1_fu_508 <= select_ln98_8_fu_3475_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_4_V_1_fu_508 <= sub1_val_output_4_V_fu_3483_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_29840)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_5_V_1_fu_512 <= select_ln98_10_fu_3502_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_5_V_1_fu_512 <= sub1_val_output_5_V_fu_3510_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1338)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_6_V_1_fu_516 <= select_ln98_12_fu_5285_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_6_V_1_fu_516 <= sub1_val_output_6_V_fu_5292_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1338)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_7_V_1_fu_520 <= select_ln98_14_fu_5419_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_7_V_1_fu_520 <= sub1_val_output_7_V_fu_5426_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31242)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_8_V_1_fu_524 <= select_ln98_16_fu_6762_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_8_V_1_fu_524 <= sub1_val_output_8_V_fu_6769_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31242)) begin
        if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_9_V_1_fu_528 <= select_ln98_18_fu_6896_p3;
        end else if ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_9_V_1_fu_528 <= sub1_val_output_9_V_fu_6903_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activated_output_0_s_reg_12927 <= activated_output_0_s_fu_6304_p3;
        activated_output_1_s_reg_12932 <= activated_output_1_s_fu_6463_p3;
        activated_output_2_s_reg_12937 <= activated_output_2_s_fu_6622_p3;
        add_ln703_24_reg_13031 <= add_ln703_24_fu_6817_p2;
        add_ln703_27_reg_13050 <= add_ln703_27_fu_6951_p2;
        add_ln703_30_reg_13069 <= add_ln703_30_fu_7085_p2;
        add_ln703_33_reg_13088 <= add_ln703_33_fu_7219_p2;
        add_ln703_36_reg_13107 <= add_ln703_36_fu_7353_p2;
        add_ln703_39_reg_13126 <= add_ln703_39_fu_7487_p2;
        and_ln785_10_reg_13075 <= and_ln785_10_fu_7126_p2;
        and_ln785_11_reg_13094 <= and_ln785_11_fu_7260_p2;
        and_ln785_12_reg_13113 <= and_ln785_12_fu_7394_p2;
        and_ln785_13_reg_13132 <= and_ln785_13_fu_7528_p2;
        and_ln785_8_reg_13037 <= and_ln785_8_fu_6858_p2;
        and_ln785_9_reg_13056 <= and_ln785_9_fu_6992_p2;
        and_ln786_33_reg_13043 <= and_ln786_33_fu_6882_p2;
        and_ln786_35_reg_13062 <= and_ln786_35_fu_7016_p2;
        and_ln786_37_reg_13081 <= and_ln786_37_fu_7150_p2;
        and_ln786_39_reg_13100 <= and_ln786_39_fu_7284_p2;
        and_ln786_41_reg_13119 <= and_ln786_41_fu_7418_p2;
        and_ln786_43_reg_13138 <= and_ln786_43_fu_7552_p2;
        mul_ln1118_3_reg_12942 <= mul_ln1118_3_fu_10619_p2;
        mul_ln1118_4_reg_12967 <= mul_ln1118_4_fu_10628_p2;
        mul_ln1118_5_reg_12992 <= mul_ln1118_5_fu_10637_p2;
        select_ln340_56_reg_13017 <= select_ln340_56_fu_6716_p3;
        select_ln340_62_reg_13024 <= select_ln340_62_fu_6751_p3;
        tmp_105_reg_12980 <= mul_ln1118_4_fu_10628_p2[32'd21];
        tmp_109_reg_12986 <= mul_ln1118_4_fu_10628_p2[32'd21];
        tmp_117_reg_13005 <= mul_ln1118_5_fu_10637_p2[32'd21];
        tmp_121_reg_13011 <= mul_ln1118_5_fu_10637_p2[32'd21];
        tmp_93_reg_12955 <= mul_ln1118_3_fu_10619_p2[32'd21];
        tmp_97_reg_12961 <= mul_ln1118_3_fu_10619_p2[32'd21];
        trunc_ln718_3_reg_12950 <= trunc_ln718_3_fu_6632_p1;
        trunc_ln718_4_reg_12975 <= trunc_ln718_4_fu_6652_p1;
        trunc_ln718_5_reg_13000 <= trunc_ln718_5_fu_6672_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        activated_output_10_reg_13435 <= activated_output_10_fu_9699_p3;
        activated_output_11_reg_13440 <= activated_output_11_fu_9858_p3;
        activated_output_9_s_reg_13430 <= activated_output_9_s_fu_9540_p3;
        mul_ln1118_12_reg_13445 <= mul_ln1118_12_fu_10700_p2;
        mul_ln1118_13_reg_13470 <= mul_ln1118_13_fu_10709_p2;
        mul_ln1118_14_reg_13495 <= mul_ln1118_14_fu_10718_p2;
        tmp_201_reg_13458 <= mul_ln1118_12_fu_10700_p2[32'd21];
        tmp_205_reg_13464 <= mul_ln1118_12_fu_10700_p2[32'd21];
        tmp_213_reg_13483 <= mul_ln1118_13_fu_10709_p2[32'd21];
        tmp_217_reg_13489 <= mul_ln1118_13_fu_10709_p2[32'd21];
        tmp_225_reg_13508 <= mul_ln1118_14_fu_10718_p2[32'd21];
        tmp_229_reg_13514 <= mul_ln1118_14_fu_10718_p2[32'd21];
        trunc_ln718_12_reg_13453 <= trunc_ln718_12_fu_9868_p1;
        trunc_ln718_13_reg_13478 <= trunc_ln718_13_fu_9888_p1;
        trunc_ln718_14_reg_13503 <= trunc_ln718_14_fu_9908_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        activated_output_12_reg_13520 <= activated_output_12_fu_10077_p3;
        activated_output_13_reg_13525 <= activated_output_13_fu_10236_p3;
        activated_output_14_reg_13530 <= activated_output_14_fu_10395_p3;
        mul_ln1118_15_reg_13535 <= mul_ln1118_15_fu_10727_p2;
        tmp_237_reg_13548 <= mul_ln1118_15_fu_10727_p2[32'd21];
        tmp_241_reg_13554 <= mul_ln1118_15_fu_10727_p2[32'd21];
        trunc_ln718_15_reg_13543 <= trunc_ln718_15_fu_10405_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        activated_output_15_reg_13560 <= activated_output_15_fu_10574_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        activated_output_3_s_reg_13157 <= activated_output_3_s_fu_7917_p3;
        activated_output_4_s_reg_13162 <= activated_output_4_s_fu_8076_p3;
        activated_output_5_s_reg_13167 <= activated_output_5_s_fu_8235_p3;
        add_ln703_42_reg_13288 <= add_ln703_42_fu_8571_p2;
        add_ln703_45_reg_13307 <= add_ln703_45_fu_8705_p2;
        and_ln785_14_reg_13294 <= and_ln785_14_fu_8612_p2;
        and_ln785_15_reg_13313 <= and_ln785_15_fu_8746_p2;
        and_ln786_45_reg_13300 <= and_ln786_45_fu_8636_p2;
        and_ln786_47_reg_13319 <= and_ln786_47_fu_8770_p2;
        mul_ln1118_6_reg_13172 <= mul_ln1118_6_fu_10646_p2;
        mul_ln1118_7_reg_13197 <= mul_ln1118_7_fu_10655_p2;
        mul_ln1118_8_reg_13228 <= mul_ln1118_8_fu_10664_p2;
        select_ln340_65_reg_13222 <= select_ln340_65_fu_8309_p3;
        select_ln340_67_reg_13253 <= select_ln340_67_fu_8365_p3;
        select_ln340_69_reg_13260 <= select_ln340_69_fu_8400_p3;
        select_ln340_71_reg_13267 <= select_ln340_71_fu_8435_p3;
        select_ln340_73_reg_13274 <= select_ln340_73_fu_8470_p3;
        select_ln340_75_reg_13281 <= select_ln340_75_fu_8505_p3;
        tmp_129_reg_13185 <= mul_ln1118_6_fu_10646_p2[32'd21];
        tmp_133_reg_13191 <= mul_ln1118_6_fu_10646_p2[32'd21];
        tmp_141_reg_13210 <= mul_ln1118_7_fu_10655_p2[32'd21];
        tmp_145_reg_13216 <= mul_ln1118_7_fu_10655_p2[32'd21];
        tmp_153_reg_13241 <= mul_ln1118_8_fu_10664_p2[32'd21];
        tmp_157_reg_13247 <= mul_ln1118_8_fu_10664_p2[32'd21];
        trunc_ln718_6_reg_13180 <= trunc_ln718_6_fu_8245_p1;
        trunc_ln718_7_reg_13205 <= trunc_ln718_7_fu_8265_p1;
        trunc_ln718_8_reg_13236 <= trunc_ln718_8_fu_8321_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        activated_output_6_s_reg_13326 <= activated_output_6_s_fu_8933_p3;
        activated_output_7_s_reg_13331 <= activated_output_7_s_fu_9092_p3;
        activated_output_8_s_reg_13336 <= activated_output_8_s_fu_9251_p3;
        mul_ln1118_10_reg_13366 <= mul_ln1118_10_fu_10682_p2;
        mul_ln1118_11_reg_13391 <= mul_ln1118_11_fu_10691_p2;
        mul_ln1118_9_reg_13341 <= mul_ln1118_9_fu_10673_p2;
        select_ln340_77_reg_13416 <= select_ln340_77_fu_9345_p3;
        select_ln340_79_reg_13423 <= select_ln340_79_fu_9380_p3;
        tmp_165_reg_13354 <= mul_ln1118_9_fu_10673_p2[32'd21];
        tmp_169_reg_13360 <= mul_ln1118_9_fu_10673_p2[32'd21];
        tmp_177_reg_13379 <= mul_ln1118_10_fu_10682_p2[32'd21];
        tmp_181_reg_13385 <= mul_ln1118_10_fu_10682_p2[32'd21];
        tmp_189_reg_13404 <= mul_ln1118_11_fu_10691_p2[32'd21];
        tmp_193_reg_13410 <= mul_ln1118_11_fu_10691_p2[32'd21];
        trunc_ln718_10_reg_13374 <= trunc_ln718_10_fu_9281_p1;
        trunc_ln718_11_reg_13399 <= trunc_ln718_11_fu_9301_p1;
        trunc_ln718_9_reg_13349 <= trunc_ln718_9_fu_9261_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln104_10_reg_12565[8 : 1] <= add_ln104_10_fu_3262_p2[8 : 1];
        add_ln104_11_reg_12570[7 : 1] <= add_ln104_11_fu_3267_p2[7 : 1];
        add_ln104_9_reg_12560[8 : 1] <= add_ln104_9_fu_3257_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln104_1_reg_12478[6 : 1] <= add_ln104_1_fu_3099_p2[6 : 1];
        add_ln104_2_reg_12483[6 : 1] <= add_ln104_2_fu_3109_p2[6 : 1];
        add_ln104_3_reg_12488[7 : 1] <= add_ln104_3_fu_3123_p2[7 : 1];
        add_ln104_reg_12473[5 : 1] <= add_ln104_fu_3089_p2[5 : 1];
        add_ln_reg_12443[1] <= add_ln_fu_3061_p5[1];
add_ln_reg_12443[4] <= add_ln_fu_3061_p5[4];
        zext_ln104_1_reg_12451[1] <= zext_ln104_1_fu_3073_p1[1];
zext_ln104_1_reg_12451[4] <= zext_ln104_1_fu_3073_p1[4];
        zext_ln104_2_reg_12458[1] <= zext_ln104_2_fu_3077_p1[1];
zext_ln104_2_reg_12458[4] <= zext_ln104_2_fu_3077_p1[4];
        zext_ln106_reg_12463[1] <= zext_ln106_fu_3085_p1[1];
zext_ln106_reg_12463[4] <= zext_ln106_fu_3085_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln104_4_reg_12500[7 : 1] <= add_ln104_4_fu_3175_p2[7 : 1];
        add_ln104_5_reg_12505[7 : 1] <= add_ln104_5_fu_3180_p2[7 : 1];
        add_ln104_6_reg_12510[6 : 1] <= add_ln104_6_fu_3185_p2[6 : 1];
        add_ln104_7_reg_12515[8 : 1] <= add_ln104_7_fu_3190_p2[8 : 1];
        add_ln104_8_reg_12520[8 : 1] <= add_ln104_8_fu_3196_p2[8 : 1];
        zext_ln104_reg_12493[1] <= zext_ln104_fu_3133_p1[1];
zext_ln104_reg_12493[4] <= zext_ln104_fu_3133_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln106_10_reg_12590[8 : 1] <= add_ln106_10_fu_3295_p2[8 : 1];
        add_ln106_11_reg_12595[8 : 1] <= add_ln106_11_fu_3314_p2[8 : 1];
        add_ln106_7_reg_12575[6 : 1] <= add_ln106_7_fu_3280_p2[6 : 1];
        add_ln106_8_reg_12580[8 : 1] <= add_ln106_8_fu_3285_p2[8 : 1];
        add_ln106_9_reg_12585[8 : 1] <= add_ln106_9_fu_3290_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln106_12_reg_12600[8 : 1] <= add_ln106_12_fu_3345_p2[8 : 1];
        add_ln106_13_reg_12605[7 : 1] <= add_ln106_13_fu_3350_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln106_1_reg_11968[6 : 1] <= add_ln106_1_fu_3029_p2[6 : 1];
        add_ln106_2_reg_11973[6 : 1] <= add_ln106_2_fu_3035_p2[6 : 1];
        add_ln106_3_reg_11978[7 : 1] <= add_ln106_3_fu_3041_p2[7 : 1];
        add_ln106_4_reg_11983[7 : 1] <= add_ln106_4_fu_3047_p2[7 : 1];
        add_ln106_reg_11963[5 : 1] <= add_ln106_fu_3023_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln106_5_reg_12550[7 : 1] <= add_ln106_5_fu_3221_p2[7 : 1];
        add_ln106_6_reg_12555[7 : 1] <= add_ln106_6_fu_3230_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln174_1_reg_11160 <= add_ln174_1_fu_2363_p2;
        add_ln174_reg_11155 <= add_ln174_fu_2357_p2;
        conv_count_reg_11145 <= conv_count_fu_2301_p3;
        icmp_ln46_reg_11165 <= icmp_ln46_fu_2369_p2;
        or_ln138_1_reg_11150 <= or_ln138_1_fu_2351_p2;
        select_ln49_1_reg_11221_pp0_iter1_reg <= select_ln49_1_reg_11221;
        select_ln49_1_reg_11221_pp0_iter2_reg <= select_ln49_1_reg_11221_pp0_iter1_reg;
        select_ln49_1_reg_11221_pp0_iter3_reg <= select_ln49_1_reg_11221_pp0_iter2_reg;
        select_ln49_2_reg_11237_pp0_iter1_reg <= select_ln49_2_reg_11237;
        select_ln49_2_reg_11237_pp0_iter2_reg <= select_ln49_2_reg_11237_pp0_iter1_reg;
        select_ln49_2_reg_11237_pp0_iter3_reg <= select_ln49_2_reg_11237_pp0_iter2_reg;
        select_ln49_2_reg_11237_pp0_iter4_reg <= select_ln49_2_reg_11237_pp0_iter3_reg;
        select_ln49_reg_11209_pp0_iter1_reg <= select_ln49_reg_11209;
        select_ln49_reg_11209_pp0_iter2_reg <= select_ln49_reg_11209_pp0_iter1_reg;
        select_ln49_reg_11209_pp0_iter3_reg <= select_ln49_reg_11209_pp0_iter2_reg;
        select_ln49_reg_11209_pp0_iter4_reg <= select_ln49_reg_11209_pp0_iter3_reg;
        select_ln57_3_reg_11192_pp0_iter1_reg <= select_ln57_3_reg_11192;
        select_ln57_3_reg_11192_pp0_iter2_reg <= select_ln57_3_reg_11192_pp0_iter1_reg;
        select_ln57_3_reg_11192_pp0_iter3_reg <= select_ln57_3_reg_11192_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln1_reg_11945[1] <= add_ln1_fu_3001_p4[1];
add_ln1_reg_11945[4] <= add_ln1_fu_3001_p4[4];
        zext_ln106_1_reg_11951[1] <= zext_ln106_1_fu_3011_p1[1];
zext_ln106_1_reg_11951[4] <= zext_ln106_1_fu_3011_p1[4];
        zext_ln106_2_reg_11958[1] <= zext_ln106_2_fu_3015_p1[1];
zext_ln106_2_reg_11958[4] <= zext_ln106_2_fu_3015_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln46_reg_11169 <= add_ln46_fu_2375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln703_18_reg_12853 <= add_ln703_18_fu_5340_p2;
        add_ln703_21_reg_12872 <= add_ln703_21_fu_5474_p2;
        and_ln785_6_reg_12859 <= and_ln785_6_fu_5381_p2;
        and_ln785_7_reg_12878 <= and_ln785_7_fu_5515_p2;
        and_ln786_29_reg_12865 <= and_ln786_29_fu_5405_p2;
        and_ln786_31_reg_12884 <= and_ln786_31_fu_5539_p2;
        mul_ln1118_1_reg_12803 <= mul_ln1118_1_fu_10601_p2;
        mul_ln1118_2_reg_12828 <= mul_ln1118_2_fu_10610_p2;
        mul_ln1118_reg_12778 <= mul_ln1118_fu_10592_p2;
        tmp_57_reg_12791 <= mul_ln1118_fu_10592_p2[32'd21];
        tmp_61_reg_12797 <= mul_ln1118_fu_10592_p2[32'd21];
        tmp_69_reg_12816 <= mul_ln1118_1_fu_10601_p2[32'd21];
        tmp_73_reg_12822 <= mul_ln1118_1_fu_10601_p2[32'd21];
        tmp_81_reg_12841 <= mul_ln1118_2_fu_10610_p2[32'd21];
        tmp_85_reg_12847 <= mul_ln1118_2_fu_10610_p2[32'd21];
        trunc_ln718_1_reg_12811 <= trunc_ln718_1_fu_5245_p1;
        trunc_ln718_2_reg_12836 <= trunc_ln718_2_fu_5265_p1;
        trunc_ln718_reg_12786 <= trunc_ln718_fu_5225_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_fu_2369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln57_2_reg_11196 <= and_ln57_2_fu_2479_p2;
        icmp_ln138_4_reg_11232 <= icmp_ln138_4_fu_2557_p2;
        icmp_ln49_reg_11174 <= icmp_ln49_fu_2387_p2;
        icmp_ln62_1_reg_11187 <= icmp_ln62_1_fu_2425_p2;
        or_ln138_2_reg_11242 <= or_ln138_2_fu_2595_p2;
        select_ln49_1_reg_11221 <= select_ln49_1_fu_2535_p3;
        select_ln49_2_reg_11237 <= select_ln49_2_fu_2575_p3;
        select_ln49_reg_11209 <= select_ln49_fu_2505_p3;
        select_ln57_10_reg_11225 <= select_ln57_10_fu_2549_p3;
        select_ln57_2_reg_11182 <= select_ln57_2_fu_2417_p3;
        select_ln57_3_reg_11192 <= select_ln57_3_fu_2431_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_fu_2431_p3 == 1'd0) & (icmp_ln46_fu_2369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_32_reg_11254 <= empty_32_fu_2621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_fu_2621_p2 == 1'd0) & (select_ln57_3_fu_2431_p3 == 1'd0) & (icmp_ln46_fu_2369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_35_reg_11258 <= empty_35_fu_2639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln81_reg_11307 <= icmp_ln81_fu_2805_p2;
        mul_ln203_reg_11299[10 : 1] <= mul_ln203_fu_2799_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln81_reg_11307_pp0_iter1_reg <= icmp_ln81_reg_11307;
        icmp_ln81_reg_11307_pp0_iter2_reg <= icmp_ln81_reg_11307_pp0_iter1_reg;
        icmp_ln81_reg_11307_pp0_iter3_reg <= icmp_ln81_reg_11307_pp0_iter2_reg;
        select_ln49_3_reg_11267_pp0_iter1_reg <= select_ln49_3_reg_11267;
        select_ln49_3_reg_11267_pp0_iter2_reg <= select_ln49_3_reg_11267_pp0_iter1_reg;
        select_ln49_3_reg_11267_pp0_iter3_reg <= select_ln49_3_reg_11267_pp0_iter2_reg;
        select_ln49_3_reg_11267_pp0_iter4_reg <= select_ln49_3_reg_11267_pp0_iter3_reg;
        tmp_dest_V_load_reg_12545_pp0_iter2_reg <= tmp_dest_V_load_reg_12545;
        tmp_dest_V_load_reg_12545_pp0_iter3_reg <= tmp_dest_V_load_reg_12545_pp0_iter2_reg;
        tmp_id_V_load_reg_12540_pp0_iter2_reg <= tmp_id_V_load_reg_12540;
        tmp_id_V_load_reg_12540_pp0_iter3_reg <= tmp_id_V_load_reg_12540_pp0_iter2_reg;
        tmp_keep_V_load_reg_12525_pp0_iter2_reg <= tmp_keep_V_load_reg_12525;
        tmp_keep_V_load_reg_12525_pp0_iter3_reg <= tmp_keep_V_load_reg_12525_pp0_iter2_reg;
        tmp_strb_V_load_reg_12530_pp0_iter2_reg <= tmp_strb_V_load_reg_12530;
        tmp_strb_V_load_reg_12530_pp0_iter3_reg <= tmp_strb_V_load_reg_12530_pp0_iter2_reg;
        tmp_user_V_load_reg_12535_pp0_iter2_reg <= tmp_user_V_load_reg_12535;
        tmp_user_V_load_reg_12535_pp0_iter3_reg <= tmp_user_V_load_reg_12535_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln98_reg_12610 <= icmp_ln98_fu_3362_p2;
        select_ln98_10_reg_12670 <= select_ln98_10_fu_3502_p3;
        select_ln98_2_reg_12646 <= select_ln98_2_fu_3394_p3;
        select_ln98_4_reg_12652 <= select_ln98_4_fu_3421_p3;
        select_ln98_6_reg_12658 <= select_ln98_6_fu_3448_p3;
        select_ln98_8_reg_12664 <= select_ln98_8_fu_3475_p3;
        select_ln98_reg_12640 <= select_ln98_fu_3367_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_A == 1'b1)) begin
        inStream_V_data_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_B == 1'b1)) begin
        inStream_V_data_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_A == 1'b1)) begin
        inStream_V_dest_V_0_payload_A <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_B == 1'b1)) begin
        inStream_V_dest_V_0_payload_B <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_A == 1'b1)) begin
        inStream_V_id_V_0_payload_A <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_B == 1'b1)) begin
        inStream_V_id_V_0_payload_B <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_A == 1'b1)) begin
        inStream_V_keep_V_0_payload_A <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_B == 1'b1)) begin
        inStream_V_keep_V_0_payload_B <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_A == 1'b1)) begin
        inStream_V_strb_V_0_payload_A <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_B == 1'b1)) begin
        inStream_V_strb_V_0_payload_B <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_A == 1'b1)) begin
        inStream_V_user_V_0_payload_A <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_B == 1'b1)) begin
        inStream_V_user_V_0_payload_B <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_ch_idx_reg_11988 <= input_ch_idx_fu_3053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        kernel_window_0_val_1_reg_11470 <= line_buff_group_0_va_q1;
        kernel_window_0_val_3_reg_11475 <= line_buff_group_0_va_1_q0;
        kernel_window_0_val_4_reg_11480 <= line_buff_group_0_va_1_q1;
        kernel_window_0_val_6_reg_11485 <= line_buff_group_0_va_2_q0;
        kernel_window_0_val_7_reg_11490 <= line_buff_group_0_va_2_q1;
        kernel_window_0_val_s_reg_11465 <= line_buff_group_0_va_q0;
        window_group_1_10_v_1_reg_11680 <= grp_fork_window_fu_1269_ap_return_91;
        window_group_1_10_v_2_reg_11685 <= grp_fork_window_fu_1269_ap_return_92;
        window_group_1_10_v_3_reg_11690 <= grp_fork_window_fu_1269_ap_return_93;
        window_group_1_10_v_4_reg_11695 <= grp_fork_window_fu_1269_ap_return_94;
        window_group_1_10_v_5_reg_11700 <= grp_fork_window_fu_1269_ap_return_95;
        window_group_1_10_v_6_reg_11705 <= grp_fork_window_fu_1269_ap_return_96;
        window_group_1_10_v_7_reg_11710 <= grp_fork_window_fu_1269_ap_return_97;
        window_group_1_10_v_8_reg_11715 <= grp_fork_window_fu_1269_ap_return_98;
        window_group_1_10_v_reg_11675 <= grp_fork_window_fu_1269_ap_return_90;
        window_group_1_11_v_1_reg_11725 <= grp_fork_window_fu_1269_ap_return_100;
        window_group_1_11_v_2_reg_11730 <= grp_fork_window_fu_1269_ap_return_101;
        window_group_1_11_v_3_reg_11735 <= grp_fork_window_fu_1269_ap_return_102;
        window_group_1_11_v_4_reg_11740 <= grp_fork_window_fu_1269_ap_return_103;
        window_group_1_11_v_5_reg_11745 <= grp_fork_window_fu_1269_ap_return_104;
        window_group_1_11_v_6_reg_11750 <= grp_fork_window_fu_1269_ap_return_105;
        window_group_1_11_v_7_reg_11755 <= grp_fork_window_fu_1269_ap_return_106;
        window_group_1_11_v_8_reg_11760 <= grp_fork_window_fu_1269_ap_return_107;
        window_group_1_11_v_reg_11720 <= grp_fork_window_fu_1269_ap_return_99;
        window_group_1_12_v_1_reg_11770 <= grp_fork_window_fu_1269_ap_return_109;
        window_group_1_12_v_2_reg_11775 <= grp_fork_window_fu_1269_ap_return_110;
        window_group_1_12_v_3_reg_11780 <= grp_fork_window_fu_1269_ap_return_111;
        window_group_1_12_v_4_reg_11785 <= grp_fork_window_fu_1269_ap_return_112;
        window_group_1_12_v_5_reg_11790 <= grp_fork_window_fu_1269_ap_return_113;
        window_group_1_12_v_6_reg_11795 <= grp_fork_window_fu_1269_ap_return_114;
        window_group_1_12_v_7_reg_11800 <= grp_fork_window_fu_1269_ap_return_115;
        window_group_1_12_v_8_reg_11805 <= grp_fork_window_fu_1269_ap_return_116;
        window_group_1_12_v_reg_11765 <= grp_fork_window_fu_1269_ap_return_108;
        window_group_1_13_v_1_reg_11815 <= grp_fork_window_fu_1269_ap_return_118;
        window_group_1_13_v_2_reg_11820 <= grp_fork_window_fu_1269_ap_return_119;
        window_group_1_13_v_3_reg_11825 <= grp_fork_window_fu_1269_ap_return_120;
        window_group_1_13_v_4_reg_11830 <= grp_fork_window_fu_1269_ap_return_121;
        window_group_1_13_v_5_reg_11835 <= grp_fork_window_fu_1269_ap_return_122;
        window_group_1_13_v_6_reg_11840 <= grp_fork_window_fu_1269_ap_return_123;
        window_group_1_13_v_7_reg_11845 <= grp_fork_window_fu_1269_ap_return_124;
        window_group_1_13_v_8_reg_11850 <= grp_fork_window_fu_1269_ap_return_125;
        window_group_1_13_v_reg_11810 <= grp_fork_window_fu_1269_ap_return_117;
        window_group_1_14_v_1_reg_11860 <= grp_fork_window_fu_1269_ap_return_127;
        window_group_1_14_v_2_reg_11865 <= grp_fork_window_fu_1269_ap_return_128;
        window_group_1_14_v_3_reg_11870 <= grp_fork_window_fu_1269_ap_return_129;
        window_group_1_14_v_4_reg_11875 <= grp_fork_window_fu_1269_ap_return_130;
        window_group_1_14_v_5_reg_11880 <= grp_fork_window_fu_1269_ap_return_131;
        window_group_1_14_v_6_reg_11885 <= grp_fork_window_fu_1269_ap_return_132;
        window_group_1_14_v_7_reg_11890 <= grp_fork_window_fu_1269_ap_return_133;
        window_group_1_14_v_8_reg_11895 <= grp_fork_window_fu_1269_ap_return_134;
        window_group_1_14_v_reg_11855 <= grp_fork_window_fu_1269_ap_return_126;
        window_group_1_15_v_1_reg_11905 <= grp_fork_window_fu_1269_ap_return_136;
        window_group_1_15_v_2_reg_11910 <= grp_fork_window_fu_1269_ap_return_137;
        window_group_1_15_v_3_reg_11915 <= grp_fork_window_fu_1269_ap_return_138;
        window_group_1_15_v_4_reg_11920 <= grp_fork_window_fu_1269_ap_return_139;
        window_group_1_15_v_5_reg_11925 <= grp_fork_window_fu_1269_ap_return_140;
        window_group_1_15_v_6_reg_11930 <= grp_fork_window_fu_1269_ap_return_141;
        window_group_1_15_v_7_reg_11935 <= grp_fork_window_fu_1269_ap_return_142;
        window_group_1_15_v_8_reg_11940 <= grp_fork_window_fu_1269_ap_return_143;
        window_group_1_15_v_reg_11900 <= grp_fork_window_fu_1269_ap_return_135;
        window_group_1_6_va_1_reg_11500 <= grp_fork_window_fu_1269_ap_return_55;
        window_group_1_6_va_2_reg_11505 <= grp_fork_window_fu_1269_ap_return_56;
        window_group_1_6_va_3_reg_11510 <= grp_fork_window_fu_1269_ap_return_57;
        window_group_1_6_va_4_reg_11515 <= grp_fork_window_fu_1269_ap_return_58;
        window_group_1_6_va_5_reg_11520 <= grp_fork_window_fu_1269_ap_return_59;
        window_group_1_6_va_6_reg_11525 <= grp_fork_window_fu_1269_ap_return_60;
        window_group_1_6_va_7_reg_11530 <= grp_fork_window_fu_1269_ap_return_61;
        window_group_1_6_va_8_reg_11535 <= grp_fork_window_fu_1269_ap_return_62;
        window_group_1_6_va_reg_11495 <= grp_fork_window_fu_1269_ap_return_54;
        window_group_1_7_va_1_reg_11545 <= grp_fork_window_fu_1269_ap_return_64;
        window_group_1_7_va_2_reg_11550 <= grp_fork_window_fu_1269_ap_return_65;
        window_group_1_7_va_3_reg_11555 <= grp_fork_window_fu_1269_ap_return_66;
        window_group_1_7_va_4_reg_11560 <= grp_fork_window_fu_1269_ap_return_67;
        window_group_1_7_va_5_reg_11565 <= grp_fork_window_fu_1269_ap_return_68;
        window_group_1_7_va_6_reg_11570 <= grp_fork_window_fu_1269_ap_return_69;
        window_group_1_7_va_7_reg_11575 <= grp_fork_window_fu_1269_ap_return_70;
        window_group_1_7_va_8_reg_11580 <= grp_fork_window_fu_1269_ap_return_71;
        window_group_1_7_va_reg_11540 <= grp_fork_window_fu_1269_ap_return_63;
        window_group_1_8_va_1_reg_11590 <= grp_fork_window_fu_1269_ap_return_73;
        window_group_1_8_va_2_reg_11595 <= grp_fork_window_fu_1269_ap_return_74;
        window_group_1_8_va_3_reg_11600 <= grp_fork_window_fu_1269_ap_return_75;
        window_group_1_8_va_4_reg_11605 <= grp_fork_window_fu_1269_ap_return_76;
        window_group_1_8_va_5_reg_11610 <= grp_fork_window_fu_1269_ap_return_77;
        window_group_1_8_va_6_reg_11615 <= grp_fork_window_fu_1269_ap_return_78;
        window_group_1_8_va_7_reg_11620 <= grp_fork_window_fu_1269_ap_return_79;
        window_group_1_8_va_8_reg_11625 <= grp_fork_window_fu_1269_ap_return_80;
        window_group_1_8_va_reg_11585 <= grp_fork_window_fu_1269_ap_return_72;
        window_group_1_9_va_1_reg_11635 <= grp_fork_window_fu_1269_ap_return_82;
        window_group_1_9_va_2_reg_11640 <= grp_fork_window_fu_1269_ap_return_83;
        window_group_1_9_va_3_reg_11645 <= grp_fork_window_fu_1269_ap_return_84;
        window_group_1_9_va_4_reg_11650 <= grp_fork_window_fu_1269_ap_return_85;
        window_group_1_9_va_5_reg_11655 <= grp_fork_window_fu_1269_ap_return_86;
        window_group_1_9_va_6_reg_11660 <= grp_fork_window_fu_1269_ap_return_87;
        window_group_1_9_va_7_reg_11665 <= grp_fork_window_fu_1269_ap_return_88;
        window_group_1_9_va_8_reg_11670 <= grp_fork_window_fu_1269_ap_return_89;
        window_group_1_9_va_reg_11630 <= grp_fork_window_fu_1269_ap_return_81;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        kernel_window_1_val_18_reg_11425 <= line_buff_group_1_va_q0;
        kernel_window_1_val_19_reg_11430 <= line_buff_group_1_va_q1;
        kernel_window_1_val_21_reg_11435 <= line_buff_group_1_va_1_q0;
        kernel_window_1_val_22_reg_11440 <= line_buff_group_1_va_1_q1;
        kernel_window_1_val_24_reg_11450 <= line_buff_group_1_va_2_q0;
        kernel_window_1_val_25_reg_11455 <= line_buff_group_1_va_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221 == 1'd1) & (icmp_ln81_reg_11307 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        kernel_window_1_val_1_fu_560 <= kernel_window_1_val_34_fu_2973_p3;
        kernel_window_1_val_2_fu_564 <= kernel_window_1_val_33_fu_2965_p3;
        kernel_window_1_val_3_fu_568 <= kernel_window_1_val_32_fu_2956_p3;
        kernel_window_1_val_4_fu_572 <= kernel_window_1_val_31_fu_2948_p3;
        kernel_window_1_val_5_fu_576 <= kernel_window_1_val_30_fu_2940_p3;
        kernel_window_1_val_6_fu_580 <= kernel_window_1_val_29_fu_2931_p3;
        kernel_window_1_val_7_fu_584 <= kernel_window_1_val_28_fu_2923_p3;
        kernel_window_1_val_8_fu_588 <= kernel_window_1_val_27_fu_2915_p3;
        kernel_window_1_val_s_fu_556 <= kernel_window_1_val_35_fu_2981_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        line_buff_group_0_va_10_reg_11410 <= zext_ln174_fu_2880_p1;
        line_buff_group_0_va_14_reg_11415 <= zext_ln174_fu_2880_p1;
        line_buff_group_0_va_6_reg_11405 <= zext_ln174_fu_2880_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_0_va_11_reg_11340 <= sext_ln203_fu_2818_p1;
        line_buff_group_0_va_7_reg_11335 <= sext_ln203_fu_2818_p1;
        sext_ln203_reg_11330 <= sext_ln203_fu_2818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_12_reg_11365 <= sext_ln174_fu_2846_p1;
        line_buff_group_0_va_13_reg_11370 <= sext_ln174_1_fu_2859_p1;
        line_buff_group_0_va_4_reg_11345 <= sext_ln174_fu_2846_p1;
        line_buff_group_0_va_5_reg_11350 <= sext_ln174_1_fu_2859_p1;
        line_buff_group_0_va_8_reg_11355 <= sext_ln174_fu_2846_p1;
        line_buff_group_0_va_9_reg_11360 <= sext_ln174_1_fu_2859_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_fu_2805_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buff_group_1_va_7_reg_11320 <= zext_ln49_1_fu_2698_p1;
        line_buff_group_1_va_9_reg_11325 <= zext_ln49_1_fu_2698_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_A == 1'b1)) begin
        outStream_V_data_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_B == 1'b1)) begin
        outStream_V_data_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_A == 1'b1)) begin
        outStream_V_dest_V_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_B == 1'b1)) begin
        outStream_V_dest_V_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_A == 1'b1)) begin
        outStream_V_id_V_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_B == 1'b1)) begin
        outStream_V_id_V_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_A == 1'b1)) begin
        outStream_V_keep_V_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_B == 1'b1)) begin
        outStream_V_keep_V_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_A == 1'b1)) begin
        outStream_V_last_V_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_B == 1'b1)) begin
        outStream_V_last_V_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_A == 1'b1)) begin
        outStream_V_strb_V_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_B == 1'b1)) begin
        outStream_V_strb_V_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_A == 1'b1)) begin
        outStream_V_user_V_1_payload_A <= grp_out_stream_merge_fu_1228_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_B == 1'b1)) begin
        outStream_V_user_V_1_payload_B <= grp_out_stream_merge_fu_1228_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1961 <= grp_fork_window_fu_1269_ap_return_0;
        reg_1966 <= grp_fork_window_fu_1269_ap_return_1;
        reg_1971 <= grp_fork_window_fu_1269_ap_return_2;
        reg_1976 <= grp_fork_window_fu_1269_ap_return_3;
        reg_1981 <= grp_fork_window_fu_1269_ap_return_4;
        reg_1986 <= grp_fork_window_fu_1269_ap_return_5;
        reg_1991 <= grp_fork_window_fu_1269_ap_return_6;
        reg_1996 <= grp_fork_window_fu_1269_ap_return_7;
        reg_2001 <= grp_fork_window_fu_1269_ap_return_8;
        reg_2006 <= grp_fork_window_fu_1269_ap_return_9;
        reg_2011 <= grp_fork_window_fu_1269_ap_return_10;
        reg_2016 <= grp_fork_window_fu_1269_ap_return_11;
        reg_2021 <= grp_fork_window_fu_1269_ap_return_12;
        reg_2026 <= grp_fork_window_fu_1269_ap_return_13;
        reg_2031 <= grp_fork_window_fu_1269_ap_return_14;
        reg_2036 <= grp_fork_window_fu_1269_ap_return_15;
        reg_2041 <= grp_fork_window_fu_1269_ap_return_16;
        reg_2046 <= grp_fork_window_fu_1269_ap_return_17;
        reg_2051 <= grp_fork_window_fu_1269_ap_return_18;
        reg_2056 <= grp_fork_window_fu_1269_ap_return_19;
        reg_2061 <= grp_fork_window_fu_1269_ap_return_20;
        reg_2066 <= grp_fork_window_fu_1269_ap_return_21;
        reg_2071 <= grp_fork_window_fu_1269_ap_return_22;
        reg_2076 <= grp_fork_window_fu_1269_ap_return_23;
        reg_2081 <= grp_fork_window_fu_1269_ap_return_24;
        reg_2086 <= grp_fork_window_fu_1269_ap_return_25;
        reg_2091 <= grp_fork_window_fu_1269_ap_return_26;
        reg_2096 <= grp_fork_window_fu_1269_ap_return_27;
        reg_2101 <= grp_fork_window_fu_1269_ap_return_28;
        reg_2106 <= grp_fork_window_fu_1269_ap_return_29;
        reg_2111 <= grp_fork_window_fu_1269_ap_return_30;
        reg_2116 <= grp_fork_window_fu_1269_ap_return_31;
        reg_2121 <= grp_fork_window_fu_1269_ap_return_32;
        reg_2126 <= grp_fork_window_fu_1269_ap_return_33;
        reg_2131 <= grp_fork_window_fu_1269_ap_return_34;
        reg_2136 <= grp_fork_window_fu_1269_ap_return_35;
        reg_2141 <= grp_fork_window_fu_1269_ap_return_36;
        reg_2146 <= grp_fork_window_fu_1269_ap_return_37;
        reg_2151 <= grp_fork_window_fu_1269_ap_return_38;
        reg_2156 <= grp_fork_window_fu_1269_ap_return_39;
        reg_2161 <= grp_fork_window_fu_1269_ap_return_40;
        reg_2166 <= grp_fork_window_fu_1269_ap_return_41;
        reg_2171 <= grp_fork_window_fu_1269_ap_return_42;
        reg_2176 <= grp_fork_window_fu_1269_ap_return_43;
        reg_2181 <= grp_fork_window_fu_1269_ap_return_44;
        reg_2186 <= grp_fork_window_fu_1269_ap_return_45;
        reg_2191 <= grp_fork_window_fu_1269_ap_return_46;
        reg_2196 <= grp_fork_window_fu_1269_ap_return_47;
        reg_2201 <= grp_fork_window_fu_1269_ap_return_48;
        reg_2206 <= grp_fork_window_fu_1269_ap_return_49;
        reg_2211 <= grp_fork_window_fu_1269_ap_return_50;
        reg_2216 <= grp_fork_window_fu_1269_ap_return_51;
        reg_2221 <= grp_fork_window_fu_1269_ap_return_52;
        reg_2226 <= grp_fork_window_fu_1269_ap_return_53;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_2231 <= grp_window_macc_fu_1196_ap_return;
        reg_2235 <= grp_window_macc_fu_1212_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln340_16_reg_12676 <= select_ln340_16_fu_3618_p3;
        select_ln340_23_reg_12682 <= select_ln340_23_fu_3719_p3;
        select_ln340_29_reg_12688 <= select_ln340_29_fu_3820_p3;
        select_ln340_35_reg_12694 <= select_ln340_35_fu_3921_p3;
        select_ln340_41_reg_12700 <= select_ln340_41_fu_4022_p3;
        select_ln340_47_reg_12706 <= select_ln340_47_fu_4123_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln340_20_reg_12712 <= select_ln340_20_fu_4272_p3;
        select_ln340_26_reg_12719 <= select_ln340_26_fu_4420_p3;
        select_ln340_32_reg_12726 <= select_ln340_32_fu_4568_p3;
        select_ln340_38_reg_12733 <= select_ln340_38_fu_4716_p3;
        select_ln340_44_reg_12740 <= select_ln340_44_fu_4864_p3;
        select_ln340_50_reg_12747 <= select_ln340_50_fu_5012_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln340_53_reg_12754 <= select_ln340_53_fu_5112_p3;
        select_ln340_59_reg_12760 <= select_ln340_59_fu_5213_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln340_64_reg_12891 <= select_ln340_64_fu_5640_p3;
        select_ln340_66_reg_12897 <= select_ln340_66_fu_5739_p3;
        select_ln340_68_reg_12903 <= select_ln340_68_fu_5840_p3;
        select_ln340_70_reg_12909 <= select_ln340_70_fu_5941_p3;
        select_ln340_72_reg_12915 <= select_ln340_72_fu_6042_p3;
        select_ln340_74_reg_12921 <= select_ln340_74_fu_6143_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln340_76_reg_13145 <= select_ln340_76_fu_7655_p3;
        select_ln340_78_reg_13151 <= select_ln340_78_fu_7756_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_fu_2369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln46_reg_11204 <= select_ln46_fu_2485_p3;
        select_ln49_4_reg_11247 <= select_ln49_4_fu_2601_p3;
        select_ln49_8_reg_11262 <= select_ln49_8_fu_2651_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln49_3_reg_11267 <= select_ln49_3_fu_2691_p3;
        select_ln49_5_reg_11271 <= select_ln49_5_fu_2703_p3;
        select_ln49_6_reg_11277 <= select_ln49_6_fu_2714_p3;
        select_ln49_7_reg_11283 <= select_ln49_7_fu_2726_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        sub0_val_output_V_0_2_fu_428 <= select_ln340_16_fu_3618_p3;
        sub0_val_output_V_1_2_fu_432 <= select_ln340_23_fu_3719_p3;
        sub0_val_output_V_2_2_fu_436 <= select_ln340_29_fu_3820_p3;
        sub0_val_output_V_3_2_fu_440 <= select_ln340_35_fu_3921_p3;
        sub0_val_output_V_4_2_fu_444 <= select_ln340_41_fu_4022_p3;
        sub0_val_output_V_5_2_fu_448 <= select_ln340_47_fu_4123_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sub0_val_output_V_10_2_fu_468 <= select_ln340_68_fu_5840_p3;
        sub0_val_output_V_11_2_fu_472 <= select_ln340_70_fu_5941_p3;
        sub0_val_output_V_12_2_fu_476 <= select_ln340_72_fu_6042_p3;
        sub0_val_output_V_13_2_fu_480 <= select_ln340_74_fu_6143_p3;
        sub0_val_output_V_8_2_fu_460 <= select_ln340_64_fu_5640_p3;
        sub0_val_output_V_9_2_fu_464 <= select_ln340_66_fu_5739_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sub0_val_output_V_14_2_fu_484 <= select_ln340_76_fu_7655_p3;
        sub0_val_output_V_15_2_fu_488 <= select_ln340_78_fu_7756_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter2_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln81_reg_11307_pp0_iter2_reg == 1'd1) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        sub0_val_output_V_6_2_fu_452 <= select_ln340_53_fu_5112_p3;
        sub0_val_output_V_7_2_fu_456 <= select_ln340_59_fu_5213_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_31_reg_12766 <= grp_window_macc_fu_1164_ap_return;
        tmp_33_reg_12772 <= grp_window_macc_fu_1180_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_35_reg_11258 == 1'd0) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_dest_V_fu_424 <= inStream_V_dest_V_0_data_out;
        tmp_id_V_fu_420 <= inStream_V_id_V_0_data_out;
        tmp_keep_V_fu_408 <= inStream_V_keep_V_0_data_out;
        tmp_strb_V_fu_412 <= inStream_V_strb_V_0_data_out;
        tmp_user_V_fu_416 <= inStream_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_3_reg_11267 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_dest_V_load_reg_12545 <= tmp_dest_V_fu_424;
        tmp_id_V_load_reg_12540 <= tmp_id_V_fu_420;
        tmp_keep_V_load_reg_12525 <= tmp_keep_V_fu_408;
        tmp_strb_V_load_reg_12530 <= tmp_strb_V_fu_412;
        tmp_user_V_load_reg_12535 <= tmp_user_V_fu_416;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        window_group_0_10_v_1_reg_12178 <= grp_fork_window_fu_1269_ap_return_91;
        window_group_0_10_v_2_reg_12183 <= grp_fork_window_fu_1269_ap_return_92;
        window_group_0_10_v_3_reg_12188 <= grp_fork_window_fu_1269_ap_return_93;
        window_group_0_10_v_4_reg_12193 <= grp_fork_window_fu_1269_ap_return_94;
        window_group_0_10_v_5_reg_12198 <= grp_fork_window_fu_1269_ap_return_95;
        window_group_0_10_v_6_reg_12203 <= grp_fork_window_fu_1269_ap_return_96;
        window_group_0_10_v_7_reg_12208 <= grp_fork_window_fu_1269_ap_return_97;
        window_group_0_10_v_8_reg_12213 <= grp_fork_window_fu_1269_ap_return_98;
        window_group_0_10_v_reg_12173 <= grp_fork_window_fu_1269_ap_return_90;
        window_group_0_11_v_1_reg_12223 <= grp_fork_window_fu_1269_ap_return_100;
        window_group_0_11_v_2_reg_12228 <= grp_fork_window_fu_1269_ap_return_101;
        window_group_0_11_v_3_reg_12233 <= grp_fork_window_fu_1269_ap_return_102;
        window_group_0_11_v_4_reg_12238 <= grp_fork_window_fu_1269_ap_return_103;
        window_group_0_11_v_5_reg_12243 <= grp_fork_window_fu_1269_ap_return_104;
        window_group_0_11_v_6_reg_12248 <= grp_fork_window_fu_1269_ap_return_105;
        window_group_0_11_v_7_reg_12253 <= grp_fork_window_fu_1269_ap_return_106;
        window_group_0_11_v_8_reg_12258 <= grp_fork_window_fu_1269_ap_return_107;
        window_group_0_11_v_reg_12218 <= grp_fork_window_fu_1269_ap_return_99;
        window_group_0_12_v_1_reg_12268 <= grp_fork_window_fu_1269_ap_return_109;
        window_group_0_12_v_2_reg_12273 <= grp_fork_window_fu_1269_ap_return_110;
        window_group_0_12_v_3_reg_12278 <= grp_fork_window_fu_1269_ap_return_111;
        window_group_0_12_v_4_reg_12283 <= grp_fork_window_fu_1269_ap_return_112;
        window_group_0_12_v_5_reg_12288 <= grp_fork_window_fu_1269_ap_return_113;
        window_group_0_12_v_6_reg_12293 <= grp_fork_window_fu_1269_ap_return_114;
        window_group_0_12_v_7_reg_12298 <= grp_fork_window_fu_1269_ap_return_115;
        window_group_0_12_v_8_reg_12303 <= grp_fork_window_fu_1269_ap_return_116;
        window_group_0_12_v_reg_12263 <= grp_fork_window_fu_1269_ap_return_108;
        window_group_0_13_v_1_reg_12313 <= grp_fork_window_fu_1269_ap_return_118;
        window_group_0_13_v_2_reg_12318 <= grp_fork_window_fu_1269_ap_return_119;
        window_group_0_13_v_3_reg_12323 <= grp_fork_window_fu_1269_ap_return_120;
        window_group_0_13_v_4_reg_12328 <= grp_fork_window_fu_1269_ap_return_121;
        window_group_0_13_v_5_reg_12333 <= grp_fork_window_fu_1269_ap_return_122;
        window_group_0_13_v_6_reg_12338 <= grp_fork_window_fu_1269_ap_return_123;
        window_group_0_13_v_7_reg_12343 <= grp_fork_window_fu_1269_ap_return_124;
        window_group_0_13_v_8_reg_12348 <= grp_fork_window_fu_1269_ap_return_125;
        window_group_0_13_v_reg_12308 <= grp_fork_window_fu_1269_ap_return_117;
        window_group_0_14_v_1_reg_12358 <= grp_fork_window_fu_1269_ap_return_127;
        window_group_0_14_v_2_reg_12363 <= grp_fork_window_fu_1269_ap_return_128;
        window_group_0_14_v_3_reg_12368 <= grp_fork_window_fu_1269_ap_return_129;
        window_group_0_14_v_4_reg_12373 <= grp_fork_window_fu_1269_ap_return_130;
        window_group_0_14_v_5_reg_12378 <= grp_fork_window_fu_1269_ap_return_131;
        window_group_0_14_v_6_reg_12383 <= grp_fork_window_fu_1269_ap_return_132;
        window_group_0_14_v_7_reg_12388 <= grp_fork_window_fu_1269_ap_return_133;
        window_group_0_14_v_8_reg_12393 <= grp_fork_window_fu_1269_ap_return_134;
        window_group_0_14_v_reg_12353 <= grp_fork_window_fu_1269_ap_return_126;
        window_group_0_15_v_1_reg_12403 <= grp_fork_window_fu_1269_ap_return_136;
        window_group_0_15_v_2_reg_12408 <= grp_fork_window_fu_1269_ap_return_137;
        window_group_0_15_v_3_reg_12413 <= grp_fork_window_fu_1269_ap_return_138;
        window_group_0_15_v_4_reg_12418 <= grp_fork_window_fu_1269_ap_return_139;
        window_group_0_15_v_5_reg_12423 <= grp_fork_window_fu_1269_ap_return_140;
        window_group_0_15_v_6_reg_12428 <= grp_fork_window_fu_1269_ap_return_141;
        window_group_0_15_v_7_reg_12433 <= grp_fork_window_fu_1269_ap_return_142;
        window_group_0_15_v_8_reg_12438 <= grp_fork_window_fu_1269_ap_return_143;
        window_group_0_15_v_reg_12398 <= grp_fork_window_fu_1269_ap_return_135;
        window_group_0_6_va_1_reg_11998 <= grp_fork_window_fu_1269_ap_return_55;
        window_group_0_6_va_2_reg_12003 <= grp_fork_window_fu_1269_ap_return_56;
        window_group_0_6_va_3_reg_12008 <= grp_fork_window_fu_1269_ap_return_57;
        window_group_0_6_va_4_reg_12013 <= grp_fork_window_fu_1269_ap_return_58;
        window_group_0_6_va_5_reg_12018 <= grp_fork_window_fu_1269_ap_return_59;
        window_group_0_6_va_6_reg_12023 <= grp_fork_window_fu_1269_ap_return_60;
        window_group_0_6_va_7_reg_12028 <= grp_fork_window_fu_1269_ap_return_61;
        window_group_0_6_va_8_reg_12033 <= grp_fork_window_fu_1269_ap_return_62;
        window_group_0_6_va_reg_11993 <= grp_fork_window_fu_1269_ap_return_54;
        window_group_0_7_va_1_reg_12043 <= grp_fork_window_fu_1269_ap_return_64;
        window_group_0_7_va_2_reg_12048 <= grp_fork_window_fu_1269_ap_return_65;
        window_group_0_7_va_3_reg_12053 <= grp_fork_window_fu_1269_ap_return_66;
        window_group_0_7_va_4_reg_12058 <= grp_fork_window_fu_1269_ap_return_67;
        window_group_0_7_va_5_reg_12063 <= grp_fork_window_fu_1269_ap_return_68;
        window_group_0_7_va_6_reg_12068 <= grp_fork_window_fu_1269_ap_return_69;
        window_group_0_7_va_7_reg_12073 <= grp_fork_window_fu_1269_ap_return_70;
        window_group_0_7_va_8_reg_12078 <= grp_fork_window_fu_1269_ap_return_71;
        window_group_0_7_va_reg_12038 <= grp_fork_window_fu_1269_ap_return_63;
        window_group_0_8_va_1_reg_12088 <= grp_fork_window_fu_1269_ap_return_73;
        window_group_0_8_va_2_reg_12093 <= grp_fork_window_fu_1269_ap_return_74;
        window_group_0_8_va_3_reg_12098 <= grp_fork_window_fu_1269_ap_return_75;
        window_group_0_8_va_4_reg_12103 <= grp_fork_window_fu_1269_ap_return_76;
        window_group_0_8_va_5_reg_12108 <= grp_fork_window_fu_1269_ap_return_77;
        window_group_0_8_va_6_reg_12113 <= grp_fork_window_fu_1269_ap_return_78;
        window_group_0_8_va_7_reg_12118 <= grp_fork_window_fu_1269_ap_return_79;
        window_group_0_8_va_8_reg_12123 <= grp_fork_window_fu_1269_ap_return_80;
        window_group_0_8_va_reg_12083 <= grp_fork_window_fu_1269_ap_return_72;
        window_group_0_9_va_1_reg_12133 <= grp_fork_window_fu_1269_ap_return_82;
        window_group_0_9_va_2_reg_12138 <= grp_fork_window_fu_1269_ap_return_83;
        window_group_0_9_va_3_reg_12143 <= grp_fork_window_fu_1269_ap_return_84;
        window_group_0_9_va_4_reg_12148 <= grp_fork_window_fu_1269_ap_return_85;
        window_group_0_9_va_5_reg_12153 <= grp_fork_window_fu_1269_ap_return_86;
        window_group_0_9_va_6_reg_12158 <= grp_fork_window_fu_1269_ap_return_87;
        window_group_0_9_va_7_reg_12163 <= grp_fork_window_fu_1269_ap_return_88;
        window_group_0_9_va_8_reg_12168 <= grp_fork_window_fu_1269_ap_return_89;
        window_group_0_9_va_reg_12128 <= grp_fork_window_fu_1269_ap_return_81;
    end
end

always @ (*) begin
    if ((icmp_ln46_fu_2369_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_col_idx_assign_phi_fu_1084_p4 = select_ln49_4_reg_11247;
    end else begin
        ap_phi_mux_col_idx_assign_phi_fu_1084_p4 = col_idx_assign_reg_1080;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten153_phi_fu_1051_p4 = add_ln46_reg_11169;
    end else begin
        ap_phi_mux_indvar_flatten153_phi_fu_1051_p4 = indvar_flatten153_reg_1047;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1073_p4 = select_ln49_8_reg_11262;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1073_p4 = indvar_flatten_reg_1069;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_ch_idx_0_phi_fu_1095_p4 = input_ch_idx_reg_11988;
    end else begin
        ap_phi_mux_input_ch_idx_0_phi_fu_1095_p4 = input_ch_idx_0_reg_1091;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_11165 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_row_idx_0_phi_fu_1062_p4 = select_ln46_reg_11204;
    end else begin
        ap_phi_mux_row_idx_0_phi_fu_1062_p4 = row_idx_0_reg_1058;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_10 = line_buff_group_0_va_q1;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_10 = kernel_window_1_val_29_fu_2931_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_10 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_10 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_11 = kernel_window_0_val_3_reg_11475;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_11 = kernel_window_1_val_30_fu_2940_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_11 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_11 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_12 = kernel_window_0_val_4_reg_11480;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_12 = kernel_window_1_val_31_fu_2948_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_12 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_12 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_13 = line_buff_group_0_va_1_q1;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_13 = kernel_window_1_val_32_fu_2956_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_13 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_13 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_14 = kernel_window_0_val_6_reg_11485;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_14 = kernel_window_1_val_33_fu_2965_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_14 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_14 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_15 = kernel_window_0_val_7_reg_11490;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_15 = kernel_window_1_val_34_fu_2973_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_15 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_15 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_16 = line_buff_group_0_va_2_q1;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_16 = kernel_window_1_val_35_fu_2981_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_16 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_16 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_9 = kernel_window_0_val_1_reg_11470;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_9 = kernel_window_1_val_27_fu_2915_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_9 = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_9 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0))) begin
        if ((1'b1 == ap_condition_3839)) begin
            grp_fork_window_fu_1269_window_group_0_val_s = kernel_window_0_val_s_reg_11465;
        end else if ((1'b1 == ap_condition_31125)) begin
            grp_fork_window_fu_1269_window_group_0_val_s = kernel_window_1_val_28_fu_2923_p3;
        end else begin
            grp_fork_window_fu_1269_window_group_0_val_s = 'bx;
        end
    end else begin
        grp_fork_window_fu_1269_window_group_0_val_s = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp2419) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2418) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2417) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2416) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp2415) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_out_stream_merge_fu_1228_ap_ce = 1'b1;
    end else begin
        grp_out_stream_merge_fu_1228_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp709) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp870) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp834) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp800) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp766) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp730) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1132_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31151)) begin
            grp_window_macc_fu_1132_weight_V_offset = add_ln106_12_reg_12600;
        end else if ((1'b1 == ap_condition_31147)) begin
            grp_window_macc_fu_1132_weight_V_offset = zext_ln106_11_fu_3326_p1;
        end else if ((1'b1 == ap_condition_31143)) begin
            grp_window_macc_fu_1132_weight_V_offset = zext_ln106_9_fu_3272_p1;
        end else if ((1'b1 == ap_condition_31139)) begin
            grp_window_macc_fu_1132_weight_V_offset = zext_ln104_9_fu_3217_p1;
        end else if ((1'b1 == ap_condition_31135)) begin
            grp_window_macc_fu_1132_weight_V_offset = zext_ln104_fu_3133_p1;
        end else if ((1'b1 == ap_condition_31131)) begin
            grp_window_macc_fu_1132_weight_V_offset = zext_ln106_fu_3085_p1;
        end else begin
            grp_window_macc_fu_1132_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1132_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_0_0_val_V_r = window_group_1_14_v_reg_11855;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_0_0_val_V_r = window_group_1_8_va_reg_11585;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_0_0_val_V_r = window_group_1_6_va_reg_11495;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_0_0_val_V_r = window_group_0_6_va_reg_11993;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_0_0_val_V_r = reg_1961;
    end else begin
        grp_window_macc_fu_1132_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_0_1_val_V_r = window_group_1_14_v_1_reg_11860;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_0_1_val_V_r = window_group_1_8_va_1_reg_11590;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_0_1_val_V_r = window_group_1_6_va_1_reg_11500;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_0_1_val_V_r = window_group_0_6_va_1_reg_11998;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_0_1_val_V_r = reg_1966;
    end else begin
        grp_window_macc_fu_1132_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_0_2_val_V_r = window_group_1_14_v_2_reg_11865;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_0_2_val_V_r = window_group_1_8_va_2_reg_11595;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_0_2_val_V_r = window_group_1_6_va_2_reg_11505;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_0_2_val_V_r = window_group_0_6_va_2_reg_12003;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_0_2_val_V_r = reg_1971;
    end else begin
        grp_window_macc_fu_1132_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_1_0_val_V_r = window_group_1_14_v_3_reg_11870;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_1_0_val_V_r = window_group_1_8_va_3_reg_11600;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_1_0_val_V_r = window_group_1_6_va_3_reg_11510;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_1_0_val_V_r = window_group_0_6_va_3_reg_12008;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_1_0_val_V_r = reg_1976;
    end else begin
        grp_window_macc_fu_1132_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_1_1_val_V_r = window_group_1_14_v_4_reg_11875;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_1_1_val_V_r = window_group_1_8_va_4_reg_11605;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_1_1_val_V_r = window_group_1_6_va_4_reg_11515;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_1_1_val_V_r = window_group_0_6_va_4_reg_12013;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_1_1_val_V_r = reg_1981;
    end else begin
        grp_window_macc_fu_1132_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_1_2_val_V_r = window_group_1_14_v_5_reg_11880;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_1_2_val_V_r = window_group_1_8_va_5_reg_11610;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_1_2_val_V_r = window_group_1_6_va_5_reg_11520;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_1_2_val_V_r = window_group_0_6_va_5_reg_12018;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_1_2_val_V_r = reg_1986;
    end else begin
        grp_window_macc_fu_1132_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_2_0_val_V_r = window_group_1_14_v_6_reg_11885;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_2_0_val_V_r = window_group_1_8_va_6_reg_11615;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_2_0_val_V_r = window_group_1_6_va_6_reg_11525;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_2_0_val_V_r = window_group_0_6_va_6_reg_12023;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_2_0_val_V_r = reg_1991;
    end else begin
        grp_window_macc_fu_1132_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_2_1_val_V_r = window_group_1_14_v_7_reg_11890;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_2_1_val_V_r = window_group_1_8_va_7_reg_11620;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_2_1_val_V_r = window_group_1_6_va_7_reg_11530;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_2_1_val_V_r = window_group_0_6_va_7_reg_12028;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_2_1_val_V_r = reg_1996;
    end else begin
        grp_window_macc_fu_1132_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1132_window_2_2_val_V_r = window_group_1_14_v_8_reg_11895;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1132_window_2_2_val_V_r = window_group_1_8_va_8_reg_11625;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1132_window_2_2_val_V_r = window_group_1_6_va_8_reg_11535;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1132_window_2_2_val_V_r = window_group_0_6_va_8_reg_12033;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1132_window_2_2_val_V_r = reg_2001;
    end else begin
        grp_window_macc_fu_1132_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp713) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp872) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp836) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp802) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp768) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp733) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1148_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31170)) begin
            grp_window_macc_fu_1148_weight_V_offset = sext_ln106_1_fu_3355_p1;
        end else if ((1'b1 == ap_condition_31167)) begin
            grp_window_macc_fu_1148_weight_V_offset = add_ln106_8_reg_12580;
        end else if ((1'b1 == ap_condition_31164)) begin
            grp_window_macc_fu_1148_weight_V_offset = zext_ln106_10_fu_3276_p1;
        end else if ((1'b1 == ap_condition_31161)) begin
            grp_window_macc_fu_1148_weight_V_offset = zext_ln104_10_fu_3226_p1;
        end else if ((1'b1 == ap_condition_31158)) begin
            grp_window_macc_fu_1148_weight_V_offset = zext_ln104_4_fu_3137_p1;
        end else if ((1'b1 == ap_condition_31155)) begin
            grp_window_macc_fu_1148_weight_V_offset = zext_ln106_4_fu_3095_p1;
        end else begin
            grp_window_macc_fu_1148_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1148_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_0_0_val_V_r = window_group_1_15_v_reg_11900;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_0_0_val_V_r = window_group_1_9_va_reg_11630;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_0_0_val_V_r = window_group_1_7_va_reg_11540;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_0_0_val_V_r = window_group_0_7_va_reg_12038;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_0_0_val_V_r = reg_2006;
    end else begin
        grp_window_macc_fu_1148_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_0_1_val_V_r = window_group_1_15_v_1_reg_11905;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_0_1_val_V_r = window_group_1_9_va_1_reg_11635;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_0_1_val_V_r = window_group_1_7_va_1_reg_11545;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_0_1_val_V_r = window_group_0_7_va_1_reg_12043;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_0_1_val_V_r = reg_2011;
    end else begin
        grp_window_macc_fu_1148_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_0_2_val_V_r = window_group_1_15_v_2_reg_11910;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_0_2_val_V_r = window_group_1_9_va_2_reg_11640;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_0_2_val_V_r = window_group_1_7_va_2_reg_11550;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_0_2_val_V_r = window_group_0_7_va_2_reg_12048;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_0_2_val_V_r = reg_2016;
    end else begin
        grp_window_macc_fu_1148_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_1_0_val_V_r = window_group_1_15_v_3_reg_11915;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_1_0_val_V_r = window_group_1_9_va_3_reg_11645;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_1_0_val_V_r = window_group_1_7_va_3_reg_11555;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_1_0_val_V_r = window_group_0_7_va_3_reg_12053;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_1_0_val_V_r = reg_2021;
    end else begin
        grp_window_macc_fu_1148_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_1_1_val_V_r = window_group_1_15_v_4_reg_11920;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_1_1_val_V_r = window_group_1_9_va_4_reg_11650;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_1_1_val_V_r = window_group_1_7_va_4_reg_11560;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_1_1_val_V_r = window_group_0_7_va_4_reg_12058;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_1_1_val_V_r = reg_2026;
    end else begin
        grp_window_macc_fu_1148_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_1_2_val_V_r = window_group_1_15_v_5_reg_11925;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_1_2_val_V_r = window_group_1_9_va_5_reg_11655;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_1_2_val_V_r = window_group_1_7_va_5_reg_11565;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_1_2_val_V_r = window_group_0_7_va_5_reg_12063;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_1_2_val_V_r = reg_2031;
    end else begin
        grp_window_macc_fu_1148_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_2_0_val_V_r = window_group_1_15_v_6_reg_11930;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_2_0_val_V_r = window_group_1_9_va_6_reg_11660;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_2_0_val_V_r = window_group_1_7_va_6_reg_11570;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_2_0_val_V_r = window_group_0_7_va_6_reg_12068;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_2_0_val_V_r = reg_2036;
    end else begin
        grp_window_macc_fu_1148_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_2_1_val_V_r = window_group_1_15_v_7_reg_11935;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_2_1_val_V_r = window_group_1_9_va_7_reg_11665;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_2_1_val_V_r = window_group_1_7_va_7_reg_11575;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_2_1_val_V_r = window_group_0_7_va_7_reg_12073;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_2_1_val_V_r = reg_2041;
    end else begin
        grp_window_macc_fu_1148_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_window_macc_fu_1148_window_2_2_val_V_r = window_group_1_15_v_8_reg_11940;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1148_window_2_2_val_V_r = window_group_1_9_va_8_reg_11670;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1148_window_2_2_val_V_r = window_group_1_7_va_8_reg_11580;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1148_window_2_2_val_V_r = window_group_0_7_va_8_reg_12078;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1148_window_2_2_val_V_r = reg_2046;
    end else begin
        grp_window_macc_fu_1148_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp717) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp874) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp838) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp804) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp770) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp736) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1164_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31186)) begin
            grp_window_macc_fu_1164_weight_V_offset = add_ln106_9_reg_12585;
        end else if ((1'b1 == ap_condition_31183)) begin
            grp_window_macc_fu_1164_weight_V_offset = or_ln104_2_fu_3305_p3;
        end else if ((1'b1 == ap_condition_31180)) begin
            grp_window_macc_fu_1164_weight_V_offset = zext_ln104_11_fu_3238_p1;
        end else if ((1'b1 == ap_condition_31177)) begin
            grp_window_macc_fu_1164_weight_V_offset = zext_ln104_5_fu_3141_p1;
        end else if ((1'b1 == ap_condition_31174)) begin
            grp_window_macc_fu_1164_weight_V_offset = zext_ln106_5_fu_3105_p1;
        end else begin
            grp_window_macc_fu_1164_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1164_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_0_0_val_V_r = window_group_1_10_v_reg_11675;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_0_0_val_V_r = window_group_0_12_v_reg_12263;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_0_0_val_V_r = window_group_0_8_va_reg_12083;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_0_0_val_V_r = reg_2051;
    end else begin
        grp_window_macc_fu_1164_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_0_1_val_V_r = window_group_1_10_v_1_reg_11680;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_0_1_val_V_r = window_group_0_12_v_1_reg_12268;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_0_1_val_V_r = window_group_0_8_va_1_reg_12088;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_0_1_val_V_r = reg_2056;
    end else begin
        grp_window_macc_fu_1164_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_0_2_val_V_r = window_group_1_10_v_2_reg_11685;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_0_2_val_V_r = window_group_0_12_v_2_reg_12273;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_0_2_val_V_r = window_group_0_8_va_2_reg_12093;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_0_2_val_V_r = reg_2061;
    end else begin
        grp_window_macc_fu_1164_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_1_0_val_V_r = window_group_1_10_v_3_reg_11690;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_1_0_val_V_r = window_group_0_12_v_3_reg_12278;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_1_0_val_V_r = window_group_0_8_va_3_reg_12098;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_1_0_val_V_r = reg_2066;
    end else begin
        grp_window_macc_fu_1164_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_1_1_val_V_r = window_group_1_10_v_4_reg_11695;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_1_1_val_V_r = window_group_0_12_v_4_reg_12283;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_1_1_val_V_r = window_group_0_8_va_4_reg_12103;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_1_1_val_V_r = reg_2071;
    end else begin
        grp_window_macc_fu_1164_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_1_2_val_V_r = window_group_1_10_v_5_reg_11700;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_1_2_val_V_r = window_group_0_12_v_5_reg_12288;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_1_2_val_V_r = window_group_0_8_va_5_reg_12108;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_1_2_val_V_r = reg_2076;
    end else begin
        grp_window_macc_fu_1164_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_2_0_val_V_r = window_group_1_10_v_6_reg_11705;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_2_0_val_V_r = window_group_0_12_v_6_reg_12293;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_2_0_val_V_r = window_group_0_8_va_6_reg_12113;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_2_0_val_V_r = reg_2081;
    end else begin
        grp_window_macc_fu_1164_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_2_1_val_V_r = window_group_1_10_v_7_reg_11710;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_2_1_val_V_r = window_group_0_12_v_7_reg_12298;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_2_1_val_V_r = window_group_0_8_va_7_reg_12118;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_2_1_val_V_r = reg_2086;
    end else begin
        grp_window_macc_fu_1164_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1164_window_2_2_val_V_r = window_group_1_10_v_8_reg_11715;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1164_window_2_2_val_V_r = window_group_0_12_v_8_reg_12303;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1164_window_2_2_val_V_r = window_group_0_8_va_8_reg_12123;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1164_window_2_2_val_V_r = reg_2091;
    end else begin
        grp_window_macc_fu_1164_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp721) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp876) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp840) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp806) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp772) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp739) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1180_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31202)) begin
            grp_window_macc_fu_1180_weight_V_offset = add_ln106_10_reg_12590;
        end else if ((1'b1 == ap_condition_31199)) begin
            grp_window_macc_fu_1180_weight_V_offset = add_ln104_9_reg_12560;
        end else if ((1'b1 == ap_condition_31196)) begin
            grp_window_macc_fu_1180_weight_V_offset = add_ln104_7_reg_12515;
        end else if ((1'b1 == ap_condition_31193)) begin
            grp_window_macc_fu_1180_weight_V_offset = zext_ln104_6_fu_3145_p1;
        end else if ((1'b1 == ap_condition_31190)) begin
            grp_window_macc_fu_1180_weight_V_offset = zext_ln106_6_fu_3115_p1;
        end else begin
            grp_window_macc_fu_1180_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1180_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_0_0_val_V_r = window_group_1_11_v_reg_11720;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_0_0_val_V_r = window_group_0_13_v_reg_12308;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_0_0_val_V_r = window_group_0_9_va_reg_12128;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_0_0_val_V_r = reg_2096;
    end else begin
        grp_window_macc_fu_1180_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_0_1_val_V_r = window_group_1_11_v_1_reg_11725;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_0_1_val_V_r = window_group_0_13_v_1_reg_12313;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_0_1_val_V_r = window_group_0_9_va_1_reg_12133;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_0_1_val_V_r = reg_2101;
    end else begin
        grp_window_macc_fu_1180_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_0_2_val_V_r = window_group_1_11_v_2_reg_11730;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_0_2_val_V_r = window_group_0_13_v_2_reg_12318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_0_2_val_V_r = window_group_0_9_va_2_reg_12138;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_0_2_val_V_r = reg_2106;
    end else begin
        grp_window_macc_fu_1180_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_1_0_val_V_r = window_group_1_11_v_3_reg_11735;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_1_0_val_V_r = window_group_0_13_v_3_reg_12323;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_1_0_val_V_r = window_group_0_9_va_3_reg_12143;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_1_0_val_V_r = reg_2111;
    end else begin
        grp_window_macc_fu_1180_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_1_1_val_V_r = window_group_1_11_v_4_reg_11740;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_1_1_val_V_r = window_group_0_13_v_4_reg_12328;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_1_1_val_V_r = window_group_0_9_va_4_reg_12148;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_1_1_val_V_r = reg_2116;
    end else begin
        grp_window_macc_fu_1180_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_1_2_val_V_r = window_group_1_11_v_5_reg_11745;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_1_2_val_V_r = window_group_0_13_v_5_reg_12333;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_1_2_val_V_r = window_group_0_9_va_5_reg_12153;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_1_2_val_V_r = reg_2121;
    end else begin
        grp_window_macc_fu_1180_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_2_0_val_V_r = window_group_1_11_v_6_reg_11750;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_2_0_val_V_r = window_group_0_13_v_6_reg_12338;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_2_0_val_V_r = window_group_0_9_va_6_reg_12158;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_2_0_val_V_r = reg_2126;
    end else begin
        grp_window_macc_fu_1180_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_2_1_val_V_r = window_group_1_11_v_7_reg_11755;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_2_1_val_V_r = window_group_0_13_v_7_reg_12343;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_2_1_val_V_r = window_group_0_9_va_7_reg_12163;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_2_1_val_V_r = reg_2131;
    end else begin
        grp_window_macc_fu_1180_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1180_window_2_2_val_V_r = window_group_1_11_v_8_reg_11760;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1180_window_2_2_val_V_r = window_group_0_13_v_8_reg_12348;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1180_window_2_2_val_V_r = window_group_0_9_va_8_reg_12168;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1180_window_2_2_val_V_r = reg_2136;
    end else begin
        grp_window_macc_fu_1180_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp723) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp878) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp842) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp808) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp774) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp746) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1196_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31218)) begin
            grp_window_macc_fu_1196_weight_V_offset = or_ln106_2_fu_3336_p3;
        end else if ((1'b1 == ap_condition_31215)) begin
            grp_window_macc_fu_1196_weight_V_offset = add_ln104_10_reg_12565;
        end else if ((1'b1 == ap_condition_31212)) begin
            grp_window_macc_fu_1196_weight_V_offset = add_ln104_8_reg_12520;
        end else if ((1'b1 == ap_condition_31209)) begin
            grp_window_macc_fu_1196_weight_V_offset = zext_ln104_7_fu_3166_p1;
        end else if ((1'b1 == ap_condition_31206)) begin
            grp_window_macc_fu_1196_weight_V_offset = zext_ln106_7_fu_3119_p1;
        end else begin
            grp_window_macc_fu_1196_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1196_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_0_0_val_V_r = window_group_1_12_v_reg_11765;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_0_0_val_V_r = window_group_0_14_v_reg_12353;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_0_0_val_V_r = window_group_0_10_v_reg_12173;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_0_0_val_V_r = reg_2141;
    end else begin
        grp_window_macc_fu_1196_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_0_1_val_V_r = window_group_1_12_v_1_reg_11770;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_0_1_val_V_r = window_group_0_14_v_1_reg_12358;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_0_1_val_V_r = window_group_0_10_v_1_reg_12178;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_0_1_val_V_r = reg_2146;
    end else begin
        grp_window_macc_fu_1196_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_0_2_val_V_r = window_group_1_12_v_2_reg_11775;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_0_2_val_V_r = window_group_0_14_v_2_reg_12363;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_0_2_val_V_r = window_group_0_10_v_2_reg_12183;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_0_2_val_V_r = reg_2151;
    end else begin
        grp_window_macc_fu_1196_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_1_0_val_V_r = window_group_1_12_v_3_reg_11780;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_1_0_val_V_r = window_group_0_14_v_3_reg_12368;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_1_0_val_V_r = window_group_0_10_v_3_reg_12188;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_1_0_val_V_r = reg_2156;
    end else begin
        grp_window_macc_fu_1196_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_1_1_val_V_r = window_group_1_12_v_4_reg_11785;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_1_1_val_V_r = window_group_0_14_v_4_reg_12373;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_1_1_val_V_r = window_group_0_10_v_4_reg_12193;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_1_1_val_V_r = reg_2161;
    end else begin
        grp_window_macc_fu_1196_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_1_2_val_V_r = window_group_1_12_v_5_reg_11790;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_1_2_val_V_r = window_group_0_14_v_5_reg_12378;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_1_2_val_V_r = window_group_0_10_v_5_reg_12198;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_1_2_val_V_r = reg_2166;
    end else begin
        grp_window_macc_fu_1196_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_2_0_val_V_r = window_group_1_12_v_6_reg_11795;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_2_0_val_V_r = window_group_0_14_v_6_reg_12383;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_2_0_val_V_r = window_group_0_10_v_6_reg_12203;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_2_0_val_V_r = reg_2171;
    end else begin
        grp_window_macc_fu_1196_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_2_1_val_V_r = window_group_1_12_v_7_reg_11800;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_2_1_val_V_r = window_group_0_14_v_7_reg_12388;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_2_1_val_V_r = window_group_0_10_v_7_reg_12208;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_2_1_val_V_r = reg_2176;
    end else begin
        grp_window_macc_fu_1196_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1196_window_2_2_val_V_r = window_group_1_12_v_8_reg_11805;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1196_window_2_2_val_V_r = window_group_0_14_v_8_reg_12393;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1196_window_2_2_val_V_r = window_group_0_10_v_8_reg_12213;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1196_window_2_2_val_V_r = reg_2181;
    end else begin
        grp_window_macc_fu_1196_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp727) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp880) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp844) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp810) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp776) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp749) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_1212_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_31234)) begin
            grp_window_macc_fu_1212_weight_V_offset = add_ln106_11_reg_12595;
        end else if ((1'b1 == ap_condition_31231)) begin
            grp_window_macc_fu_1212_weight_V_offset = sext_ln104_2_fu_3319_p1;
        end else if ((1'b1 == ap_condition_31228)) begin
            grp_window_macc_fu_1212_weight_V_offset = or_ln104_1_fu_3248_p3;
        end else if ((1'b1 == ap_condition_31225)) begin
            grp_window_macc_fu_1212_weight_V_offset = zext_ln104_8_fu_3171_p1;
        end else if ((1'b1 == ap_condition_31222)) begin
            grp_window_macc_fu_1212_weight_V_offset = zext_ln106_8_fu_3129_p1;
        end else begin
            grp_window_macc_fu_1212_weight_V_offset = 'bx;
        end
    end else begin
        grp_window_macc_fu_1212_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_0_0_val_V_r = window_group_1_13_v_reg_11810;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_0_0_val_V_r = window_group_0_15_v_reg_12398;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_0_0_val_V_r = window_group_0_11_v_reg_12218;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_0_0_val_V_r = reg_2186;
    end else begin
        grp_window_macc_fu_1212_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_0_1_val_V_r = window_group_1_13_v_1_reg_11815;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_0_1_val_V_r = window_group_0_15_v_1_reg_12403;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_0_1_val_V_r = window_group_0_11_v_1_reg_12223;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_0_1_val_V_r = reg_2191;
    end else begin
        grp_window_macc_fu_1212_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_0_2_val_V_r = window_group_1_13_v_2_reg_11820;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_0_2_val_V_r = window_group_0_15_v_2_reg_12408;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_0_2_val_V_r = window_group_0_11_v_2_reg_12228;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_0_2_val_V_r = reg_2196;
    end else begin
        grp_window_macc_fu_1212_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_1_0_val_V_r = window_group_1_13_v_3_reg_11825;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_1_0_val_V_r = window_group_0_15_v_3_reg_12413;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_1_0_val_V_r = window_group_0_11_v_3_reg_12233;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_1_0_val_V_r = reg_2201;
    end else begin
        grp_window_macc_fu_1212_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_1_1_val_V_r = window_group_1_13_v_4_reg_11830;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_1_1_val_V_r = window_group_0_15_v_4_reg_12418;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_1_1_val_V_r = window_group_0_11_v_4_reg_12238;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_1_1_val_V_r = reg_2206;
    end else begin
        grp_window_macc_fu_1212_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_1_2_val_V_r = window_group_1_13_v_5_reg_11835;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_1_2_val_V_r = window_group_0_15_v_5_reg_12423;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_1_2_val_V_r = window_group_0_11_v_5_reg_12243;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_1_2_val_V_r = reg_2211;
    end else begin
        grp_window_macc_fu_1212_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_2_0_val_V_r = window_group_1_13_v_6_reg_11840;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_2_0_val_V_r = window_group_0_15_v_6_reg_12428;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_2_0_val_V_r = window_group_0_11_v_6_reg_12248;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_2_0_val_V_r = reg_2216;
    end else begin
        grp_window_macc_fu_1212_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_2_1_val_V_r = window_group_1_13_v_7_reg_11845;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_2_1_val_V_r = window_group_0_15_v_7_reg_12433;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_2_1_val_V_r = window_group_0_11_v_7_reg_12253;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_2_1_val_V_r = reg_2221;
    end else begin
        grp_window_macc_fu_1212_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_window_macc_fu_1212_window_2_2_val_V_r = window_group_1_13_v_8_reg_11850;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_window_macc_fu_1212_window_2_2_val_V_r = window_group_0_15_v_8_reg_12438;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_window_macc_fu_1212_window_2_2_val_V_r = window_group_0_11_v_8_reg_12258;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_1212_window_2_2_val_V_r = reg_2226;
    end else begin
        grp_window_macc_fu_1212_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (empty_35_reg_11258 == 1'd0) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inStream_TDATA_blk_n = inStream_V_data_0_state[1'd0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_data_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_data_0_sel == 1'b1)) begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_B;
    end else begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_dest_V_0_sel == 1'b1)) begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_B;
    end else begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_id_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_id_V_0_sel == 1'b1)) begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_B;
    end else begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_keep_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_keep_V_0_sel == 1'b1)) begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_B;
    end else begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_strb_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_strb_V_0_sel == 1'b1)) begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_B;
    end else begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inStream_V_user_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_user_V_0_sel == 1'b1)) begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_B;
    end else begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_1_address0 = line_buff_group_0_va_8_reg_11355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_1_address0 = line_buff_group_0_va_7_reg_11335;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_0_va_1_address0 = sext_ln203_fu_2818_p1;
        end else begin
            line_buff_group_0_va_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_1_address1 = line_buff_group_0_va_10_reg_11410;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_1_address1 = line_buff_group_0_va_9_reg_11360;
        end else begin
            line_buff_group_0_va_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_0_va_1_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_0_va_1_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_1_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_2_address0 = line_buff_group_0_va_12_reg_11365;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_2_address0 = line_buff_group_0_va_11_reg_11340;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_0_va_2_address0 = sext_ln203_fu_2818_p1;
        end else begin
            line_buff_group_0_va_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_2_address1 = line_buff_group_0_va_14_reg_11415;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_2_address1 = line_buff_group_0_va_13_reg_11370;
        end else begin
            line_buff_group_0_va_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_0_va_2_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_0_va_2_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_2_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_address0 = line_buff_group_0_va_4_reg_11345;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_address0 = sext_ln203_reg_11330;
        end else begin
            line_buff_group_0_va_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_address1 = line_buff_group_0_va_6_reg_11405;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_address1 = line_buff_group_0_va_5_reg_11350;
        end else begin
            line_buff_group_0_va_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_0_va_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_0_va_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_0_va_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_1_address0 = zext_ln49_3_fu_2828_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_1_address0 = line_buff_group_1_va_7_reg_11320;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buff_group_1_va_1_address0 = zext_ln49_1_fu_2698_p1;
        end else begin
            line_buff_group_1_va_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_1_address1 = zext_ln49_7_fu_2870_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_1_address1 = zext_ln49_5_fu_2836_p1;
        end else begin
            line_buff_group_1_va_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buff_group_1_va_1_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_1_va_1_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_1_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_2_address0 = zext_ln49_3_fu_2828_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_2_address0 = line_buff_group_1_va_9_reg_11325;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buff_group_1_va_2_address0 = zext_ln49_1_fu_2698_p1;
        end else begin
            line_buff_group_1_va_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_2_address1 = zext_ln49_7_fu_2870_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_2_address1 = zext_ln49_5_fu_2836_p1;
        end else begin
            line_buff_group_1_va_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buff_group_1_va_2_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_1_va_2_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_2_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_address0 = sext_ln174_fu_2846_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_address0 = sext_ln203_fu_2818_p1;
        end else begin
            line_buff_group_1_va_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_address1 = zext_ln174_fu_2880_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_address1 = sext_ln174_1_fu_2859_p1;
        end else begin
            line_buff_group_1_va_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_1_va_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_1_va_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        outStream_TDATA_blk_n = grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((outStream_V_data_1_sel == 1'b1)) begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_B;
    end else begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_dest_V_1_sel == 1'b1)) begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_B;
    end else begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_id_V_1_sel == 1'b1)) begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_B;
    end else begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_keep_V_1_sel == 1'b1)) begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_B;
    end else begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_last_V_1_sel == 1'b1)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_strb_V_1_sel == 1'b1)) begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_B;
    end else begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_user_V_1_sel == 1'b1)) begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_B;
    end else begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_0_s_read = grp_out_stream_merge_fu_1228_out_stream_group_0_V_V_read;
    end else begin
        out_stream_group_0_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2351_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_0_s_write = 1'b1;
    end else begin
        out_stream_group_0_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_10_read = grp_out_stream_merge_fu_1228_out_stream_group_10_V_V_read;
    end else begin
        out_stream_group_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2391_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_10_write = 1'b1;
    end else begin
        out_stream_group_10_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_11_read = grp_out_stream_merge_fu_1228_out_stream_group_11_V_V_read;
    end else begin
        out_stream_group_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2395_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_11_write = 1'b1;
    end else begin
        out_stream_group_11_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_12_read = grp_out_stream_merge_fu_1228_out_stream_group_12_V_V_read;
    end else begin
        out_stream_group_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2399_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_12_write = 1'b1;
    end else begin
        out_stream_group_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_13_read = grp_out_stream_merge_fu_1228_out_stream_group_13_V_V_read;
    end else begin
        out_stream_group_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2403_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_13_write = 1'b1;
    end else begin
        out_stream_group_13_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_14_read = grp_out_stream_merge_fu_1228_out_stream_group_14_V_V_read;
    end else begin
        out_stream_group_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2407_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_14_write = 1'b1;
    end else begin
        out_stream_group_14_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_15_read = grp_out_stream_merge_fu_1228_out_stream_group_15_V_V_read;
    end else begin
        out_stream_group_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2411_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_15_write = 1'b1;
    end else begin
        out_stream_group_15_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_1_s_read = grp_out_stream_merge_fu_1228_out_stream_group_1_V_V_read;
    end else begin
        out_stream_group_1_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2355_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_1_s_write = 1'b1;
    end else begin
        out_stream_group_1_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_2_s_read = grp_out_stream_merge_fu_1228_out_stream_group_2_V_V_read;
    end else begin
        out_stream_group_2_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2359_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_2_s_write = 1'b1;
    end else begin
        out_stream_group_2_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_3_s_read = grp_out_stream_merge_fu_1228_out_stream_group_3_V_V_read;
    end else begin
        out_stream_group_3_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2363_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_3_s_write = 1'b1;
    end else begin
        out_stream_group_3_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_4_s_read = grp_out_stream_merge_fu_1228_out_stream_group_4_V_V_read;
    end else begin
        out_stream_group_4_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2367_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_4_s_write = 1'b1;
    end else begin
        out_stream_group_4_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_5_s_read = grp_out_stream_merge_fu_1228_out_stream_group_5_V_V_read;
    end else begin
        out_stream_group_5_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2371_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_5_s_write = 1'b1;
    end else begin
        out_stream_group_5_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_6_s_read = grp_out_stream_merge_fu_1228_out_stream_group_6_V_V_read;
    end else begin
        out_stream_group_6_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2375_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_6_s_write = 1'b1;
    end else begin
        out_stream_group_6_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_7_s_read = grp_out_stream_merge_fu_1228_out_stream_group_7_V_V_read;
    end else begin
        out_stream_group_7_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2379_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_7_s_write = 1'b1;
    end else begin
        out_stream_group_7_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_8_s_read = grp_out_stream_merge_fu_1228_out_stream_group_8_V_V_read;
    end else begin
        out_stream_group_8_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2383_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_8_s_write = 1'b1;
    end else begin
        out_stream_group_8_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (select_ln49_3_reg_11267_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_group_9_s_read = grp_out_stream_merge_fu_1228_out_stream_group_9_V_V_read;
    end else begin
        out_stream_group_9_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2387_write_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_9_s_write = 1'b1;
    end else begin
        out_stream_group_9_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_phi_mux_phi_ln13_phi_fu_1039_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln46_fu_2369_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln46_fu_2369_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1)) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activated_output_0_s_fu_6304_p3 = ((tmp_55_fu_6152_p3[0:0] === 1'b1) ? select_ln340_17_fu_6296_p3 : select_ln340_20_reg_12712);

assign activated_output_10_fu_9699_p3 = ((tmp_175_fu_9547_p3[0:0] === 1'b1) ? select_ln340_48_fu_9691_p3 : select_ln340_69_reg_13260);

assign activated_output_11_fu_9858_p3 = ((tmp_187_fu_9706_p3[0:0] === 1'b1) ? select_ln340_51_fu_9850_p3 : select_ln340_71_reg_13267);

assign activated_output_12_fu_10077_p3 = ((tmp_199_fu_9925_p3[0:0] === 1'b1) ? select_ln340_54_fu_10069_p3 : select_ln340_73_reg_13274);

assign activated_output_13_fu_10236_p3 = ((tmp_211_fu_10084_p3[0:0] === 1'b1) ? select_ln340_57_fu_10228_p3 : select_ln340_75_reg_13281);

assign activated_output_14_fu_10395_p3 = ((tmp_223_fu_10243_p3[0:0] === 1'b1) ? select_ln340_60_fu_10387_p3 : select_ln340_77_reg_13416);

assign activated_output_15_fu_10574_p3 = ((tmp_235_fu_10422_p3[0:0] === 1'b1) ? select_ln340_63_fu_10566_p3 : select_ln340_79_reg_13423);

assign activated_output_1_s_fu_6463_p3 = ((tmp_67_fu_6311_p3[0:0] === 1'b1) ? select_ln340_21_fu_6455_p3 : select_ln340_26_reg_12719);

assign activated_output_2_s_fu_6622_p3 = ((tmp_79_fu_6470_p3[0:0] === 1'b1) ? select_ln340_24_fu_6614_p3 : select_ln340_32_reg_12726);

assign activated_output_3_s_fu_7917_p3 = ((tmp_91_fu_7765_p3[0:0] === 1'b1) ? select_ln340_27_fu_7909_p3 : select_ln340_38_reg_12733);

assign activated_output_4_s_fu_8076_p3 = ((tmp_103_fu_7924_p3[0:0] === 1'b1) ? select_ln340_30_fu_8068_p3 : select_ln340_44_reg_12740);

assign activated_output_5_s_fu_8235_p3 = ((tmp_115_fu_8083_p3[0:0] === 1'b1) ? select_ln340_33_fu_8227_p3 : select_ln340_50_reg_12747);

assign activated_output_6_s_fu_8933_p3 = ((tmp_127_fu_8781_p3[0:0] === 1'b1) ? select_ln340_36_fu_8925_p3 : select_ln340_56_reg_13017);

assign activated_output_7_s_fu_9092_p3 = ((tmp_139_fu_8940_p3[0:0] === 1'b1) ? select_ln340_39_fu_9084_p3 : select_ln340_62_reg_13024);

assign activated_output_8_s_fu_9251_p3 = ((tmp_151_fu_9099_p3[0:0] === 1'b1) ? select_ln340_42_fu_9243_p3 : select_ln340_65_reg_13222);

assign activated_output_9_s_fu_9540_p3 = ((tmp_163_fu_9388_p3[0:0] === 1'b1) ? select_ln340_45_fu_9532_p3 : select_ln340_67_reg_13253);

assign add_ln104_10_fu_3262_p2 = ($signed(zext_ln104_reg_12493) + $signed(9'd378));

assign add_ln104_11_fu_3267_p2 = ($signed(zext_ln104_1_reg_12451) + $signed(8'd149));

assign add_ln104_1_fu_3099_p2 = (zext_ln104_2_fu_3077_p1 + 7'd54);

assign add_ln104_2_fu_3109_p2 = ($signed(zext_ln104_2_fu_3077_p1) + $signed(7'd81));

assign add_ln104_3_fu_3123_p2 = ($signed(zext_ln104_1_fu_3073_p1) + $signed(8'd135));

assign add_ln104_4_fu_3175_p2 = ($signed(zext_ln104_1_reg_12451) + $signed(8'd162));

assign add_ln104_5_fu_3180_p2 = ($signed(zext_ln104_1_reg_12451) + $signed(8'd189));

assign add_ln104_6_fu_3185_p2 = ($signed(zext_ln104_2_reg_12458) + $signed(7'd88));

assign add_ln104_7_fu_3190_p2 = (zext_ln104_fu_3133_p1 + 9'd243);

assign add_ln104_8_fu_3196_p2 = ($signed(zext_ln104_fu_3133_p1) + $signed(9'd270));

assign add_ln104_9_fu_3257_p2 = ($signed(zext_ln104_reg_12493) + $signed(9'd351));

assign add_ln104_fu_3089_p2 = (zext_ln104_3_fu_3081_p1 + 6'd27);

assign add_ln106_10_fu_3295_p2 = ($signed(zext_ln106_reg_12463) + $signed(9'd297));

assign add_ln106_11_fu_3314_p2 = ($signed(zext_ln106_reg_12463) + $signed(9'd351));

assign add_ln106_12_fu_3345_p2 = ($signed(zext_ln106_reg_12463) + $signed(9'd378));

assign add_ln106_13_fu_3350_p2 = ($signed(zext_ln106_1_reg_11951) + $signed(8'd149));

assign add_ln106_1_fu_3029_p2 = (zext_ln106_2_fu_3015_p1 + 7'd54);

assign add_ln106_2_fu_3035_p2 = ($signed(zext_ln106_2_fu_3015_p1) + $signed(7'd81));

assign add_ln106_3_fu_3041_p2 = (zext_ln106_1_fu_3011_p1 + 8'd108);

assign add_ln106_4_fu_3047_p2 = ($signed(zext_ln106_1_fu_3011_p1) + $signed(8'd135));

assign add_ln106_5_fu_3221_p2 = ($signed(zext_ln106_1_reg_11951) + $signed(8'd162));

assign add_ln106_6_fu_3230_p2 = ($signed(zext_ln106_1_reg_11951) + $signed(8'd189));

assign add_ln106_7_fu_3280_p2 = ($signed(zext_ln106_2_reg_11958) + $signed(7'd88));

assign add_ln106_8_fu_3285_p2 = (zext_ln106_reg_12463 + 9'd243);

assign add_ln106_9_fu_3290_p2 = ($signed(zext_ln106_reg_12463) + $signed(9'd270));

assign add_ln106_fu_3023_p2 = (zext_ln106_3_fu_3019_p1 + 6'd27);

assign add_ln1192_10_fu_4444_p2 = ($signed(18'd102) + $signed(sext_ln703_14_fu_4440_p1));

assign add_ln1192_12_fu_3847_p2 = ($signed(sext_ln703_16_fu_3843_p1) + $signed(sext_ln703_15_fu_3839_p1));

assign add_ln1192_13_fu_4582_p2 = ($signed(sext_ln703_18_fu_4579_p1) + $signed(sext_ln703_17_fu_4576_p1));

assign add_ln1192_14_fu_4592_p2 = ($signed(18'd160) + $signed(sext_ln703_19_fu_4588_p1));

assign add_ln1192_16_fu_3948_p2 = ($signed(sext_ln703_21_fu_3944_p1) + $signed(sext_ln703_20_fu_3940_p1));

assign add_ln1192_17_fu_4730_p2 = ($signed(sext_ln703_23_fu_4727_p1) + $signed(sext_ln703_22_fu_4724_p1));

assign add_ln1192_18_fu_4740_p2 = ($signed(18'd261118) + $signed(sext_ln703_24_fu_4736_p1));

assign add_ln1192_1_fu_4138_p2 = ($signed(sext_ln703_3_fu_4135_p1) + $signed(sext_ln703_2_fu_4132_p1));

assign add_ln1192_20_fu_4049_p2 = ($signed(sext_ln703_26_fu_4045_p1) + $signed(sext_ln703_25_fu_4041_p1));

assign add_ln1192_21_fu_4878_p2 = ($signed(sext_ln703_28_fu_4875_p1) + $signed(sext_ln703_27_fu_4872_p1));

assign add_ln1192_22_fu_4888_p2 = ($signed(18'd266) + $signed(sext_ln703_29_fu_4884_p1));

assign add_ln1192_24_fu_5038_p2 = ($signed(sext_ln703_31_fu_5034_p1) + $signed(sext_ln703_30_fu_5030_p1));

assign add_ln1192_25_fu_5310_p2 = ($signed(sext_ln703_33_fu_5306_p1) + $signed(sext_ln703_32_fu_5303_p1));

assign add_ln1192_26_fu_5320_p2 = ($signed(18'd261061) + $signed(sext_ln703_34_fu_5316_p1));

assign add_ln1192_28_fu_5139_p2 = ($signed(sext_ln703_36_fu_5135_p1) + $signed(sext_ln703_35_fu_5131_p1));

assign add_ln1192_29_fu_5444_p2 = ($signed(sext_ln703_38_fu_5440_p1) + $signed(sext_ln703_37_fu_5437_p1));

assign add_ln1192_2_fu_4148_p2 = ($signed(18'd823) + $signed(sext_ln703_4_fu_4144_p1));

assign add_ln1192_30_fu_5454_p2 = ($signed(18'd895) + $signed(sext_ln703_39_fu_5450_p1));

assign add_ln1192_32_fu_5567_p2 = ($signed(sext_ln703_41_fu_5564_p1) + $signed(sext_ln703_40_fu_5560_p1));

assign add_ln1192_33_fu_6787_p2 = ($signed(sext_ln703_43_fu_6783_p1) + $signed(sext_ln703_42_fu_6780_p1));

assign add_ln1192_34_fu_6797_p2 = ($signed(18'd262135) + $signed(sext_ln703_44_fu_6793_p1));

assign add_ln1192_36_fu_5666_p2 = ($signed(sext_ln703_46_fu_5663_p1) + $signed(sext_ln703_45_fu_5659_p1));

assign add_ln1192_37_fu_6921_p2 = ($signed(sext_ln703_48_fu_6917_p1) + $signed(sext_ln703_47_fu_6914_p1));

assign add_ln1192_38_fu_6931_p2 = ($signed(18'd219) + $signed(sext_ln703_49_fu_6927_p1));

assign add_ln1192_40_fu_5766_p2 = ($signed(sext_ln703_51_fu_5762_p1) + $signed(sext_ln703_50_fu_5758_p1));

assign add_ln1192_41_fu_7055_p2 = ($signed(sext_ln703_53_fu_7051_p1) + $signed(sext_ln703_52_fu_7048_p1));

assign add_ln1192_42_fu_7065_p2 = ($signed(18'd204) + $signed(sext_ln703_54_fu_7061_p1));

assign add_ln1192_44_fu_5867_p2 = ($signed(sext_ln703_56_fu_5863_p1) + $signed(sext_ln703_55_fu_5859_p1));

assign add_ln1192_45_fu_7189_p2 = ($signed(sext_ln703_58_fu_7185_p1) + $signed(sext_ln703_57_fu_7182_p1));

assign add_ln1192_46_fu_7199_p2 = ($signed(18'd178) + $signed(sext_ln703_59_fu_7195_p1));

assign add_ln1192_48_fu_5968_p2 = ($signed(sext_ln703_61_fu_5964_p1) + $signed(sext_ln703_60_fu_5960_p1));

assign add_ln1192_49_fu_7323_p2 = ($signed(sext_ln703_63_fu_7319_p1) + $signed(sext_ln703_62_fu_7316_p1));

assign add_ln1192_4_fu_3645_p2 = ($signed(sext_ln703_6_fu_3641_p1) + $signed(sext_ln703_5_fu_3637_p1));

assign add_ln1192_50_fu_7333_p2 = ($signed(18'd352) + $signed(sext_ln703_64_fu_7329_p1));

assign add_ln1192_52_fu_6069_p2 = ($signed(sext_ln703_66_fu_6065_p1) + $signed(sext_ln703_65_fu_6061_p1));

assign add_ln1192_53_fu_7457_p2 = ($signed(sext_ln703_68_fu_7453_p1) + $signed(sext_ln703_67_fu_7450_p1));

assign add_ln1192_54_fu_7467_p2 = ($signed(18'd262127) + $signed(sext_ln703_69_fu_7463_p1));

assign add_ln1192_56_fu_7581_p2 = ($signed(sext_ln703_71_fu_7577_p1) + $signed(sext_ln703_70_fu_7573_p1));

assign add_ln1192_57_fu_8541_p2 = ($signed(sext_ln703_73_fu_8537_p1) + $signed(sext_ln703_72_fu_8534_p1));

assign add_ln1192_58_fu_8551_p2 = ($signed(18'd318) + $signed(sext_ln703_74_fu_8547_p1));

assign add_ln1192_5_fu_4286_p2 = ($signed(sext_ln703_8_fu_4283_p1) + $signed(sext_ln703_7_fu_4280_p1));

assign add_ln1192_60_fu_7682_p2 = ($signed(sext_ln703_76_fu_7678_p1) + $signed(sext_ln703_75_fu_7674_p1));

assign add_ln1192_61_fu_8675_p2 = ($signed(sext_ln703_78_fu_8671_p1) + $signed(sext_ln703_77_fu_8668_p1));

assign add_ln1192_62_fu_8685_p2 = ($signed(18'd443) + $signed(sext_ln703_79_fu_8681_p1));

assign add_ln1192_6_fu_4296_p2 = ($signed(18'd258181) + $signed(sext_ln703_9_fu_4292_p1));

assign add_ln1192_8_fu_3746_p2 = ($signed(sext_ln703_11_fu_3742_p1) + $signed(sext_ln703_10_fu_3738_p1));

assign add_ln1192_9_fu_4434_p2 = ($signed(sext_ln703_13_fu_4431_p1) + $signed(sext_ln703_12_fu_4428_p1));

assign add_ln1192_fu_3544_p2 = ($signed(sext_ln703_fu_3536_p1) + $signed(sext_ln703_1_fu_3540_p1));

assign add_ln174_1_fu_2363_p2 = (conv_count_fu_2301_p3 + 9'd2);

assign add_ln174_2_fu_2709_p2 = (select_ln57_10_reg_11225 + 9'd1);

assign add_ln174_3_fu_2721_p2 = (select_ln57_10_reg_11225 + 9'd2);

assign add_ln174_4_fu_2841_p2 = (mul_ln203_reg_11299 + zext_ln49_2_fu_2825_p1);

assign add_ln174_5_fu_2854_p2 = (mul_ln203_reg_11299 + zext_ln49_4_fu_2833_p1);

assign add_ln174_6_fu_2875_p2 = (mul_ln203_reg_11299 + zext_ln49_6_fu_2867_p1);

assign add_ln174_fu_2357_p2 = (conv_count_fu_2301_p3 + 9'd1);

assign add_ln1_fu_3001_p4 = {{{or_ln106_fu_2995_p2}, {1'd0}}, {or_ln106_fu_2995_p2}};

assign add_ln203_fu_2813_p2 = (mul_ln203_reg_11299 + zext_ln49_fu_2810_p1);

assign add_ln415_10_fu_9602_p2 = ($signed(sext_ln718_10_fu_9563_p1) + $signed(zext_ln415_10_fu_9598_p1));

assign add_ln415_11_fu_9761_p2 = ($signed(sext_ln718_11_fu_9722_p1) + $signed(zext_ln415_11_fu_9757_p1));

assign add_ln415_12_fu_9980_p2 = ($signed(sext_ln718_12_fu_9941_p1) + $signed(zext_ln415_12_fu_9976_p1));

assign add_ln415_13_fu_10139_p2 = ($signed(sext_ln718_13_fu_10100_p1) + $signed(zext_ln415_13_fu_10135_p1));

assign add_ln415_14_fu_10298_p2 = ($signed(sext_ln718_14_fu_10259_p1) + $signed(zext_ln415_14_fu_10294_p1));

assign add_ln415_15_fu_10477_p2 = ($signed(sext_ln718_15_fu_10438_p1) + $signed(zext_ln415_15_fu_10473_p1));

assign add_ln415_1_fu_6366_p2 = ($signed(sext_ln718_1_fu_6327_p1) + $signed(zext_ln415_1_fu_6362_p1));

assign add_ln415_2_fu_6525_p2 = ($signed(sext_ln718_2_fu_6486_p1) + $signed(zext_ln415_2_fu_6521_p1));

assign add_ln415_3_fu_7820_p2 = ($signed(sext_ln718_3_fu_7781_p1) + $signed(zext_ln415_3_fu_7816_p1));

assign add_ln415_4_fu_7979_p2 = ($signed(sext_ln718_4_fu_7940_p1) + $signed(zext_ln415_4_fu_7975_p1));

assign add_ln415_5_fu_8138_p2 = ($signed(sext_ln718_5_fu_8099_p1) + $signed(zext_ln415_5_fu_8134_p1));

assign add_ln415_6_fu_8836_p2 = ($signed(sext_ln718_6_fu_8797_p1) + $signed(zext_ln415_6_fu_8832_p1));

assign add_ln415_7_fu_8995_p2 = ($signed(sext_ln718_7_fu_8956_p1) + $signed(zext_ln415_7_fu_8991_p1));

assign add_ln415_8_fu_9154_p2 = ($signed(sext_ln718_8_fu_9115_p1) + $signed(zext_ln415_8_fu_9150_p1));

assign add_ln415_9_fu_9443_p2 = ($signed(sext_ln718_9_fu_9404_p1) + $signed(zext_ln415_9_fu_9439_p1));

assign add_ln415_fu_6207_p2 = ($signed(sext_ln718_fu_6168_p1) + $signed(zext_ln415_fu_6203_p1));

assign add_ln46_fu_2375_p2 = (ap_phi_mux_indvar_flatten153_phi_fu_1051_p4 + 19'd1);

assign add_ln49_1_fu_2645_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1073_p4 + 11'd1);

assign add_ln58_1_fu_2543_p2 = ($signed(select_ln57_1_fu_2393_p3) + $signed(9'd511));

assign add_ln58_fu_2295_p2 = ($signed(ap_phi_mux_col_idx_assign_phi_fu_1084_p4) + $signed(9'd510));

assign add_ln703_11_fu_4606_p2 = ($signed(16'd160) + $signed(select_ln98_6_reg_12658));

assign add_ln703_12_fu_4759_p2 = ($signed(add_ln703_14_fu_4754_p2) + $signed(select_ln340_41_reg_12700));

assign add_ln703_14_fu_4754_p2 = ($signed(16'd64510) + $signed(select_ln98_8_reg_12664));

assign add_ln703_15_fu_4907_p2 = ($signed(add_ln703_17_fu_4902_p2) + $signed(select_ln340_47_reg_12706));

assign add_ln703_17_fu_4902_p2 = ($signed(16'd266) + $signed(select_ln98_10_reg_12670));

assign add_ln703_18_fu_5340_p2 = ($signed(add_ln703_20_fu_5334_p2) + $signed(select_ln340_53_reg_12754));

assign add_ln703_20_fu_5334_p2 = ($signed(16'd64453) + $signed(select_ln98_12_fu_5285_p3));

assign add_ln703_21_fu_5474_p2 = ($signed(add_ln703_23_fu_5468_p2) + $signed(select_ln340_59_reg_12760));

assign add_ln703_23_fu_5468_p2 = ($signed(16'd895) + $signed(select_ln98_14_fu_5419_p3));

assign add_ln703_24_fu_6817_p2 = ($signed(add_ln703_26_fu_6811_p2) + $signed(select_ln340_64_reg_12891));

assign add_ln703_26_fu_6811_p2 = ($signed(16'd65527) + $signed(select_ln98_16_fu_6762_p3));

assign add_ln703_27_fu_6951_p2 = ($signed(add_ln703_29_fu_6945_p2) + $signed(select_ln340_66_reg_12897));

assign add_ln703_29_fu_6945_p2 = ($signed(16'd219) + $signed(select_ln98_18_fu_6896_p3));

assign add_ln703_2_fu_4162_p2 = ($signed(16'd823) + $signed(select_ln98_reg_12640));

assign add_ln703_30_fu_7085_p2 = ($signed(add_ln703_32_fu_7079_p2) + $signed(select_ln340_68_reg_12903));

assign add_ln703_32_fu_7079_p2 = ($signed(16'd204) + $signed(select_ln98_20_fu_7030_p3));

assign add_ln703_33_fu_7219_p2 = ($signed(add_ln703_35_fu_7213_p2) + $signed(select_ln340_70_reg_12909));

assign add_ln703_35_fu_7213_p2 = ($signed(16'd178) + $signed(select_ln98_22_fu_7164_p3));

assign add_ln703_36_fu_7353_p2 = ($signed(add_ln703_38_fu_7347_p2) + $signed(select_ln340_72_reg_12915));

assign add_ln703_38_fu_7347_p2 = ($signed(16'd352) + $signed(select_ln98_24_fu_7298_p3));

assign add_ln703_39_fu_7487_p2 = ($signed(add_ln703_41_fu_7481_p2) + $signed(select_ln340_74_reg_12921));

assign add_ln703_3_fu_4315_p2 = ($signed(add_ln703_5_fu_4310_p2) + $signed(select_ln340_23_reg_12682));

assign add_ln703_41_fu_7481_p2 = ($signed(16'd65519) + $signed(select_ln98_26_fu_7432_p3));

assign add_ln703_42_fu_8571_p2 = ($signed(add_ln703_44_fu_8565_p2) + $signed(select_ln340_76_reg_13145));

assign add_ln703_44_fu_8565_p2 = ($signed(16'd318) + $signed(select_ln98_28_fu_8516_p3));

assign add_ln703_45_fu_8705_p2 = ($signed(add_ln703_47_fu_8699_p2) + $signed(select_ln340_78_reg_13151));

assign add_ln703_47_fu_8699_p2 = ($signed(16'd443) + $signed(select_ln98_30_fu_8650_p3));

assign add_ln703_5_fu_4310_p2 = ($signed(16'd61573) + $signed(select_ln98_2_reg_12646));

assign add_ln703_6_fu_4463_p2 = ($signed(add_ln703_8_fu_4458_p2) + $signed(select_ln340_29_reg_12688));

assign add_ln703_8_fu_4458_p2 = ($signed(16'd102) + $signed(select_ln98_4_reg_12652));

assign add_ln703_9_fu_4611_p2 = ($signed(add_ln703_11_fu_4606_p2) + $signed(select_ln340_35_reg_12694));

assign add_ln703_fu_4167_p2 = ($signed(add_ln703_2_fu_4162_p2) + $signed(select_ln340_16_reg_12676));

assign add_ln_fu_3061_p5 = {{{{trunc_ln104_fu_3058_p1}, {2'd0}}, {trunc_ln104_fu_3058_p1}}, {1'd0}};

assign and_ln138_1_fu_2339_p2 = (icmp_ln57_fu_2255_p2 & icmp_ln138_1_fu_2309_p2);

assign and_ln138_2_fu_2589_p2 = (select_ln57_4_fu_2445_p3 & icmp_ln138_5_fu_2583_p2);

assign and_ln138_3_fu_2682_p2 = (select_ln57_2_reg_11182 & icmp_ln138_4_reg_11232);

assign and_ln138_fu_2333_p2 = (icmp_ln138_fu_2267_p2 & icmp_ln138_2_fu_2327_p2);

assign and_ln144_2_fu_2569_p2 = (select_ln57_3_fu_2431_p3 & icmp_ln144_2_fu_2563_p2);

assign and_ln144_fu_2321_p2 = (icmp_ln62_fu_2261_p2 & icmp_ln144_fu_2315_p2);

assign and_ln415_10_fu_9592_p2 = (tmp_178_fu_9585_p3 & or_ln412_10_fu_9579_p2);

assign and_ln415_11_fu_9751_p2 = (tmp_190_fu_9744_p3 & or_ln412_11_fu_9738_p2);

assign and_ln415_12_fu_9970_p2 = (tmp_202_fu_9963_p3 & or_ln412_12_fu_9957_p2);

assign and_ln415_13_fu_10129_p2 = (tmp_214_fu_10122_p3 & or_ln412_13_fu_10116_p2);

assign and_ln415_14_fu_10288_p2 = (tmp_226_fu_10281_p3 & or_ln412_14_fu_10275_p2);

assign and_ln415_15_fu_10467_p2 = (tmp_238_fu_10460_p3 & or_ln412_15_fu_10454_p2);

assign and_ln415_1_fu_6356_p2 = (tmp_70_fu_6349_p3 & or_ln412_1_fu_6343_p2);

assign and_ln415_2_fu_6515_p2 = (tmp_82_fu_6508_p3 & or_ln412_2_fu_6502_p2);

assign and_ln415_3_fu_7810_p2 = (tmp_94_fu_7803_p3 & or_ln412_3_fu_7797_p2);

assign and_ln415_4_fu_7969_p2 = (tmp_106_fu_7962_p3 & or_ln412_4_fu_7956_p2);

assign and_ln415_5_fu_8128_p2 = (tmp_118_fu_8121_p3 & or_ln412_5_fu_8115_p2);

assign and_ln415_6_fu_8826_p2 = (tmp_130_fu_8819_p3 & or_ln412_6_fu_8813_p2);

assign and_ln415_7_fu_8985_p2 = (tmp_142_fu_8978_p3 & or_ln412_7_fu_8972_p2);

assign and_ln415_8_fu_9144_p2 = (tmp_154_fu_9137_p3 & or_ln412_8_fu_9131_p2);

assign and_ln415_9_fu_9433_p2 = (tmp_166_fu_9426_p3 & or_ln412_9_fu_9420_p2);

assign and_ln415_fu_6197_p2 = (tmp_58_fu_6190_p3 & or_ln412_fu_6184_p2);

assign and_ln416_10_fu_9626_p2 = (xor_ln416_35_fu_9620_p2 & tmp_177_reg_13379);

assign and_ln416_11_fu_9785_p2 = (xor_ln416_37_fu_9779_p2 & tmp_189_reg_13404);

assign and_ln416_12_fu_10004_p2 = (xor_ln416_39_fu_9998_p2 & tmp_201_reg_13458);

assign and_ln416_13_fu_10163_p2 = (xor_ln416_41_fu_10157_p2 & tmp_213_reg_13483);

assign and_ln416_14_fu_10322_p2 = (xor_ln416_43_fu_10316_p2 & tmp_225_reg_13508);

assign and_ln416_15_fu_10501_p2 = (xor_ln416_45_fu_10495_p2 & tmp_237_reg_13548);

assign and_ln416_16_fu_6274_p2 = (tmp_61_reg_12797 & or_ln416_fu_6268_p2);

assign and_ln416_17_fu_6433_p2 = (tmp_73_reg_12822 & or_ln416_1_fu_6427_p2);

assign and_ln416_18_fu_6592_p2 = (tmp_85_reg_12847 & or_ln416_2_fu_6586_p2);

assign and_ln416_19_fu_7887_p2 = (tmp_97_reg_12961 & or_ln416_3_fu_7881_p2);

assign and_ln416_1_fu_6390_p2 = (xor_ln416_fu_6384_p2 & tmp_69_reg_12816);

assign and_ln416_20_fu_8046_p2 = (tmp_109_reg_12986 & or_ln416_4_fu_8040_p2);

assign and_ln416_21_fu_8205_p2 = (tmp_121_reg_13011 & or_ln416_5_fu_8199_p2);

assign and_ln416_22_fu_8903_p2 = (tmp_133_reg_13191 & or_ln416_6_fu_8897_p2);

assign and_ln416_23_fu_9062_p2 = (tmp_145_reg_13216 & or_ln416_7_fu_9056_p2);

assign and_ln416_24_fu_9221_p2 = (tmp_157_reg_13247 & or_ln416_8_fu_9215_p2);

assign and_ln416_25_fu_9510_p2 = (tmp_169_reg_13360 & or_ln416_9_fu_9504_p2);

assign and_ln416_26_fu_9669_p2 = (tmp_181_reg_13385 & or_ln416_10_fu_9663_p2);

assign and_ln416_27_fu_9828_p2 = (tmp_193_reg_13410 & or_ln416_11_fu_9822_p2);

assign and_ln416_28_fu_10047_p2 = (tmp_205_reg_13464 & or_ln416_12_fu_10041_p2);

assign and_ln416_29_fu_10206_p2 = (tmp_217_reg_13489 & or_ln416_13_fu_10200_p2);

assign and_ln416_2_fu_6549_p2 = (xor_ln416_19_fu_6543_p2 & tmp_81_reg_12841);

assign and_ln416_30_fu_10365_p2 = (tmp_229_reg_13514 & or_ln416_14_fu_10359_p2);

assign and_ln416_31_fu_10544_p2 = (tmp_241_reg_13554 & or_ln416_15_fu_10538_p2);

assign and_ln416_3_fu_7844_p2 = (xor_ln416_21_fu_7838_p2 & tmp_93_reg_12955);

assign and_ln416_4_fu_8003_p2 = (xor_ln416_23_fu_7997_p2 & tmp_105_reg_12980);

assign and_ln416_5_fu_8162_p2 = (xor_ln416_25_fu_8156_p2 & tmp_117_reg_13005);

assign and_ln416_6_fu_8860_p2 = (xor_ln416_27_fu_8854_p2 & tmp_129_reg_13185);

assign and_ln416_7_fu_9019_p2 = (xor_ln416_29_fu_9013_p2 & tmp_141_reg_13210);

assign and_ln416_8_fu_9178_p2 = (xor_ln416_31_fu_9172_p2 & tmp_153_reg_13241);

assign and_ln416_9_fu_9467_p2 = (xor_ln416_33_fu_9461_p2 & tmp_165_reg_13354);

assign and_ln416_fu_6231_p2 = (xor_ln416_16_fu_6225_p2 & tmp_57_reg_12791);

assign and_ln57_1_fu_2459_p2 = (xor_ln57_fu_2453_p2 & and_ln57_fu_2289_p2);

assign and_ln57_2_fu_2479_p2 = (xor_ln57_fu_2453_p2 & icmp_ln51_fu_2473_p2);

assign and_ln57_3_fu_2529_p2 = (select_ln57_2_fu_2417_p3 & icmp_ln57_3_fu_2523_p2);

assign and_ln57_fu_2289_p2 = (icmp_ln57_fu_2255_p2 & icmp_ln57_1_fu_2283_p2);

assign and_ln781_10_fu_9674_p2 = (tmp_181_reg_13385 & and_ln416_10_fu_9626_p2);

assign and_ln781_11_fu_9833_p2 = (tmp_193_reg_13410 & and_ln416_11_fu_9785_p2);

assign and_ln781_12_fu_10052_p2 = (tmp_205_reg_13464 & and_ln416_12_fu_10004_p2);

assign and_ln781_13_fu_10211_p2 = (tmp_217_reg_13489 & and_ln416_13_fu_10163_p2);

assign and_ln781_14_fu_10370_p2 = (tmp_229_reg_13514 & and_ln416_14_fu_10322_p2);

assign and_ln781_15_fu_10549_p2 = (tmp_241_reg_13554 & and_ln416_15_fu_10501_p2);

assign and_ln781_1_fu_6438_p2 = (tmp_73_reg_12822 & and_ln416_1_fu_6390_p2);

assign and_ln781_2_fu_6597_p2 = (tmp_85_reg_12847 & and_ln416_2_fu_6549_p2);

assign and_ln781_3_fu_7892_p2 = (tmp_97_reg_12961 & and_ln416_3_fu_7844_p2);

assign and_ln781_4_fu_8051_p2 = (tmp_109_reg_12986 & and_ln416_4_fu_8003_p2);

assign and_ln781_5_fu_8210_p2 = (tmp_121_reg_13011 & and_ln416_5_fu_8162_p2);

assign and_ln781_6_fu_8908_p2 = (tmp_133_reg_13191 & and_ln416_6_fu_8860_p2);

assign and_ln781_7_fu_9067_p2 = (tmp_145_reg_13216 & and_ln416_7_fu_9019_p2);

assign and_ln781_8_fu_9226_p2 = (tmp_157_reg_13247 & and_ln416_8_fu_9178_p2);

assign and_ln781_9_fu_9515_p2 = (tmp_169_reg_13360 & and_ln416_9_fu_9467_p2);

assign and_ln781_fu_6279_p2 = (tmp_61_reg_12797 & and_ln416_fu_6231_p2);

assign and_ln785_10_fu_7126_p2 = (xor_ln785_10_fu_7120_p2 & or_ln785_10_fu_7114_p2);

assign and_ln785_11_fu_7260_p2 = (xor_ln785_11_fu_7254_p2 & or_ln785_11_fu_7248_p2);

assign and_ln785_12_fu_7394_p2 = (xor_ln785_12_fu_7388_p2 & or_ln785_12_fu_7382_p2);

assign and_ln785_13_fu_7528_p2 = (xor_ln785_13_fu_7522_p2 & or_ln785_13_fu_7516_p2);

assign and_ln785_14_fu_8612_p2 = (xor_ln785_14_fu_8606_p2 & or_ln785_14_fu_8600_p2);

assign and_ln785_15_fu_8746_p2 = (xor_ln785_15_fu_8740_p2 & or_ln785_15_fu_8734_p2);

assign and_ln785_1_fu_4356_p2 = (xor_ln785_1_fu_4350_p2 & or_ln785_1_fu_4344_p2);

assign and_ln785_2_fu_4504_p2 = (xor_ln785_2_fu_4498_p2 & or_ln785_2_fu_4492_p2);

assign and_ln785_3_fu_4652_p2 = (xor_ln785_3_fu_4646_p2 & or_ln785_3_fu_4640_p2);

assign and_ln785_4_fu_4800_p2 = (xor_ln785_4_fu_4794_p2 & or_ln785_4_fu_4788_p2);

assign and_ln785_5_fu_4948_p2 = (xor_ln785_5_fu_4942_p2 & or_ln785_5_fu_4936_p2);

assign and_ln785_6_fu_5381_p2 = (xor_ln785_6_fu_5375_p2 & or_ln785_6_fu_5369_p2);

assign and_ln785_7_fu_5515_p2 = (xor_ln785_7_fu_5509_p2 & or_ln785_7_fu_5503_p2);

assign and_ln785_8_fu_6858_p2 = (xor_ln785_8_fu_6852_p2 & or_ln785_8_fu_6846_p2);

assign and_ln785_9_fu_6992_p2 = (xor_ln785_9_fu_6986_p2 & or_ln785_9_fu_6980_p2);

assign and_ln785_fu_4208_p2 = (xor_ln785_fu_4202_p2 & or_ln785_fu_4196_p2);

assign and_ln786_10_fu_9679_p2 = (tmp_180_fu_9631_p3 & and_ln416_26_fu_9669_p2);

assign and_ln786_11_fu_9838_p2 = (tmp_192_fu_9790_p3 & and_ln416_27_fu_9828_p2);

assign and_ln786_12_fu_10057_p2 = (tmp_204_fu_10009_p3 & and_ln416_28_fu_10047_p2);

assign and_ln786_13_fu_10216_p2 = (tmp_216_fu_10168_p3 & and_ln416_29_fu_10206_p2);

assign and_ln786_14_fu_10375_p2 = (tmp_228_fu_10327_p3 & and_ln416_30_fu_10365_p2);

assign and_ln786_15_fu_10554_p2 = (tmp_240_fu_10506_p3 & and_ln416_31_fu_10544_p2);

assign and_ln786_16_fu_4232_p2 = (tmp_53_fu_4154_p3 & or_ln786_fu_4226_p2);

assign and_ln786_17_fu_6284_p2 = (tmp_60_fu_6236_p3 & and_ln416_16_fu_6274_p2);

assign and_ln786_18_fu_3679_p2 = (xor_ln786_2_fu_3673_p2 & tmp_63_fu_3651_p3);

assign and_ln786_19_fu_4380_p2 = (tmp_65_fu_4302_p3 & or_ln786_1_fu_4374_p2);

assign and_ln786_1_fu_6443_p2 = (tmp_72_fu_6395_p3 & and_ln416_17_fu_6433_p2);

assign and_ln786_20_fu_3780_p2 = (xor_ln786_16_fu_3774_p2 & tmp_75_fu_3752_p3);

assign and_ln786_21_fu_4528_p2 = (tmp_77_fu_4450_p3 & or_ln786_2_fu_4522_p2);

assign and_ln786_22_fu_3881_p2 = (xor_ln786_18_fu_3875_p2 & tmp_87_fu_3853_p3);

assign and_ln786_23_fu_4676_p2 = (tmp_89_fu_4598_p3 & or_ln786_3_fu_4670_p2);

assign and_ln786_24_fu_3982_p2 = (xor_ln786_4_fu_3976_p2 & tmp_99_fu_3954_p3);

assign and_ln786_25_fu_4824_p2 = (tmp_101_fu_4746_p3 & or_ln786_4_fu_4818_p2);

assign and_ln786_26_fu_4083_p2 = (xor_ln786_5_fu_4077_p2 & tmp_111_fu_4055_p3);

assign and_ln786_27_fu_4972_p2 = (tmp_113_fu_4894_p3 & or_ln786_5_fu_4966_p2);

assign and_ln786_28_fu_5072_p2 = (xor_ln786_6_fu_5066_p2 & tmp_123_fu_5044_p3);

assign and_ln786_29_fu_5405_p2 = (tmp_125_fu_5326_p3 & or_ln786_6_fu_5399_p2);

assign and_ln786_2_fu_6602_p2 = (tmp_84_fu_6554_p3 & and_ln416_18_fu_6592_p2);

assign and_ln786_30_fu_5173_p2 = (xor_ln786_7_fu_5167_p2 & tmp_135_fu_5145_p3);

assign and_ln786_31_fu_5539_p2 = (tmp_137_fu_5460_p3 & or_ln786_7_fu_5533_p2);

assign and_ln786_32_fu_5600_p2 = (xor_ln786_8_fu_5594_p2 & tmp_147_fu_5573_p3);

assign and_ln786_33_fu_6882_p2 = (tmp_149_fu_6803_p3 & or_ln786_8_fu_6876_p2);

assign and_ln786_34_fu_5699_p2 = (xor_ln786_9_fu_5693_p2 & tmp_159_fu_5672_p3);

assign and_ln786_35_fu_7016_p2 = (tmp_161_fu_6937_p3 & or_ln786_9_fu_7010_p2);

assign and_ln786_36_fu_5800_p2 = (xor_ln786_10_fu_5794_p2 & tmp_171_fu_5772_p3);

assign and_ln786_37_fu_7150_p2 = (tmp_173_fu_7071_p3 & or_ln786_10_fu_7144_p2);

assign and_ln786_38_fu_5901_p2 = (xor_ln786_11_fu_5895_p2 & tmp_183_fu_5873_p3);

assign and_ln786_39_fu_7284_p2 = (tmp_185_fu_7205_p3 & or_ln786_11_fu_7278_p2);

assign and_ln786_3_fu_7897_p2 = (tmp_96_fu_7849_p3 & and_ln416_19_fu_7887_p2);

assign and_ln786_40_fu_6002_p2 = (xor_ln786_12_fu_5996_p2 & tmp_195_fu_5974_p3);

assign and_ln786_41_fu_7418_p2 = (tmp_197_fu_7339_p3 & or_ln786_12_fu_7412_p2);

assign and_ln786_42_fu_6103_p2 = (xor_ln786_13_fu_6097_p2 & tmp_207_fu_6075_p3);

assign and_ln786_43_fu_7552_p2 = (tmp_209_fu_7473_p3 & or_ln786_13_fu_7546_p2);

assign and_ln786_44_fu_7615_p2 = (xor_ln786_14_fu_7609_p2 & tmp_219_fu_7587_p3);

assign and_ln786_45_fu_8636_p2 = (tmp_221_fu_8557_p3 & or_ln786_14_fu_8630_p2);

assign and_ln786_46_fu_7716_p2 = (xor_ln786_15_fu_7710_p2 & tmp_231_fu_7688_p3);

assign and_ln786_47_fu_8770_p2 = (tmp_233_fu_8691_p3 & or_ln786_15_fu_8764_p2);

assign and_ln786_4_fu_8056_p2 = (tmp_108_fu_8008_p3 & and_ln416_20_fu_8046_p2);

assign and_ln786_5_fu_8215_p2 = (tmp_120_fu_8167_p3 & and_ln416_21_fu_8205_p2);

assign and_ln786_6_fu_8913_p2 = (tmp_132_fu_8865_p3 & and_ln416_22_fu_8903_p2);

assign and_ln786_7_fu_9072_p2 = (tmp_144_fu_9024_p3 & and_ln416_23_fu_9062_p2);

assign and_ln786_8_fu_9231_p2 = (tmp_156_fu_9183_p3 & and_ln416_24_fu_9221_p2);

assign and_ln786_9_fu_9520_p2 = (tmp_168_fu_9472_p3 & and_ln416_25_fu_9510_p2);

assign and_ln786_fu_3578_p2 = (xor_ln786_fu_3572_p2 & tmp_51_fu_3550_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp709 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp713 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp717 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp721 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp723 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp727 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp2415 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp730 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp733 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp736 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp739 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp746 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp749 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp2416 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp766 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp768 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp770 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp772 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp774 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp776 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp2417 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp800 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp802 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp804 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp806 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp808 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp810 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp2418 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp834 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp836 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp838 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp840 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp842 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp844 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp2419 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp870 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp872 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp874 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp876 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp878 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp880 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter3_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp0_stage0_iter4 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_state27_pp0_stage0_iter4_ignore_call0 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_state27_pp0_stage0_iter4_ignore_call2 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2411_write_state27 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2407_write_state27 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2403_write_state27 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2399_write_state27 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2395_write_state27 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2391_write_state27 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2387_write_state27 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2383_write_state27 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2379_write_state27 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2375_write_state27 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2371_write_state27 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2367_write_state27 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2363_write_state27 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2359_write_state27 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2355_write_state27 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2351_write_state27 == 1'b1)));
end

assign ap_block_state28_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter4_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp0_stage2_iter4 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage2_iter4_ignore_call0 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage2_iter4_ignore_call2 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state29_pp0_stage2_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp0_stage3_iter4 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage3_iter4_ignore_call0 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage3_iter4_ignore_call2 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state30_pp0_stage3_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp0_stage4_iter4 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage4_iter4_ignore_call0 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage4_iter4_ignore_call2 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state31_pp0_stage4_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp0_stage5_iter4 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage5_iter4_ignore_call0 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage5_iter4_ignore_call2 = ((select_ln49_3_reg_11267_pp0_iter4_reg == 1'd1) & (grp_out_stream_merge_fu_1228_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state32_pp0_stage5_iter4_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33 = ((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call0 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call2 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0_ignore_call7 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op248_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1_ignore_call2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1338 = ((1'b0 == ap_block_pp0_stage5_11001) & (select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_29840 = ((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_31125 = ((1'b0 == ap_block_pp0_stage5) & (icmp_ln46_reg_11165 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_31131 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op709_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31135 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op729_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31139 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op778_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31143 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op813_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31147 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op852_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31151 = ((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op898_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_31155 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31158 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op732_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31161 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op781_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31164 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op816_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31167 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op854_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31170 = ((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op901_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_31174 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op717_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31177 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op735_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31180 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op785_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31183 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op827_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31186 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op856_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31190 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op721_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31193 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op738_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31196 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op786_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31199 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op828_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31202 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op858_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31206 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op723_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31209 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op744_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31212 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op787_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31215 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op830_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31218 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op862_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31222 = ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op727_call_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_31225 = ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op748_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_31228 = ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op790_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_31231 = ((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op832_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_31234 = ((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op864_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_31242 = ((select_ln49_1_reg_11221_pp0_iter2_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_31248 = ((select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_3839 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_phi_ln13_phi_fu_1039_p4 = phi_ln13_reg_1035;

always @ (*) begin
    ap_predicate_op2351_write_state27 = ((tmp1_nbwritereq_fu_610_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2355_write_state27 = ((tmp_1_nbwritereq_fu_623_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2359_write_state27 = ((tmp_2_nbwritereq_fu_636_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2363_write_state27 = ((tmp_3_nbwritereq_fu_649_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2367_write_state27 = ((tmp_4_nbwritereq_fu_662_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2371_write_state27 = ((tmp_5_nbwritereq_fu_675_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2375_write_state27 = ((tmp_6_nbwritereq_fu_688_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2379_write_state27 = ((tmp_7_nbwritereq_fu_701_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2383_write_state27 = ((tmp_8_nbwritereq_fu_714_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2387_write_state27 = ((tmp_9_nbwritereq_fu_727_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2391_write_state27 = ((tmp_s_nbwritereq_fu_740_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2395_write_state27 = ((tmp_10_nbwritereq_fu_753_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2399_write_state27 = ((tmp_11_nbwritereq_fu_766_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2403_write_state27 = ((tmp_12_nbwritereq_fu_779_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2407_write_state27 = ((tmp_13_nbwritereq_fu_792_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2411_write_state27 = ((tmp_14_nbwritereq_fu_805_p3 == 1'd1) & (select_ln49_1_reg_11221_pp0_iter3_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter3_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_read_state4 = ((empty_35_reg_11258 == 1'd0) & (empty_32_reg_11254 == 1'd0) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln46_reg_11165 == 1'd0));
end

always @ (*) begin
    ap_predicate_op709_call_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op709_call_state9_state8 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op713_call_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op713_call_state9_state8 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op717_call_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op717_call_state9_state8 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op721_call_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op721_call_state9_state8 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op723_call_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op723_call_state9_state8 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op727_call_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op727_call_state9_state8 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0) & (icmp_ln81_reg_11307 == 1'd0));
end

always @ (*) begin
    ap_predicate_op729_call_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op729_call_state10_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op732_call_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op732_call_state10_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op735_call_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op735_call_state10_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op738_call_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op738_call_state10_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op744_call_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op744_call_state10_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op748_call_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op748_call_state10_state9 = ((select_ln49_1_reg_11221 == 1'd1) & (select_ln57_3_reg_11192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op778_call_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op778_call_state11_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op781_call_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op781_call_state11_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op785_call_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op785_call_state11_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op786_call_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op786_call_state11_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op787_call_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op787_call_state11_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op790_call_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op790_call_state11_state10 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op813_call_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op813_call_state12_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op816_call_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op816_call_state12_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op827_call_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op827_call_state12_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op828_call_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op828_call_state12_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op830_call_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op830_call_state12_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op832_call_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op832_call_state12_state11 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op852_call_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op852_call_state13_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op854_call_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op854_call_state13_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op856_call_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op856_call_state13_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op858_call_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op858_call_state13_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op862_call_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op862_call_state13_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op864_call_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op864_call_state13_state12 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op898_call_state14 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op898_call_state14_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op901_call_state14 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op901_call_state14_state13 = ((select_ln49_1_reg_11221_pp0_iter1_reg == 1'd1) & (icmp_ln81_reg_11307_pp0_iter1_reg == 1'd0) & (select_ln57_3_reg_11192_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign col_idx_fu_2493_p2 = (select_ln57_1_fu_2393_p3 + 9'd1);

assign conv_count_fu_2301_p3 = ((and_ln57_fu_2289_p2[0:0] === 1'b1) ? add_ln58_fu_2295_p2 : 9'd0);

assign curr_input_data_sub_s_fu_2757_p1 = inStream_V_data_0_data_out[15:0];

assign empty_30_fu_2609_p2 = ((select_ln46_fu_2485_p3 == 9'd417) ? 1'b1 : 1'b0);

assign empty_31_fu_2615_p2 = ((select_ln46_fu_2485_p3 == 9'd0) ? 1'b1 : 1'b0);

assign empty_32_fu_2621_p2 = (empty_31_fu_2615_p2 | empty_30_fu_2609_p2);

assign empty_33_fu_2627_p2 = ((select_ln49_4_fu_2601_p3 == 9'd417) ? 1'b1 : 1'b0);

assign empty_34_fu_2633_p2 = ((select_ln49_4_fu_2601_p3 == 9'd0) ? 1'b1 : 1'b0);

assign empty_35_fu_2639_p2 = (empty_34_fu_2633_p2 | empty_33_fu_2627_p2);

assign grp_out_stream_merge_fu_1228_ap_start = grp_out_stream_merge_fu_1228_ap_start_reg;

assign grp_out_stream_merge_fu_1228_last_V = (select_ln49_2_reg_11237_pp0_iter4_reg & icmp_ln144_1_fu_10581_p2);

assign grp_out_stream_merge_fu_1228_outStream_TREADY = ((outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage2) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage2));

assign grp_window_macc_fu_1132_ap_start = grp_window_macc_fu_1132_ap_start_reg;

assign grp_window_macc_fu_1148_ap_start = grp_window_macc_fu_1148_ap_start_reg;

assign grp_window_macc_fu_1164_ap_start = grp_window_macc_fu_1164_ap_start_reg;

assign grp_window_macc_fu_1180_ap_start = grp_window_macc_fu_1180_ap_start_reg;

assign grp_window_macc_fu_1196_ap_start = grp_window_macc_fu_1196_ap_start_reg;

assign grp_window_macc_fu_1212_ap_start = grp_window_macc_fu_1212_ap_start_reg;

assign icmp_ln138_1_fu_2309_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_1084_p4 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_2_fu_2327_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_1084_p4 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_3_fu_2439_p2 = ((row_idx_fu_2381_p2 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_4_fu_2557_p2 = ((col_idx_fu_2493_p2 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_5_fu_2583_p2 = ((col_idx_fu_2493_p2 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_2267_p2 = ((ap_phi_mux_row_idx_0_phi_fu_1062_p4 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln144_1_fu_10581_p2 = ((select_ln49_reg_11209_pp0_iter4_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln144_2_fu_2563_p2 = ((col_idx_fu_2493_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_2315_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_1084_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_2369_p2 = ((ap_phi_mux_indvar_flatten153_phi_fu_1051_p4 == 19'd350284) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2387_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1073_p4 == 11'd836) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_2473_p2 = ((ap_phi_mux_input_ch_idx_0_phi_fu_1095_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_2283_p2 = ((tmp_48_fu_2273_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_2411_p2 = ((tmp_49_fu_2401_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_3_fu_2523_p2 = ((tmp_50_fu_2513_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_2255_p2 = ((tmp_47_fu_2245_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_2425_p2 = ((row_idx_fu_2381_p2 == 9'd418) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_2261_p2 = ((ap_phi_mux_row_idx_0_phi_fu_1062_p4 == 9'd418) ? 1'b1 : 1'b0);

assign icmp_ln718_10_fu_9574_p2 = ((trunc_ln718_10_reg_13374 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_11_fu_9733_p2 = ((trunc_ln718_11_reg_13399 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_12_fu_9952_p2 = ((trunc_ln718_12_reg_13453 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_13_fu_10111_p2 = ((trunc_ln718_13_reg_13478 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_14_fu_10270_p2 = ((trunc_ln718_14_reg_13503 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_15_fu_10449_p2 = ((trunc_ln718_15_reg_13543 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_1_fu_6338_p2 = ((trunc_ln718_1_reg_12811 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_2_fu_6497_p2 = ((trunc_ln718_2_reg_12836 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_3_fu_7792_p2 = ((trunc_ln718_3_reg_12950 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_4_fu_7951_p2 = ((trunc_ln718_4_reg_12975 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_5_fu_8110_p2 = ((trunc_ln718_5_reg_13000 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_6_fu_8808_p2 = ((trunc_ln718_6_reg_13180 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_7_fu_8967_p2 = ((trunc_ln718_7_reg_13205 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_8_fu_9126_p2 = ((trunc_ln718_8_reg_13236 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_9_fu_9415_p2 = ((trunc_ln718_9_reg_13349 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_fu_6179_p2 = ((trunc_ln718_reg_12786 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_10_fu_7108_p2 = ((p_Result_21_s_fu_7098_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_11_fu_7242_p2 = ((p_Result_21_10_fu_7232_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_12_fu_7376_p2 = ((p_Result_21_11_fu_7366_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_13_fu_7510_p2 = ((p_Result_21_12_fu_7500_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_14_fu_8594_p2 = ((p_Result_21_13_fu_8584_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_15_fu_8728_p2 = ((p_Result_21_14_fu_8718_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_4338_p2 = ((p_Result_21_1_fu_4328_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_4486_p2 = ((p_Result_21_2_fu_4476_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_4634_p2 = ((p_Result_21_3_fu_4624_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_4_fu_4782_p2 = ((p_Result_21_4_fu_4772_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_5_fu_4930_p2 = ((p_Result_21_5_fu_4920_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_6_fu_5363_p2 = ((p_Result_21_6_fu_5353_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_7_fu_5497_p2 = ((p_Result_21_7_fu_5487_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_8_fu_6840_p2 = ((p_Result_21_8_fu_6830_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_9_fu_6974_p2 = ((p_Result_21_9_fu_6964_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_4190_p2 = ((p_Result_s_fu_4180_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_10_fu_7138_p2 = ((p_Result_21_s_fu_7098_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_11_fu_7272_p2 = ((p_Result_21_10_fu_7232_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_12_fu_7406_p2 = ((p_Result_21_11_fu_7366_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_13_fu_7540_p2 = ((p_Result_21_12_fu_7500_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_14_fu_8624_p2 = ((p_Result_21_13_fu_8584_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_15_fu_8758_p2 = ((p_Result_21_14_fu_8718_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_4368_p2 = ((p_Result_21_1_fu_4328_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_2_fu_4516_p2 = ((p_Result_21_2_fu_4476_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_3_fu_4664_p2 = ((p_Result_21_3_fu_4624_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_4_fu_4812_p2 = ((p_Result_21_4_fu_4772_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_5_fu_4960_p2 = ((p_Result_21_5_fu_4920_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_6_fu_5393_p2 = ((p_Result_21_6_fu_5353_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_7_fu_5527_p2 = ((p_Result_21_7_fu_5487_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_8_fu_6870_p2 = ((p_Result_21_8_fu_6830_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_9_fu_7004_p2 = ((p_Result_21_9_fu_6964_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_4220_p2 = ((p_Result_s_fu_4180_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_2805_p2 = ((select_ln49_reg_11209 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_3362_p2 = ((select_ln49_reg_11209_pp0_iter2_reg == 2'd0) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_data_0_ack_in = inStream_V_data_0_state[1'd1];

assign inStream_V_data_0_load_A = (inStream_V_data_0_state_cmp_full & ~inStream_V_data_0_sel_wr);

assign inStream_V_data_0_load_B = (inStream_V_data_0_state_cmp_full & inStream_V_data_0_sel_wr);

assign inStream_V_data_0_sel = inStream_V_data_0_sel_rd;

assign inStream_V_data_0_state_cmp_full = ((inStream_V_data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_data_0_vld_in = inStream_TVALID;

assign inStream_V_data_0_vld_out = inStream_V_data_0_state[1'd0];

assign inStream_V_dest_V_0_ack_in = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_dest_V_0_load_A = (inStream_V_dest_V_0_state_cmp_full & ~inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_load_B = (inStream_V_dest_V_0_state_cmp_full & inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_sel = inStream_V_dest_V_0_sel_rd;

assign inStream_V_dest_V_0_state_cmp_full = ((inStream_V_dest_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign inStream_V_dest_V_0_vld_out = inStream_V_dest_V_0_state[1'd0];

assign inStream_V_id_V_0_ack_in = inStream_V_id_V_0_state[1'd1];

assign inStream_V_id_V_0_load_A = (inStream_V_id_V_0_state_cmp_full & ~inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_load_B = (inStream_V_id_V_0_state_cmp_full & inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_sel = inStream_V_id_V_0_sel_rd;

assign inStream_V_id_V_0_state_cmp_full = ((inStream_V_id_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_id_V_0_vld_in = inStream_TVALID;

assign inStream_V_id_V_0_vld_out = inStream_V_id_V_0_state[1'd0];

assign inStream_V_keep_V_0_ack_in = inStream_V_keep_V_0_state[1'd1];

assign inStream_V_keep_V_0_load_A = (inStream_V_keep_V_0_state_cmp_full & ~inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_load_B = (inStream_V_keep_V_0_state_cmp_full & inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_sel = inStream_V_keep_V_0_sel_rd;

assign inStream_V_keep_V_0_state_cmp_full = ((inStream_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_keep_V_0_vld_in = inStream_TVALID;

assign inStream_V_keep_V_0_vld_out = inStream_V_keep_V_0_state[1'd0];

assign inStream_V_strb_V_0_ack_in = inStream_V_strb_V_0_state[1'd1];

assign inStream_V_strb_V_0_load_A = (inStream_V_strb_V_0_state_cmp_full & ~inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_load_B = (inStream_V_strb_V_0_state_cmp_full & inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_sel = inStream_V_strb_V_0_sel_rd;

assign inStream_V_strb_V_0_state_cmp_full = ((inStream_V_strb_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_strb_V_0_vld_in = inStream_TVALID;

assign inStream_V_strb_V_0_vld_out = inStream_V_strb_V_0_state[1'd0];

assign inStream_V_user_V_0_ack_in = inStream_V_user_V_0_state[1'd1];

assign inStream_V_user_V_0_load_A = (inStream_V_user_V_0_state_cmp_full & ~inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_load_B = (inStream_V_user_V_0_state_cmp_full & inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_sel = inStream_V_user_V_0_sel_rd;

assign inStream_V_user_V_0_state_cmp_full = ((inStream_V_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_user_V_0_vld_in = inStream_TVALID;

assign inStream_V_user_V_0_vld_out = inStream_V_user_V_0_state[1'd0];

assign input_ch_idx_fu_3053_p2 = (select_ln49_reg_11209 + 2'd1);

assign kernel_window_1_val_27_fu_2915_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_8_fu_588 : kernel_window_1_val_19_reg_11430);

assign kernel_window_1_val_28_fu_2923_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_7_fu_584 : kernel_window_1_val_18_reg_11425);

assign kernel_window_1_val_29_fu_2931_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_6_fu_580 : line_buff_group_1_va_q1);

assign kernel_window_1_val_30_fu_2940_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_5_fu_576 : kernel_window_1_val_21_reg_11435);

assign kernel_window_1_val_31_fu_2948_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_4_fu_572 : kernel_window_1_val_22_reg_11440);

assign kernel_window_1_val_32_fu_2956_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_3_fu_568 : line_buff_group_1_va_1_q1);

assign kernel_window_1_val_33_fu_2965_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_2_fu_564 : kernel_window_1_val_24_reg_11450);

assign kernel_window_1_val_34_fu_2973_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_1_fu_560 : kernel_window_1_val_25_reg_11455);

assign kernel_window_1_val_35_fu_2981_p3 = ((icmp_ln81_reg_11307[0:0] === 1'b1) ? kernel_window_1_val_s_fu_556 : line_buff_group_1_va_2_q1);

assign mul_ln1118_10_fu_10682_p0 = 22'd26;

assign mul_ln1118_11_fu_10691_p0 = 22'd26;

assign mul_ln1118_12_fu_10700_p0 = 22'd26;

assign mul_ln1118_13_fu_10709_p0 = 22'd26;

assign mul_ln1118_14_fu_10718_p0 = 22'd26;

assign mul_ln1118_15_fu_10727_p0 = 22'd26;

assign mul_ln1118_1_fu_10601_p0 = 22'd26;

assign mul_ln1118_2_fu_10610_p0 = 22'd26;

assign mul_ln1118_3_fu_10619_p0 = 22'd26;

assign mul_ln1118_4_fu_10628_p0 = 22'd26;

assign mul_ln1118_5_fu_10637_p0 = 22'd26;

assign mul_ln1118_6_fu_10646_p0 = 22'd26;

assign mul_ln1118_7_fu_10655_p0 = 22'd26;

assign mul_ln1118_8_fu_10664_p0 = 22'd26;

assign mul_ln1118_9_fu_10673_p0 = 22'd26;

assign mul_ln1118_fu_10592_p0 = 22'd26;

assign mul_ln203_fu_2799_p0 = mul_ln203_fu_2799_p00;

assign mul_ln203_fu_2799_p00 = select_ln49_reg_11209;

assign mul_ln203_fu_2799_p2 = (mul_ln203_fu_2799_p0 * $signed('h1A2));

assign or_ln104_1_fu_3248_p3 = {{4'd9}, {or_ln104_fu_3243_p2}};

assign or_ln104_2_fu_3305_p3 = {{4'd10}, {or_ln104_4_fu_3300_p2}};

assign or_ln104_3_fu_3149_p2 = (5'd12 | add_ln_reg_12443);

assign or_ln104_4_fu_3300_p2 = (5'd4 | add_ln_reg_12443);

assign or_ln104_fu_3243_p2 = (5'd9 | add_ln_reg_12443);

assign or_ln106_1_fu_3331_p2 = (5'd4 | add_ln1_reg_11945);

assign or_ln106_2_fu_3336_p3 = {{4'd10}, {or_ln106_1_fu_3331_p2}};

assign or_ln106_fu_2995_p2 = (shl_ln104_fu_2990_p2 | 2'd1);

assign or_ln138_1_fu_2351_p2 = (or_ln138_fu_2345_p2 | and_ln138_1_fu_2339_p2);

assign or_ln138_2_fu_2595_p2 = (and_ln144_2_fu_2569_p2 | and_ln138_2_fu_2589_p2);

assign or_ln138_3_fu_2686_p2 = (or_ln138_2_reg_11242 | and_ln138_3_fu_2682_p2);

assign or_ln138_fu_2345_p2 = (and_ln144_fu_2321_p2 | and_ln138_fu_2333_p2);

assign or_ln340_10_fu_4682_p2 = (and_ln786_23_fu_4676_p2 | and_ln785_3_fu_4652_p2);

assign or_ln340_11_fu_4694_p2 = (xor_ln340_3_fu_4688_p2 | and_ln785_3_fu_4652_p2);

assign or_ln340_12_fu_4000_p2 = (xor_ln340_24_fu_3994_p2 | tmp_100_fu_3968_p3);

assign or_ln340_13_fu_4830_p2 = (and_ln786_25_fu_4824_p2 | and_ln785_4_fu_4800_p2);

assign or_ln340_14_fu_4842_p2 = (xor_ln340_4_fu_4836_p2 | and_ln785_4_fu_4800_p2);

assign or_ln340_15_fu_4101_p2 = (xor_ln340_26_fu_4095_p2 | tmp_112_fu_4069_p3);

assign or_ln340_16_fu_4978_p2 = (and_ln786_27_fu_4972_p2 | and_ln785_5_fu_4948_p2);

assign or_ln340_17_fu_4990_p2 = (xor_ln340_5_fu_4984_p2 | and_ln785_5_fu_4948_p2);

assign or_ln340_18_fu_5090_p2 = (xor_ln340_28_fu_5084_p2 | tmp_124_fu_5058_p3);

assign or_ln340_19_fu_6689_p2 = (and_ln786_29_reg_12865 | and_ln785_6_reg_12859);

assign or_ln340_1_fu_4238_p2 = (and_ln786_16_fu_4232_p2 | and_ln785_fu_4208_p2);

assign or_ln340_20_fu_6698_p2 = (xor_ln340_6_fu_6693_p2 | and_ln785_6_reg_12859);

assign or_ln340_21_fu_5191_p2 = (xor_ln340_30_fu_5185_p2 | tmp_136_fu_5159_p3);

assign or_ln340_22_fu_6724_p2 = (and_ln786_31_reg_12884 | and_ln785_7_reg_12878);

assign or_ln340_23_fu_6733_p2 = (xor_ln340_7_fu_6728_p2 | and_ln785_7_reg_12878);

assign or_ln340_24_fu_5618_p2 = (xor_ln340_32_fu_5612_p2 | tmp_148_fu_5586_p3);

assign or_ln340_25_fu_8282_p2 = (and_ln786_33_reg_13043 | and_ln785_8_reg_13037);

assign or_ln340_26_fu_8291_p2 = (xor_ln340_8_fu_8286_p2 | and_ln785_8_reg_13037);

assign or_ln340_27_fu_5717_p2 = (xor_ln340_34_fu_5711_p2 | tmp_160_fu_5685_p3);

assign or_ln340_28_fu_8338_p2 = (and_ln786_35_reg_13062 | and_ln785_9_reg_13056);

assign or_ln340_29_fu_8347_p2 = (xor_ln340_9_fu_8342_p2 | and_ln785_9_reg_13056);

assign or_ln340_2_fu_4250_p2 = (xor_ln340_1_fu_4244_p2 | and_ln785_fu_4208_p2);

assign or_ln340_30_fu_5818_p2 = (xor_ln340_36_fu_5812_p2 | tmp_172_fu_5786_p3);

assign or_ln340_31_fu_8373_p2 = (and_ln786_37_reg_13081 | and_ln785_10_reg_13075);

assign or_ln340_32_fu_8382_p2 = (xor_ln340_10_fu_8377_p2 | and_ln785_10_reg_13075);

assign or_ln340_33_fu_5919_p2 = (xor_ln340_38_fu_5913_p2 | tmp_184_fu_5887_p3);

assign or_ln340_34_fu_8408_p2 = (and_ln786_39_reg_13100 | and_ln785_11_reg_13094);

assign or_ln340_35_fu_8417_p2 = (xor_ln340_11_fu_8412_p2 | and_ln785_11_reg_13094);

assign or_ln340_36_fu_6020_p2 = (xor_ln340_40_fu_6014_p2 | tmp_196_fu_5988_p3);

assign or_ln340_37_fu_8443_p2 = (and_ln786_41_reg_13119 | and_ln785_12_reg_13113);

assign or_ln340_38_fu_8452_p2 = (xor_ln340_12_fu_8447_p2 | and_ln785_12_reg_13113);

assign or_ln340_39_fu_6121_p2 = (xor_ln340_42_fu_6115_p2 | tmp_208_fu_6089_p3);

assign or_ln340_3_fu_3697_p2 = (xor_ln340_17_fu_3691_p2 | tmp_64_fu_3665_p3);

assign or_ln340_40_fu_8478_p2 = (and_ln786_43_reg_13138 | and_ln785_13_reg_13132);

assign or_ln340_41_fu_8487_p2 = (xor_ln340_13_fu_8482_p2 | and_ln785_13_reg_13132);

assign or_ln340_42_fu_7633_p2 = (xor_ln340_44_fu_7627_p2 | tmp_220_fu_7601_p3);

assign or_ln340_43_fu_9318_p2 = (and_ln786_45_reg_13300 | and_ln785_14_reg_13294);

assign or_ln340_44_fu_9327_p2 = (xor_ln340_14_fu_9322_p2 | and_ln785_14_reg_13294);

assign or_ln340_45_fu_7734_p2 = (xor_ln340_46_fu_7728_p2 | tmp_232_fu_7702_p3);

assign or_ln340_46_fu_9353_p2 = (and_ln786_47_reg_13319 | and_ln785_15_reg_13313);

assign or_ln340_47_fu_9362_p2 = (xor_ln340_15_fu_9357_p2 | and_ln785_15_reg_13313);

assign or_ln340_4_fu_4386_p2 = (and_ln786_19_fu_4380_p2 | and_ln785_1_fu_4356_p2);

assign or_ln340_5_fu_4398_p2 = (xor_ln340_18_fu_4392_p2 | and_ln785_1_fu_4356_p2);

assign or_ln340_6_fu_3798_p2 = (xor_ln340_20_fu_3792_p2 | tmp_76_fu_3766_p3);

assign or_ln340_7_fu_4534_p2 = (and_ln786_21_fu_4528_p2 | and_ln785_2_fu_4504_p2);

assign or_ln340_8_fu_4546_p2 = (xor_ln340_2_fu_4540_p2 | and_ln785_2_fu_4504_p2);

assign or_ln340_9_fu_3899_p2 = (xor_ln340_22_fu_3893_p2 | tmp_88_fu_3867_p3);

assign or_ln340_fu_3596_p2 = (xor_ln340_fu_3590_p2 | tmp_52_fu_3564_p3);

assign or_ln412_10_fu_9579_p2 = (tmp_176_fu_9567_p3 | icmp_ln718_10_fu_9574_p2);

assign or_ln412_11_fu_9738_p2 = (tmp_188_fu_9726_p3 | icmp_ln718_11_fu_9733_p2);

assign or_ln412_12_fu_9957_p2 = (tmp_200_fu_9945_p3 | icmp_ln718_12_fu_9952_p2);

assign or_ln412_13_fu_10116_p2 = (tmp_212_fu_10104_p3 | icmp_ln718_13_fu_10111_p2);

assign or_ln412_14_fu_10275_p2 = (tmp_224_fu_10263_p3 | icmp_ln718_14_fu_10270_p2);

assign or_ln412_15_fu_10454_p2 = (tmp_236_fu_10442_p3 | icmp_ln718_15_fu_10449_p2);

assign or_ln412_1_fu_6343_p2 = (tmp_68_fu_6331_p3 | icmp_ln718_1_fu_6338_p2);

assign or_ln412_2_fu_6502_p2 = (tmp_80_fu_6490_p3 | icmp_ln718_2_fu_6497_p2);

assign or_ln412_3_fu_7797_p2 = (tmp_92_fu_7785_p3 | icmp_ln718_3_fu_7792_p2);

assign or_ln412_4_fu_7956_p2 = (tmp_104_fu_7944_p3 | icmp_ln718_4_fu_7951_p2);

assign or_ln412_5_fu_8115_p2 = (tmp_116_fu_8103_p3 | icmp_ln718_5_fu_8110_p2);

assign or_ln412_6_fu_8813_p2 = (tmp_128_fu_8801_p3 | icmp_ln718_6_fu_8808_p2);

assign or_ln412_7_fu_8972_p2 = (tmp_140_fu_8960_p3 | icmp_ln718_7_fu_8967_p2);

assign or_ln412_8_fu_9131_p2 = (tmp_152_fu_9119_p3 | icmp_ln718_8_fu_9126_p2);

assign or_ln412_9_fu_9420_p2 = (tmp_164_fu_9408_p3 | icmp_ln718_9_fu_9415_p2);

assign or_ln412_fu_6184_p2 = (tmp_56_fu_6172_p3 | icmp_ln718_fu_6179_p2);

assign or_ln416_10_fu_9663_p2 = (xor_ln779_10_fu_9646_p2 | or_ln416_26_fu_9657_p2);

assign or_ln416_11_fu_9822_p2 = (xor_ln779_11_fu_9805_p2 | or_ln416_27_fu_9816_p2);

assign or_ln416_12_fu_10041_p2 = (xor_ln779_12_fu_10024_p2 | or_ln416_28_fu_10035_p2);

assign or_ln416_13_fu_10200_p2 = (xor_ln779_13_fu_10183_p2 | or_ln416_29_fu_10194_p2);

assign or_ln416_14_fu_10359_p2 = (xor_ln779_14_fu_10342_p2 | or_ln416_30_fu_10353_p2);

assign or_ln416_15_fu_10538_p2 = (xor_ln779_15_fu_10521_p2 | or_ln416_31_fu_10532_p2);

assign or_ln416_16_fu_6262_p2 = (xor_ln416_17_fu_6257_p2 | tmp_59_fu_6217_p3);

assign or_ln416_17_fu_6421_p2 = (xor_ln416_18_fu_6416_p2 | tmp_71_fu_6376_p3);

assign or_ln416_18_fu_6580_p2 = (xor_ln416_20_fu_6575_p2 | tmp_83_fu_6535_p3);

assign or_ln416_19_fu_7875_p2 = (xor_ln416_22_fu_7870_p2 | tmp_95_fu_7830_p3);

assign or_ln416_1_fu_6427_p2 = (xor_ln779_1_fu_6410_p2 | or_ln416_17_fu_6421_p2);

assign or_ln416_20_fu_8034_p2 = (xor_ln416_24_fu_8029_p2 | tmp_107_fu_7989_p3);

assign or_ln416_21_fu_8193_p2 = (xor_ln416_26_fu_8188_p2 | tmp_119_fu_8148_p3);

assign or_ln416_22_fu_8891_p2 = (xor_ln416_28_fu_8886_p2 | tmp_131_fu_8846_p3);

assign or_ln416_23_fu_9050_p2 = (xor_ln416_30_fu_9045_p2 | tmp_143_fu_9005_p3);

assign or_ln416_24_fu_9209_p2 = (xor_ln416_32_fu_9204_p2 | tmp_155_fu_9164_p3);

assign or_ln416_25_fu_9498_p2 = (xor_ln416_34_fu_9493_p2 | tmp_167_fu_9453_p3);

assign or_ln416_26_fu_9657_p2 = (xor_ln416_36_fu_9652_p2 | tmp_179_fu_9612_p3);

assign or_ln416_27_fu_9816_p2 = (xor_ln416_38_fu_9811_p2 | tmp_191_fu_9771_p3);

assign or_ln416_28_fu_10035_p2 = (xor_ln416_40_fu_10030_p2 | tmp_203_fu_9990_p3);

assign or_ln416_29_fu_10194_p2 = (xor_ln416_42_fu_10189_p2 | tmp_215_fu_10149_p3);

assign or_ln416_2_fu_6586_p2 = (xor_ln779_2_fu_6569_p2 | or_ln416_18_fu_6580_p2);

assign or_ln416_30_fu_10353_p2 = (xor_ln416_44_fu_10348_p2 | tmp_227_fu_10308_p3);

assign or_ln416_31_fu_10532_p2 = (xor_ln416_46_fu_10527_p2 | tmp_239_fu_10487_p3);

assign or_ln416_3_fu_7881_p2 = (xor_ln779_3_fu_7864_p2 | or_ln416_19_fu_7875_p2);

assign or_ln416_4_fu_8040_p2 = (xor_ln779_4_fu_8023_p2 | or_ln416_20_fu_8034_p2);

assign or_ln416_5_fu_8199_p2 = (xor_ln779_5_fu_8182_p2 | or_ln416_21_fu_8193_p2);

assign or_ln416_6_fu_8897_p2 = (xor_ln779_6_fu_8880_p2 | or_ln416_22_fu_8891_p2);

assign or_ln416_7_fu_9056_p2 = (xor_ln779_7_fu_9039_p2 | or_ln416_23_fu_9050_p2);

assign or_ln416_8_fu_9215_p2 = (xor_ln779_8_fu_9198_p2 | or_ln416_24_fu_9209_p2);

assign or_ln416_9_fu_9504_p2 = (xor_ln779_9_fu_9487_p2 | or_ln416_25_fu_9498_p2);

assign or_ln416_fu_6268_p2 = (xor_ln779_fu_6251_p2 | or_ln416_16_fu_6262_p2);

assign or_ln49_fu_2499_p2 = (icmp_ln49_fu_2387_p2 | and_ln57_2_fu_2479_p2);

assign or_ln785_10_fu_7114_p2 = (tmp_174_fu_7090_p3 | icmp_ln785_10_fu_7108_p2);

assign or_ln785_11_fu_7248_p2 = (tmp_186_fu_7224_p3 | icmp_ln785_11_fu_7242_p2);

assign or_ln785_12_fu_7382_p2 = (tmp_198_fu_7358_p3 | icmp_ln785_12_fu_7376_p2);

assign or_ln785_13_fu_7516_p2 = (tmp_210_fu_7492_p3 | icmp_ln785_13_fu_7510_p2);

assign or_ln785_14_fu_8600_p2 = (tmp_222_fu_8576_p3 | icmp_ln785_14_fu_8594_p2);

assign or_ln785_15_fu_8734_p2 = (tmp_234_fu_8710_p3 | icmp_ln785_15_fu_8728_p2);

assign or_ln785_1_fu_4344_p2 = (tmp_66_fu_4320_p3 | icmp_ln785_1_fu_4338_p2);

assign or_ln785_2_fu_4492_p2 = (tmp_78_fu_4468_p3 | icmp_ln785_2_fu_4486_p2);

assign or_ln785_3_fu_4640_p2 = (tmp_90_fu_4616_p3 | icmp_ln785_3_fu_4634_p2);

assign or_ln785_4_fu_4788_p2 = (tmp_102_fu_4764_p3 | icmp_ln785_4_fu_4782_p2);

assign or_ln785_5_fu_4936_p2 = (tmp_114_fu_4912_p3 | icmp_ln785_5_fu_4930_p2);

assign or_ln785_6_fu_5369_p2 = (tmp_126_fu_5345_p3 | icmp_ln785_6_fu_5363_p2);

assign or_ln785_7_fu_5503_p2 = (tmp_138_fu_5479_p3 | icmp_ln785_7_fu_5497_p2);

assign or_ln785_8_fu_6846_p2 = (tmp_150_fu_6822_p3 | icmp_ln785_8_fu_6840_p2);

assign or_ln785_9_fu_6980_p2 = (tmp_162_fu_6956_p3 | icmp_ln785_9_fu_6974_p2);

assign or_ln785_fu_4196_p2 = (tmp_54_fu_4172_p3 | icmp_ln785_fu_4190_p2);

assign or_ln786_10_fu_7144_p2 = (xor_ln786_26_fu_7132_p2 | icmp_ln786_10_fu_7138_p2);

assign or_ln786_11_fu_7278_p2 = (xor_ln786_27_fu_7266_p2 | icmp_ln786_11_fu_7272_p2);

assign or_ln786_12_fu_7412_p2 = (xor_ln786_28_fu_7400_p2 | icmp_ln786_12_fu_7406_p2);

assign or_ln786_13_fu_7546_p2 = (xor_ln786_29_fu_7534_p2 | icmp_ln786_13_fu_7540_p2);

assign or_ln786_14_fu_8630_p2 = (xor_ln786_30_fu_8618_p2 | icmp_ln786_14_fu_8624_p2);

assign or_ln786_15_fu_8764_p2 = (xor_ln786_31_fu_8752_p2 | icmp_ln786_15_fu_8758_p2);

assign or_ln786_16_fu_6290_p2 = (and_ln786_17_fu_6284_p2 | and_ln781_fu_6279_p2);

assign or_ln786_17_fu_6449_p2 = (and_ln786_1_fu_6443_p2 | and_ln781_1_fu_6438_p2);

assign or_ln786_18_fu_6608_p2 = (and_ln786_2_fu_6602_p2 | and_ln781_2_fu_6597_p2);

assign or_ln786_19_fu_7903_p2 = (and_ln786_3_fu_7897_p2 | and_ln781_3_fu_7892_p2);

assign or_ln786_1_fu_4374_p2 = (xor_ln786_3_fu_4362_p2 | icmp_ln786_1_fu_4368_p2);

assign or_ln786_20_fu_8062_p2 = (and_ln786_4_fu_8056_p2 | and_ln781_4_fu_8051_p2);

assign or_ln786_21_fu_8221_p2 = (and_ln786_5_fu_8215_p2 | and_ln781_5_fu_8210_p2);

assign or_ln786_22_fu_8919_p2 = (and_ln786_6_fu_8913_p2 | and_ln781_6_fu_8908_p2);

assign or_ln786_23_fu_9078_p2 = (and_ln786_7_fu_9072_p2 | and_ln781_7_fu_9067_p2);

assign or_ln786_24_fu_9237_p2 = (and_ln786_8_fu_9231_p2 | and_ln781_8_fu_9226_p2);

assign or_ln786_25_fu_9526_p2 = (and_ln786_9_fu_9520_p2 | and_ln781_9_fu_9515_p2);

assign or_ln786_26_fu_9685_p2 = (and_ln786_10_fu_9679_p2 | and_ln781_10_fu_9674_p2);

assign or_ln786_27_fu_9844_p2 = (and_ln786_11_fu_9838_p2 | and_ln781_11_fu_9833_p2);

assign or_ln786_28_fu_10063_p2 = (and_ln786_12_fu_10057_p2 | and_ln781_12_fu_10052_p2);

assign or_ln786_29_fu_10222_p2 = (and_ln786_13_fu_10216_p2 | and_ln781_13_fu_10211_p2);

assign or_ln786_2_fu_4522_p2 = (xor_ln786_17_fu_4510_p2 | icmp_ln786_2_fu_4516_p2);

assign or_ln786_30_fu_10381_p2 = (and_ln786_14_fu_10375_p2 | and_ln781_14_fu_10370_p2);

assign or_ln786_31_fu_10560_p2 = (and_ln786_15_fu_10554_p2 | and_ln781_15_fu_10549_p2);

assign or_ln786_3_fu_4670_p2 = (xor_ln786_19_fu_4658_p2 | icmp_ln786_3_fu_4664_p2);

assign or_ln786_4_fu_4818_p2 = (xor_ln786_20_fu_4806_p2 | icmp_ln786_4_fu_4812_p2);

assign or_ln786_5_fu_4966_p2 = (xor_ln786_21_fu_4954_p2 | icmp_ln786_5_fu_4960_p2);

assign or_ln786_6_fu_5399_p2 = (xor_ln786_22_fu_5387_p2 | icmp_ln786_6_fu_5393_p2);

assign or_ln786_7_fu_5533_p2 = (xor_ln786_23_fu_5521_p2 | icmp_ln786_7_fu_5527_p2);

assign or_ln786_8_fu_6876_p2 = (xor_ln786_24_fu_6864_p2 | icmp_ln786_8_fu_6870_p2);

assign or_ln786_9_fu_7010_p2 = (xor_ln786_25_fu_6998_p2 | icmp_ln786_9_fu_7004_p2);

assign or_ln786_fu_4226_p2 = (xor_ln786_1_fu_4214_p2 | icmp_ln786_fu_4220_p2);

assign or_ln_fu_3154_p3 = {{1'd1}, {or_ln104_3_fu_3149_p2}};

assign outStream_TDATA = outStream_V_data_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_data_1_ack_in = outStream_V_data_1_state[1'd1];

assign outStream_V_data_1_ack_out = outStream_TREADY;

assign outStream_V_data_1_load_A = (outStream_V_data_1_state_cmp_full & ~outStream_V_data_1_sel_wr);

assign outStream_V_data_1_load_B = (outStream_V_data_1_state_cmp_full & outStream_V_data_1_sel_wr);

assign outStream_V_data_1_sel = outStream_V_data_1_sel_rd;

assign outStream_V_data_1_state_cmp_full = ((outStream_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_data_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_data_1_vld_out = outStream_V_data_1_state[1'd0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'd1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_load_A = (outStream_V_dest_V_1_state_cmp_full & ~outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_load_B = (outStream_V_dest_V_1_state_cmp_full & outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_state_cmp_full = ((outStream_V_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_dest_V_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'd1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_load_A = (outStream_V_id_V_1_state_cmp_full & ~outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_load_B = (outStream_V_id_V_1_state_cmp_full & outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_state_cmp_full = ((outStream_V_id_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_id_V_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'd0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'd1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_load_A = (outStream_V_keep_V_1_state_cmp_full & ~outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_load_B = (outStream_V_keep_V_1_state_cmp_full & outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_state_cmp_full = ((outStream_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_keep_V_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'd0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'd1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_state_cmp_full & outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'd0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'd1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_load_A = (outStream_V_strb_V_1_state_cmp_full & ~outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_load_B = (outStream_V_strb_V_1_state_cmp_full & outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_state_cmp_full = ((outStream_V_strb_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_strb_V_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'd0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'd1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_load_A = (outStream_V_user_V_1_state_cmp_full & ~outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_load_B = (outStream_V_user_V_1_state_cmp_full & outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_state_cmp_full = ((outStream_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_user_V_1_vld_in = grp_out_stream_merge_fu_1228_outStream_TVALID;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'd0];

assign p_Result_21_10_fu_7232_p4 = {{add_ln1192_46_fu_7199_p2[17:16]}};

assign p_Result_21_11_fu_7366_p4 = {{add_ln1192_50_fu_7333_p2[17:16]}};

assign p_Result_21_12_fu_7500_p4 = {{add_ln1192_54_fu_7467_p2[17:16]}};

assign p_Result_21_13_fu_8584_p4 = {{add_ln1192_58_fu_8551_p2[17:16]}};

assign p_Result_21_14_fu_8718_p4 = {{add_ln1192_62_fu_8685_p2[17:16]}};

assign p_Result_21_1_fu_4328_p4 = {{add_ln1192_6_fu_4296_p2[17:16]}};

assign p_Result_21_2_fu_4476_p4 = {{add_ln1192_10_fu_4444_p2[17:16]}};

assign p_Result_21_3_fu_4624_p4 = {{add_ln1192_14_fu_4592_p2[17:16]}};

assign p_Result_21_4_fu_4772_p4 = {{add_ln1192_18_fu_4740_p2[17:16]}};

assign p_Result_21_5_fu_4920_p4 = {{add_ln1192_22_fu_4888_p2[17:16]}};

assign p_Result_21_6_fu_5353_p4 = {{add_ln1192_26_fu_5320_p2[17:16]}};

assign p_Result_21_7_fu_5487_p4 = {{add_ln1192_30_fu_5454_p2[17:16]}};

assign p_Result_21_8_fu_6830_p4 = {{add_ln1192_34_fu_6797_p2[17:16]}};

assign p_Result_21_9_fu_6964_p4 = {{add_ln1192_38_fu_6931_p2[17:16]}};

assign p_Result_21_s_fu_7098_p4 = {{add_ln1192_42_fu_7065_p2[17:16]}};

assign p_Result_s_fu_4180_p4 = {{add_ln1192_2_fu_4148_p2[17:16]}};

assign row_idx_fu_2381_p2 = (ap_phi_mux_row_idx_0_phi_fu_1062_p4 + 9'd1);

assign select_ln340_10_fu_8387_p3 = ((or_ln340_31_fu_8373_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_30_reg_13069);

assign select_ln340_11_fu_8422_p3 = ((or_ln340_34_fu_8408_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_33_reg_13088);

assign select_ln340_12_fu_8457_p3 = ((or_ln340_37_fu_8443_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_36_reg_13107);

assign select_ln340_13_fu_8492_p3 = ((or_ln340_40_fu_8478_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_39_reg_13126);

assign select_ln340_14_fu_9332_p3 = ((or_ln340_43_fu_9318_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_42_reg_13288);

assign select_ln340_15_fu_9367_p3 = ((or_ln340_46_fu_9353_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_45_reg_13307);

assign select_ln340_16_fu_3618_p3 = ((or_ln340_fu_3596_p2[0:0] === 1'b1) ? select_ln340_fu_3602_p3 : sub0_val_output_0_V_1_fu_3610_p3);

assign select_ln340_17_fu_6296_p3 = ((or_ln786_16_fu_6290_p2[0:0] === 1'b1) ? sext_ln415_fu_6213_p1 : 16'd32768);

assign select_ln340_18_fu_3703_p3 = ((xor_ln340_19_fu_3685_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_1_V_fu_3659_p2);

assign select_ln340_19_fu_4404_p3 = ((or_ln340_4_fu_4386_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_3_fu_4315_p2);

assign select_ln340_1_fu_4256_p3 = ((or_ln340_1_fu_4238_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_fu_4167_p2);

assign select_ln340_20_fu_4272_p3 = ((or_ln340_2_fu_4250_p2[0:0] === 1'b1) ? select_ln340_1_fu_4256_p3 : select_ln388_fu_4264_p3);

assign select_ln340_21_fu_6455_p3 = ((or_ln786_17_fu_6449_p2[0:0] === 1'b1) ? sext_ln415_1_fu_6372_p1 : 16'd32768);

assign select_ln340_22_fu_3804_p3 = ((xor_ln340_21_fu_3786_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_2_V_fu_3760_p2);

assign select_ln340_23_fu_3719_p3 = ((or_ln340_3_fu_3697_p2[0:0] === 1'b1) ? select_ln340_18_fu_3703_p3 : sub0_val_output_1_V_1_fu_3711_p3);

assign select_ln340_24_fu_6614_p3 = ((or_ln786_18_fu_6608_p2[0:0] === 1'b1) ? sext_ln415_2_fu_6531_p1 : 16'd32768);

assign select_ln340_25_fu_3905_p3 = ((xor_ln340_23_fu_3887_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_3_V_fu_3861_p2);

assign select_ln340_26_fu_4420_p3 = ((or_ln340_5_fu_4398_p2[0:0] === 1'b1) ? select_ln340_19_fu_4404_p3 : select_ln388_17_fu_4412_p3);

assign select_ln340_27_fu_7909_p3 = ((or_ln786_19_fu_7903_p2[0:0] === 1'b1) ? sext_ln415_3_fu_7826_p1 : 16'd32768);

assign select_ln340_28_fu_4006_p3 = ((xor_ln340_25_fu_3988_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_4_V_fu_3962_p2);

assign select_ln340_29_fu_3820_p3 = ((or_ln340_6_fu_3798_p2[0:0] === 1'b1) ? select_ln340_22_fu_3804_p3 : sub0_val_output_2_V_1_fu_3812_p3);

assign select_ln340_2_fu_4552_p3 = ((or_ln340_7_fu_4534_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_6_fu_4463_p2);

assign select_ln340_30_fu_8068_p3 = ((or_ln786_20_fu_8062_p2[0:0] === 1'b1) ? sext_ln415_4_fu_7985_p1 : 16'd32768);

assign select_ln340_31_fu_4107_p3 = ((xor_ln340_27_fu_4089_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_5_V_fu_4063_p2);

assign select_ln340_32_fu_4568_p3 = ((or_ln340_8_fu_4546_p2[0:0] === 1'b1) ? select_ln340_2_fu_4552_p3 : select_ln388_2_fu_4560_p3);

assign select_ln340_33_fu_8227_p3 = ((or_ln786_21_fu_8221_p2[0:0] === 1'b1) ? sext_ln415_5_fu_8144_p1 : 16'd32768);

assign select_ln340_34_fu_5096_p3 = ((xor_ln340_29_fu_5078_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_6_V_fu_5052_p2);

assign select_ln340_35_fu_3921_p3 = ((or_ln340_9_fu_3899_p2[0:0] === 1'b1) ? select_ln340_25_fu_3905_p3 : sub0_val_output_3_V_1_fu_3913_p3);

assign select_ln340_36_fu_8925_p3 = ((or_ln786_22_fu_8919_p2[0:0] === 1'b1) ? sext_ln415_6_fu_8842_p1 : 16'd32768);

assign select_ln340_37_fu_5197_p3 = ((xor_ln340_31_fu_5179_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_7_V_fu_5153_p2);

assign select_ln340_38_fu_4716_p3 = ((or_ln340_11_fu_4694_p2[0:0] === 1'b1) ? select_ln340_3_fu_4700_p3 : select_ln388_3_fu_4708_p3);

assign select_ln340_39_fu_9084_p3 = ((or_ln786_23_fu_9078_p2[0:0] === 1'b1) ? sext_ln415_7_fu_9001_p1 : 16'd32768);

assign select_ln340_3_fu_4700_p3 = ((or_ln340_10_fu_4682_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_9_fu_4611_p2);

assign select_ln340_40_fu_5624_p3 = ((xor_ln340_33_fu_5606_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_8_V_fu_5581_p2);

assign select_ln340_41_fu_4022_p3 = ((or_ln340_12_fu_4000_p2[0:0] === 1'b1) ? select_ln340_28_fu_4006_p3 : sub0_val_output_4_V_1_fu_4014_p3);

assign select_ln340_42_fu_9243_p3 = ((or_ln786_24_fu_9237_p2[0:0] === 1'b1) ? sext_ln415_8_fu_9160_p1 : 16'd32768);

assign select_ln340_43_fu_5723_p3 = ((xor_ln340_35_fu_5705_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_9_V_fu_5680_p2);

assign select_ln340_44_fu_4864_p3 = ((or_ln340_14_fu_4842_p2[0:0] === 1'b1) ? select_ln340_4_fu_4848_p3 : select_ln388_4_fu_4856_p3);

assign select_ln340_45_fu_9532_p3 = ((or_ln786_25_fu_9526_p2[0:0] === 1'b1) ? sext_ln415_9_fu_9449_p1 : 16'd32768);

assign select_ln340_46_fu_5824_p3 = ((xor_ln340_37_fu_5806_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_10_s_fu_5780_p2);

assign select_ln340_47_fu_4123_p3 = ((or_ln340_15_fu_4101_p2[0:0] === 1'b1) ? select_ln340_31_fu_4107_p3 : sub0_val_output_5_V_1_fu_4115_p3);

assign select_ln340_48_fu_9691_p3 = ((or_ln786_26_fu_9685_p2[0:0] === 1'b1) ? sext_ln415_10_fu_9608_p1 : 16'd32768);

assign select_ln340_49_fu_5925_p3 = ((xor_ln340_39_fu_5907_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_11_s_fu_5881_p2);

assign select_ln340_4_fu_4848_p3 = ((or_ln340_13_fu_4830_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_12_fu_4759_p2);

assign select_ln340_50_fu_5012_p3 = ((or_ln340_17_fu_4990_p2[0:0] === 1'b1) ? select_ln340_5_fu_4996_p3 : select_ln388_5_fu_5004_p3);

assign select_ln340_51_fu_9850_p3 = ((or_ln786_27_fu_9844_p2[0:0] === 1'b1) ? sext_ln415_11_fu_9767_p1 : 16'd32768);

assign select_ln340_52_fu_6026_p3 = ((xor_ln340_41_fu_6008_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_12_s_fu_5982_p2);

assign select_ln340_53_fu_5112_p3 = ((or_ln340_18_fu_5090_p2[0:0] === 1'b1) ? select_ln340_34_fu_5096_p3 : sub0_val_output_6_V_1_fu_5104_p3);

assign select_ln340_54_fu_10069_p3 = ((or_ln786_28_fu_10063_p2[0:0] === 1'b1) ? sext_ln415_12_fu_9986_p1 : 16'd32768);

assign select_ln340_55_fu_6127_p3 = ((xor_ln340_43_fu_6109_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_13_s_fu_6083_p2);

assign select_ln340_56_fu_6716_p3 = ((or_ln340_20_fu_6698_p2[0:0] === 1'b1) ? select_ln340_6_fu_6703_p3 : select_ln388_6_fu_6710_p3);

assign select_ln340_57_fu_10228_p3 = ((or_ln786_29_fu_10222_p2[0:0] === 1'b1) ? sext_ln415_13_fu_10145_p1 : 16'd32768);

assign select_ln340_58_fu_7639_p3 = ((xor_ln340_45_fu_7621_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_14_s_fu_7595_p2);

assign select_ln340_59_fu_5213_p3 = ((or_ln340_21_fu_5191_p2[0:0] === 1'b1) ? select_ln340_37_fu_5197_p3 : sub0_val_output_7_V_1_fu_5205_p3);

assign select_ln340_5_fu_4996_p3 = ((or_ln340_16_fu_4978_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_15_fu_4907_p2);

assign select_ln340_60_fu_10387_p3 = ((or_ln786_30_fu_10381_p2[0:0] === 1'b1) ? sext_ln415_14_fu_10304_p1 : 16'd32768);

assign select_ln340_61_fu_7740_p3 = ((xor_ln340_47_fu_7722_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_15_s_fu_7696_p2);

assign select_ln340_62_fu_6751_p3 = ((or_ln340_23_fu_6733_p2[0:0] === 1'b1) ? select_ln340_7_fu_6738_p3 : select_ln388_7_fu_6745_p3);

assign select_ln340_63_fu_10566_p3 = ((or_ln786_31_fu_10560_p2[0:0] === 1'b1) ? sext_ln415_15_fu_10483_p1 : 16'd32768);

assign select_ln340_64_fu_5640_p3 = ((or_ln340_24_fu_5618_p2[0:0] === 1'b1) ? select_ln340_40_fu_5624_p3 : sub0_val_output_8_V_1_fu_5632_p3);

assign select_ln340_65_fu_8309_p3 = ((or_ln340_26_fu_8291_p2[0:0] === 1'b1) ? select_ln340_8_fu_8296_p3 : select_ln388_8_fu_8303_p3);

assign select_ln340_66_fu_5739_p3 = ((or_ln340_27_fu_5717_p2[0:0] === 1'b1) ? select_ln340_43_fu_5723_p3 : sub0_val_output_9_V_1_fu_5731_p3);

assign select_ln340_67_fu_8365_p3 = ((or_ln340_29_fu_8347_p2[0:0] === 1'b1) ? select_ln340_9_fu_8352_p3 : select_ln388_9_fu_8359_p3);

assign select_ln340_68_fu_5840_p3 = ((or_ln340_30_fu_5818_p2[0:0] === 1'b1) ? select_ln340_46_fu_5824_p3 : sub0_val_output_10_1_fu_5832_p3);

assign select_ln340_69_fu_8400_p3 = ((or_ln340_32_fu_8382_p2[0:0] === 1'b1) ? select_ln340_10_fu_8387_p3 : select_ln388_10_fu_8394_p3);

assign select_ln340_6_fu_6703_p3 = ((or_ln340_19_fu_6689_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_18_reg_12853);

assign select_ln340_70_fu_5941_p3 = ((or_ln340_33_fu_5919_p2[0:0] === 1'b1) ? select_ln340_49_fu_5925_p3 : sub0_val_output_11_1_fu_5933_p3);

assign select_ln340_71_fu_8435_p3 = ((or_ln340_35_fu_8417_p2[0:0] === 1'b1) ? select_ln340_11_fu_8422_p3 : select_ln388_11_fu_8429_p3);

assign select_ln340_72_fu_6042_p3 = ((or_ln340_36_fu_6020_p2[0:0] === 1'b1) ? select_ln340_52_fu_6026_p3 : sub0_val_output_12_1_fu_6034_p3);

assign select_ln340_73_fu_8470_p3 = ((or_ln340_38_fu_8452_p2[0:0] === 1'b1) ? select_ln340_12_fu_8457_p3 : select_ln388_12_fu_8464_p3);

assign select_ln340_74_fu_6143_p3 = ((or_ln340_39_fu_6121_p2[0:0] === 1'b1) ? select_ln340_55_fu_6127_p3 : sub0_val_output_13_1_fu_6135_p3);

assign select_ln340_75_fu_8505_p3 = ((or_ln340_41_fu_8487_p2[0:0] === 1'b1) ? select_ln340_13_fu_8492_p3 : select_ln388_13_fu_8499_p3);

assign select_ln340_76_fu_7655_p3 = ((or_ln340_42_fu_7633_p2[0:0] === 1'b1) ? select_ln340_58_fu_7639_p3 : sub0_val_output_14_1_fu_7647_p3);

assign select_ln340_77_fu_9345_p3 = ((or_ln340_44_fu_9327_p2[0:0] === 1'b1) ? select_ln340_14_fu_9332_p3 : select_ln388_14_fu_9339_p3);

assign select_ln340_78_fu_7756_p3 = ((or_ln340_45_fu_7734_p2[0:0] === 1'b1) ? select_ln340_61_fu_7740_p3 : sub0_val_output_15_1_fu_7748_p3);

assign select_ln340_79_fu_9380_p3 = ((or_ln340_47_fu_9362_p2[0:0] === 1'b1) ? select_ln340_15_fu_9367_p3 : select_ln388_15_fu_9374_p3);

assign select_ln340_7_fu_6738_p3 = ((or_ln340_22_fu_6724_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_21_reg_12872);

assign select_ln340_8_fu_8296_p3 = ((or_ln340_25_fu_8282_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_24_reg_13031);

assign select_ln340_9_fu_8352_p3 = ((or_ln340_28_fu_8338_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_27_reg_13050);

assign select_ln340_fu_3602_p3 = ((xor_ln340_16_fu_3584_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_0_V_fu_3558_p2);

assign select_ln388_10_fu_8394_p3 = ((and_ln786_37_reg_13081[0:0] === 1'b1) ? 16'd32768 : add_ln703_30_reg_13069);

assign select_ln388_11_fu_8429_p3 = ((and_ln786_39_reg_13100[0:0] === 1'b1) ? 16'd32768 : add_ln703_33_reg_13088);

assign select_ln388_12_fu_8464_p3 = ((and_ln786_41_reg_13119[0:0] === 1'b1) ? 16'd32768 : add_ln703_36_reg_13107);

assign select_ln388_13_fu_8499_p3 = ((and_ln786_43_reg_13138[0:0] === 1'b1) ? 16'd32768 : add_ln703_39_reg_13126);

assign select_ln388_14_fu_9339_p3 = ((and_ln786_45_reg_13300[0:0] === 1'b1) ? 16'd32768 : add_ln703_42_reg_13288);

assign select_ln388_15_fu_9374_p3 = ((and_ln786_47_reg_13319[0:0] === 1'b1) ? 16'd32768 : add_ln703_45_reg_13307);

assign select_ln388_17_fu_4412_p3 = ((and_ln786_19_fu_4380_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_3_fu_4315_p2);

assign select_ln388_2_fu_4560_p3 = ((and_ln786_21_fu_4528_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_6_fu_4463_p2);

assign select_ln388_3_fu_4708_p3 = ((and_ln786_23_fu_4676_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_9_fu_4611_p2);

assign select_ln388_4_fu_4856_p3 = ((and_ln786_25_fu_4824_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_12_fu_4759_p2);

assign select_ln388_5_fu_5004_p3 = ((and_ln786_27_fu_4972_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_15_fu_4907_p2);

assign select_ln388_6_fu_6710_p3 = ((and_ln786_29_reg_12865[0:0] === 1'b1) ? 16'd32768 : add_ln703_18_reg_12853);

assign select_ln388_7_fu_6745_p3 = ((and_ln786_31_reg_12884[0:0] === 1'b1) ? 16'd32768 : add_ln703_21_reg_12872);

assign select_ln388_8_fu_8303_p3 = ((and_ln786_33_reg_13043[0:0] === 1'b1) ? 16'd32768 : add_ln703_24_reg_13031);

assign select_ln388_9_fu_8359_p3 = ((and_ln786_35_reg_13062[0:0] === 1'b1) ? 16'd32768 : add_ln703_27_reg_13050);

assign select_ln388_fu_4264_p3 = ((and_ln786_16_fu_4232_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_fu_4167_p2);

assign select_ln46_fu_2485_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? row_idx_fu_2381_p2 : ap_phi_mux_row_idx_0_phi_fu_1062_p4);

assign select_ln49_1_fu_2535_p3 = ((and_ln57_2_fu_2479_p2[0:0] === 1'b1) ? and_ln57_3_fu_2529_p2 : and_ln57_1_fu_2459_p2);

assign select_ln49_2_fu_2575_p3 = ((and_ln57_2_fu_2479_p2[0:0] === 1'b1) ? and_ln144_2_fu_2569_p2 : select_ln57_5_fu_2465_p3);

assign select_ln49_3_fu_2691_p3 = ((and_ln57_2_reg_11196[0:0] === 1'b1) ? or_ln138_3_fu_2686_p2 : select_ln57_6_fu_2659_p3);

assign select_ln49_4_fu_2601_p3 = ((and_ln57_2_fu_2479_p2[0:0] === 1'b1) ? col_idx_fu_2493_p2 : select_ln57_1_fu_2393_p3);

assign select_ln49_5_fu_2703_p3 = ((and_ln57_2_reg_11196[0:0] === 1'b1) ? select_ln57_10_reg_11225 : select_ln57_7_fu_2664_p3);

assign select_ln49_6_fu_2714_p3 = ((and_ln57_2_reg_11196[0:0] === 1'b1) ? add_ln174_2_fu_2709_p2 : select_ln57_8_fu_2670_p3);

assign select_ln49_7_fu_2726_p3 = ((and_ln57_2_reg_11196[0:0] === 1'b1) ? add_ln174_3_fu_2721_p2 : select_ln57_9_fu_2676_p3);

assign select_ln49_8_fu_2651_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? 11'd1 : add_ln49_1_fu_2645_p2);

assign select_ln49_fu_2505_p3 = ((or_ln49_fu_2499_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_input_ch_idx_0_phi_fu_1095_p4);

assign select_ln57_10_fu_2549_p3 = ((and_ln57_3_fu_2529_p2[0:0] === 1'b1) ? add_ln58_1_fu_2543_p2 : 9'd0);

assign select_ln57_1_fu_2393_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? 9'd0 : ap_phi_mux_col_idx_assign_phi_fu_1084_p4);

assign select_ln57_2_fu_2417_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? icmp_ln57_2_fu_2411_p2 : icmp_ln57_fu_2255_p2);

assign select_ln57_3_fu_2431_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? icmp_ln62_1_fu_2425_p2 : icmp_ln62_fu_2261_p2);

assign select_ln57_4_fu_2445_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? icmp_ln138_3_fu_2439_p2 : icmp_ln138_fu_2267_p2);

assign select_ln57_5_fu_2465_p3 = ((icmp_ln49_fu_2387_p2[0:0] === 1'b1) ? icmp_ln62_1_fu_2425_p2 : and_ln144_fu_2321_p2);

assign select_ln57_6_fu_2659_p3 = ((icmp_ln49_reg_11174[0:0] === 1'b1) ? icmp_ln62_1_reg_11187 : or_ln138_1_reg_11150);

assign select_ln57_7_fu_2664_p3 = ((icmp_ln49_reg_11174[0:0] === 1'b1) ? 9'd0 : conv_count_reg_11145);

assign select_ln57_8_fu_2670_p3 = ((icmp_ln49_reg_11174[0:0] === 1'b1) ? 9'd1 : add_ln174_reg_11155);

assign select_ln57_9_fu_2676_p3 = ((icmp_ln49_reg_11174[0:0] === 1'b1) ? 9'd2 : add_ln174_1_reg_11160);

assign select_ln98_10_fu_3502_p3 = ((icmp_ln98_fu_3362_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_5_V_1_fu_512);

assign select_ln98_11_fu_4034_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_5_2_fu_448);

assign select_ln98_12_fu_5285_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_6_V_1_fu_516);

assign select_ln98_13_fu_5023_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_6_2_fu_452);

assign select_ln98_14_fu_5419_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_7_V_1_fu_520);

assign select_ln98_15_fu_5124_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_7_2_fu_456);

assign select_ln98_16_fu_6762_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_8_V_1_fu_524);

assign select_ln98_17_fu_5553_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_8_2_fu_460);

assign select_ln98_18_fu_6896_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_9_V_1_fu_528);

assign select_ln98_19_fu_5652_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_9_2_fu_464);

assign select_ln98_1_fu_3529_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_0_2_fu_428);

assign select_ln98_20_fu_7030_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_10_s_fu_532);

assign select_ln98_21_fu_5751_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_10_2_fu_468);

assign select_ln98_22_fu_7164_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_11_s_fu_536);

assign select_ln98_23_fu_5852_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_11_2_fu_472);

assign select_ln98_24_fu_7298_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_12_s_fu_540);

assign select_ln98_25_fu_5953_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_12_2_fu_476);

assign select_ln98_26_fu_7432_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_13_s_fu_544);

assign select_ln98_27_fu_6054_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_13_2_fu_480);

assign select_ln98_28_fu_8516_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_14_s_fu_548);

assign select_ln98_29_fu_7566_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_14_2_fu_484);

assign select_ln98_2_fu_3394_p3 = ((icmp_ln98_fu_3362_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_1_V_1_fu_496);

assign select_ln98_30_fu_8650_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub1_val_output_15_s_fu_552);

assign select_ln98_31_fu_7667_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_15_2_fu_488);

assign select_ln98_3_fu_3630_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_1_2_fu_432);

assign select_ln98_4_fu_3421_p3 = ((icmp_ln98_fu_3362_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_2_V_1_fu_500);

assign select_ln98_5_fu_3731_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_2_2_fu_436);

assign select_ln98_6_fu_3448_p3 = ((icmp_ln98_fu_3362_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_3_V_1_fu_504);

assign select_ln98_7_fu_3832_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_3_2_fu_440);

assign select_ln98_8_fu_3475_p3 = ((icmp_ln98_fu_3362_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_4_V_1_fu_508);

assign select_ln98_9_fu_3933_p3 = ((icmp_ln98_reg_12610[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_4_2_fu_444);

assign select_ln98_fu_3367_p3 = ((icmp_ln98_fu_3362_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_0_V_1_fu_492);

assign sext_ln104_1_fu_3235_p1 = $signed(add_ln104_6_reg_12510);

assign sext_ln104_2_fu_3319_p1 = $signed(add_ln104_11_reg_12570);

assign sext_ln104_fu_3162_p1 = $signed(or_ln_fu_3154_p3);

assign sext_ln106_1_fu_3355_p1 = $signed(add_ln106_13_reg_12605);

assign sext_ln106_fu_3323_p1 = $signed(add_ln106_7_reg_12575);

assign sext_ln174_1_fu_2859_p1 = $signed(add_ln174_5_fu_2854_p2);

assign sext_ln174_fu_2846_p1 = $signed(add_ln174_4_fu_2841_p2);

assign sext_ln203_fu_2818_p1 = $signed(add_ln203_fu_2813_p2);

assign sext_ln415_10_fu_9608_p1 = add_ln415_10_fu_9602_p2;

assign sext_ln415_11_fu_9767_p1 = add_ln415_11_fu_9761_p2;

assign sext_ln415_12_fu_9986_p1 = add_ln415_12_fu_9980_p2;

assign sext_ln415_13_fu_10145_p1 = add_ln415_13_fu_10139_p2;

assign sext_ln415_14_fu_10304_p1 = add_ln415_14_fu_10298_p2;

assign sext_ln415_15_fu_10483_p1 = add_ln415_15_fu_10477_p2;

assign sext_ln415_1_fu_6372_p1 = add_ln415_1_fu_6366_p2;

assign sext_ln415_2_fu_6531_p1 = add_ln415_2_fu_6525_p2;

assign sext_ln415_3_fu_7826_p1 = add_ln415_3_fu_7820_p2;

assign sext_ln415_4_fu_7985_p1 = add_ln415_4_fu_7979_p2;

assign sext_ln415_5_fu_8144_p1 = add_ln415_5_fu_8138_p2;

assign sext_ln415_6_fu_8842_p1 = add_ln415_6_fu_8836_p2;

assign sext_ln415_7_fu_9001_p1 = add_ln415_7_fu_8995_p2;

assign sext_ln415_8_fu_9160_p1 = add_ln415_8_fu_9154_p2;

assign sext_ln415_9_fu_9449_p1 = add_ln415_9_fu_9443_p2;

assign sext_ln415_fu_6213_p1 = add_ln415_fu_6207_p2;

assign sext_ln703_10_fu_3738_p1 = select_ln98_5_fu_3731_p3;

assign sext_ln703_11_fu_3742_p0 = grp_window_macc_fu_1164_ap_return;

assign sext_ln703_11_fu_3742_p1 = sext_ln703_11_fu_3742_p0;

assign sext_ln703_12_fu_4428_p1 = select_ln340_29_reg_12688;

assign sext_ln703_13_fu_4431_p1 = select_ln98_4_reg_12652;

assign sext_ln703_14_fu_4440_p1 = $signed(add_ln1192_9_fu_4434_p2);

assign sext_ln703_15_fu_3839_p1 = select_ln98_7_fu_3832_p3;

assign sext_ln703_16_fu_3843_p0 = grp_window_macc_fu_1180_ap_return;

assign sext_ln703_16_fu_3843_p1 = sext_ln703_16_fu_3843_p0;

assign sext_ln703_17_fu_4576_p1 = select_ln340_35_reg_12694;

assign sext_ln703_18_fu_4579_p1 = select_ln98_6_reg_12658;

assign sext_ln703_19_fu_4588_p1 = $signed(add_ln1192_13_fu_4582_p2);

assign sext_ln703_1_fu_3540_p0 = grp_window_macc_fu_1132_ap_return;

assign sext_ln703_1_fu_3540_p1 = sext_ln703_1_fu_3540_p0;

assign sext_ln703_20_fu_3940_p1 = select_ln98_9_fu_3933_p3;

assign sext_ln703_21_fu_3944_p0 = grp_window_macc_fu_1196_ap_return;

assign sext_ln703_21_fu_3944_p1 = sext_ln703_21_fu_3944_p0;

assign sext_ln703_22_fu_4724_p1 = select_ln340_41_reg_12700;

assign sext_ln703_23_fu_4727_p1 = select_ln98_8_reg_12664;

assign sext_ln703_24_fu_4736_p1 = $signed(add_ln1192_17_fu_4730_p2);

assign sext_ln703_25_fu_4041_p1 = select_ln98_11_fu_4034_p3;

assign sext_ln703_26_fu_4045_p0 = grp_window_macc_fu_1212_ap_return;

assign sext_ln703_26_fu_4045_p1 = sext_ln703_26_fu_4045_p0;

assign sext_ln703_27_fu_4872_p1 = select_ln340_47_reg_12706;

assign sext_ln703_28_fu_4875_p1 = select_ln98_10_reg_12670;

assign sext_ln703_29_fu_4884_p1 = $signed(add_ln1192_21_fu_4878_p2);

assign sext_ln703_2_fu_4132_p1 = select_ln340_16_reg_12676;

assign sext_ln703_30_fu_5030_p1 = select_ln98_13_fu_5023_p3;

assign sext_ln703_31_fu_5034_p0 = grp_window_macc_fu_1132_ap_return;

assign sext_ln703_31_fu_5034_p1 = sext_ln703_31_fu_5034_p0;

assign sext_ln703_32_fu_5303_p1 = select_ln340_53_reg_12754;

assign sext_ln703_33_fu_5306_p1 = select_ln98_12_fu_5285_p3;

assign sext_ln703_34_fu_5316_p1 = $signed(add_ln1192_25_fu_5310_p2);

assign sext_ln703_35_fu_5131_p1 = select_ln98_15_fu_5124_p3;

assign sext_ln703_36_fu_5135_p0 = grp_window_macc_fu_1148_ap_return;

assign sext_ln703_36_fu_5135_p1 = sext_ln703_36_fu_5135_p0;

assign sext_ln703_37_fu_5437_p1 = select_ln340_59_reg_12760;

assign sext_ln703_38_fu_5440_p1 = select_ln98_14_fu_5419_p3;

assign sext_ln703_39_fu_5450_p1 = $signed(add_ln1192_29_fu_5444_p2);

assign sext_ln703_3_fu_4135_p1 = select_ln98_reg_12640;

assign sext_ln703_40_fu_5560_p1 = select_ln98_17_fu_5553_p3;

assign sext_ln703_41_fu_5564_p1 = tmp_31_reg_12766;

assign sext_ln703_42_fu_6780_p1 = select_ln340_64_reg_12891;

assign sext_ln703_43_fu_6783_p1 = select_ln98_16_fu_6762_p3;

assign sext_ln703_44_fu_6793_p1 = $signed(add_ln1192_33_fu_6787_p2);

assign sext_ln703_45_fu_5659_p1 = select_ln98_19_fu_5652_p3;

assign sext_ln703_46_fu_5663_p1 = tmp_33_reg_12772;

assign sext_ln703_47_fu_6914_p1 = select_ln340_66_reg_12897;

assign sext_ln703_48_fu_6917_p1 = select_ln98_18_fu_6896_p3;

assign sext_ln703_49_fu_6927_p1 = $signed(add_ln1192_37_fu_6921_p2);

assign sext_ln703_4_fu_4144_p1 = $signed(add_ln1192_1_fu_4138_p2);

assign sext_ln703_50_fu_5758_p1 = select_ln98_21_fu_5751_p3;

assign sext_ln703_51_fu_5762_p1 = reg_2231;

assign sext_ln703_52_fu_7048_p1 = select_ln340_68_reg_12903;

assign sext_ln703_53_fu_7051_p1 = select_ln98_20_fu_7030_p3;

assign sext_ln703_54_fu_7061_p1 = $signed(add_ln1192_41_fu_7055_p2);

assign sext_ln703_55_fu_5859_p1 = select_ln98_23_fu_5852_p3;

assign sext_ln703_56_fu_5863_p1 = reg_2235;

assign sext_ln703_57_fu_7182_p1 = select_ln340_70_reg_12909;

assign sext_ln703_58_fu_7185_p1 = select_ln98_22_fu_7164_p3;

assign sext_ln703_59_fu_7195_p1 = $signed(add_ln1192_45_fu_7189_p2);

assign sext_ln703_5_fu_3637_p1 = select_ln98_3_fu_3630_p3;

assign sext_ln703_60_fu_5960_p1 = select_ln98_25_fu_5953_p3;

assign sext_ln703_61_fu_5964_p0 = grp_window_macc_fu_1164_ap_return;

assign sext_ln703_61_fu_5964_p1 = sext_ln703_61_fu_5964_p0;

assign sext_ln703_62_fu_7316_p1 = select_ln340_72_reg_12915;

assign sext_ln703_63_fu_7319_p1 = select_ln98_24_fu_7298_p3;

assign sext_ln703_64_fu_7329_p1 = $signed(add_ln1192_49_fu_7323_p2);

assign sext_ln703_65_fu_6061_p1 = select_ln98_27_fu_6054_p3;

assign sext_ln703_66_fu_6065_p0 = grp_window_macc_fu_1180_ap_return;

assign sext_ln703_66_fu_6065_p1 = sext_ln703_66_fu_6065_p0;

assign sext_ln703_67_fu_7450_p1 = select_ln340_74_reg_12921;

assign sext_ln703_68_fu_7453_p1 = select_ln98_26_fu_7432_p3;

assign sext_ln703_69_fu_7463_p1 = $signed(add_ln1192_53_fu_7457_p2);

assign sext_ln703_6_fu_3641_p0 = grp_window_macc_fu_1148_ap_return;

assign sext_ln703_6_fu_3641_p1 = sext_ln703_6_fu_3641_p0;

assign sext_ln703_70_fu_7573_p1 = select_ln98_29_fu_7566_p3;

assign sext_ln703_71_fu_7577_p1 = reg_2231;

assign sext_ln703_72_fu_8534_p1 = select_ln340_76_reg_13145;

assign sext_ln703_73_fu_8537_p1 = select_ln98_28_fu_8516_p3;

assign sext_ln703_74_fu_8547_p1 = $signed(add_ln1192_57_fu_8541_p2);

assign sext_ln703_75_fu_7674_p1 = select_ln98_31_fu_7667_p3;

assign sext_ln703_76_fu_7678_p1 = reg_2235;

assign sext_ln703_77_fu_8668_p1 = select_ln340_78_reg_13151;

assign sext_ln703_78_fu_8671_p1 = select_ln98_30_fu_8650_p3;

assign sext_ln703_79_fu_8681_p1 = $signed(add_ln1192_61_fu_8675_p2);

assign sext_ln703_7_fu_4280_p1 = select_ln340_23_reg_12682;

assign sext_ln703_8_fu_4283_p1 = select_ln98_2_reg_12646;

assign sext_ln703_9_fu_4292_p1 = $signed(add_ln1192_5_fu_4286_p2);

assign sext_ln703_fu_3536_p1 = select_ln98_1_fu_3529_p3;

assign sext_ln718_10_fu_9563_p1 = $signed(trunc_ln708_9_fu_9554_p4);

assign sext_ln718_11_fu_9722_p1 = $signed(trunc_ln708_10_fu_9713_p4);

assign sext_ln718_12_fu_9941_p1 = $signed(trunc_ln708_11_fu_9932_p4);

assign sext_ln718_13_fu_10100_p1 = $signed(trunc_ln708_12_fu_10091_p4);

assign sext_ln718_14_fu_10259_p1 = $signed(trunc_ln708_13_fu_10250_p4);

assign sext_ln718_15_fu_10438_p1 = $signed(trunc_ln708_14_fu_10429_p4);

assign sext_ln718_1_fu_6327_p1 = $signed(trunc_ln2_fu_6318_p4);

assign sext_ln718_2_fu_6486_p1 = $signed(trunc_ln708_1_fu_6477_p4);

assign sext_ln718_3_fu_7781_p1 = $signed(trunc_ln708_2_fu_7772_p4);

assign sext_ln718_4_fu_7940_p1 = $signed(trunc_ln708_3_fu_7931_p4);

assign sext_ln718_5_fu_8099_p1 = $signed(trunc_ln708_4_fu_8090_p4);

assign sext_ln718_6_fu_8797_p1 = $signed(trunc_ln708_5_fu_8788_p4);

assign sext_ln718_7_fu_8956_p1 = $signed(trunc_ln708_6_fu_8947_p4);

assign sext_ln718_8_fu_9115_p1 = $signed(trunc_ln708_7_fu_9106_p4);

assign sext_ln718_9_fu_9404_p1 = $signed(trunc_ln708_8_fu_9395_p4);

assign sext_ln718_fu_6168_p1 = $signed(trunc_ln708_s_fu_6159_p4);

assign shl_ln104_fu_2990_p2 = select_ln49_reg_11209 << 2'd1;

assign sub0_val_output_0_V_1_fu_3610_p3 = ((and_ln786_fu_3578_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_0_V_fu_3558_p2);

assign sub0_val_output_0_V_fu_3558_p0 = grp_window_macc_fu_1132_ap_return;

assign sub0_val_output_0_V_fu_3558_p2 = ($signed(sub0_val_output_0_V_fu_3558_p0) + $signed(select_ln98_1_fu_3529_p3));

assign sub0_val_output_10_1_fu_5832_p3 = ((and_ln786_36_fu_5800_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_10_s_fu_5780_p2);

assign sub0_val_output_10_s_fu_5780_p2 = ($signed(select_ln98_21_fu_5751_p3) + $signed(reg_2231));

assign sub0_val_output_11_1_fu_5933_p3 = ((and_ln786_38_fu_5901_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_11_s_fu_5881_p2);

assign sub0_val_output_11_s_fu_5881_p2 = ($signed(select_ln98_23_fu_5852_p3) + $signed(reg_2235));

assign sub0_val_output_12_1_fu_6034_p3 = ((and_ln786_40_fu_6002_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_12_s_fu_5982_p2);

assign sub0_val_output_12_s_fu_5982_p1 = grp_window_macc_fu_1164_ap_return;

assign sub0_val_output_12_s_fu_5982_p2 = ($signed(select_ln98_25_fu_5953_p3) + $signed(sub0_val_output_12_s_fu_5982_p1));

assign sub0_val_output_13_1_fu_6135_p3 = ((and_ln786_42_fu_6103_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_13_s_fu_6083_p2);

assign sub0_val_output_13_s_fu_6083_p1 = grp_window_macc_fu_1180_ap_return;

assign sub0_val_output_13_s_fu_6083_p2 = ($signed(select_ln98_27_fu_6054_p3) + $signed(sub0_val_output_13_s_fu_6083_p1));

assign sub0_val_output_14_1_fu_7647_p3 = ((and_ln786_44_fu_7615_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_14_s_fu_7595_p2);

assign sub0_val_output_14_s_fu_7595_p2 = ($signed(select_ln98_29_fu_7566_p3) + $signed(reg_2231));

assign sub0_val_output_15_1_fu_7748_p3 = ((and_ln786_46_fu_7716_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_15_s_fu_7696_p2);

assign sub0_val_output_15_s_fu_7696_p2 = ($signed(select_ln98_31_fu_7667_p3) + $signed(reg_2235));

assign sub0_val_output_1_V_1_fu_3711_p3 = ((and_ln786_18_fu_3679_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_1_V_fu_3659_p2);

assign sub0_val_output_1_V_fu_3659_p1 = grp_window_macc_fu_1148_ap_return;

assign sub0_val_output_1_V_fu_3659_p2 = ($signed(select_ln98_3_fu_3630_p3) + $signed(sub0_val_output_1_V_fu_3659_p1));

assign sub0_val_output_2_V_1_fu_3812_p3 = ((and_ln786_20_fu_3780_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_2_V_fu_3760_p2);

assign sub0_val_output_2_V_fu_3760_p1 = grp_window_macc_fu_1164_ap_return;

assign sub0_val_output_2_V_fu_3760_p2 = ($signed(select_ln98_5_fu_3731_p3) + $signed(sub0_val_output_2_V_fu_3760_p1));

assign sub0_val_output_3_V_1_fu_3913_p3 = ((and_ln786_22_fu_3881_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_3_V_fu_3861_p2);

assign sub0_val_output_3_V_fu_3861_p1 = grp_window_macc_fu_1180_ap_return;

assign sub0_val_output_3_V_fu_3861_p2 = ($signed(select_ln98_7_fu_3832_p3) + $signed(sub0_val_output_3_V_fu_3861_p1));

assign sub0_val_output_4_V_1_fu_4014_p3 = ((and_ln786_24_fu_3982_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_4_V_fu_3962_p2);

assign sub0_val_output_4_V_fu_3962_p1 = grp_window_macc_fu_1196_ap_return;

assign sub0_val_output_4_V_fu_3962_p2 = ($signed(select_ln98_9_fu_3933_p3) + $signed(sub0_val_output_4_V_fu_3962_p1));

assign sub0_val_output_5_V_1_fu_4115_p3 = ((and_ln786_26_fu_4083_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_5_V_fu_4063_p2);

assign sub0_val_output_5_V_fu_4063_p1 = grp_window_macc_fu_1212_ap_return;

assign sub0_val_output_5_V_fu_4063_p2 = ($signed(select_ln98_11_fu_4034_p3) + $signed(sub0_val_output_5_V_fu_4063_p1));

assign sub0_val_output_6_V_1_fu_5104_p3 = ((and_ln786_28_fu_5072_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_6_V_fu_5052_p2);

assign sub0_val_output_6_V_fu_5052_p1 = grp_window_macc_fu_1132_ap_return;

assign sub0_val_output_6_V_fu_5052_p2 = ($signed(select_ln98_13_fu_5023_p3) + $signed(sub0_val_output_6_V_fu_5052_p1));

assign sub0_val_output_7_V_1_fu_5205_p3 = ((and_ln786_30_fu_5173_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_7_V_fu_5153_p2);

assign sub0_val_output_7_V_fu_5153_p1 = grp_window_macc_fu_1148_ap_return;

assign sub0_val_output_7_V_fu_5153_p2 = ($signed(select_ln98_15_fu_5124_p3) + $signed(sub0_val_output_7_V_fu_5153_p1));

assign sub0_val_output_8_V_1_fu_5632_p3 = ((and_ln786_32_fu_5600_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_8_V_fu_5581_p2);

assign sub0_val_output_8_V_fu_5581_p2 = ($signed(select_ln98_17_fu_5553_p3) + $signed(tmp_31_reg_12766));

assign sub0_val_output_9_V_1_fu_5731_p3 = ((and_ln786_34_fu_5699_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_9_V_fu_5680_p2);

assign sub0_val_output_9_V_fu_5680_p2 = ($signed(select_ln98_19_fu_5652_p3) + $signed(tmp_33_reg_12772));

assign sub1_val_output_0_V_fu_3375_p2 = ($signed(select_ln98_fu_3367_p3) + $signed(grp_window_macc_fu_1132_ap_return));

assign sub1_val_output_10_1_fu_7037_p2 = ($signed(select_ln98_20_fu_7030_p3) + $signed(grp_window_macc_fu_1164_ap_return));

assign sub1_val_output_11_1_fu_7171_p2 = ($signed(select_ln98_22_fu_7164_p3) + $signed(grp_window_macc_fu_1180_ap_return));

assign sub1_val_output_12_1_fu_7305_p2 = ($signed(select_ln98_24_fu_7298_p3) + $signed(grp_window_macc_fu_1196_ap_return));

assign sub1_val_output_13_1_fu_7439_p2 = ($signed(select_ln98_26_fu_7432_p3) + $signed(grp_window_macc_fu_1212_ap_return));

assign sub1_val_output_14_1_fu_8523_p2 = ($signed(select_ln98_28_fu_8516_p3) + $signed(grp_window_macc_fu_1132_ap_return));

assign sub1_val_output_15_1_fu_8657_p2 = ($signed(select_ln98_30_fu_8650_p3) + $signed(grp_window_macc_fu_1148_ap_return));

assign sub1_val_output_1_V_fu_3402_p2 = ($signed(select_ln98_2_fu_3394_p3) + $signed(grp_window_macc_fu_1148_ap_return));

assign sub1_val_output_2_V_fu_3429_p2 = ($signed(select_ln98_4_fu_3421_p3) + $signed(grp_window_macc_fu_1164_ap_return));

assign sub1_val_output_3_V_fu_3456_p2 = ($signed(select_ln98_6_fu_3448_p3) + $signed(grp_window_macc_fu_1180_ap_return));

assign sub1_val_output_4_V_fu_3483_p2 = ($signed(select_ln98_8_fu_3475_p3) + $signed(grp_window_macc_fu_1196_ap_return));

assign sub1_val_output_5_V_fu_3510_p2 = ($signed(select_ln98_10_fu_3502_p3) + $signed(grp_window_macc_fu_1212_ap_return));

assign sub1_val_output_6_V_fu_5292_p2 = ($signed(select_ln98_12_fu_5285_p3) + $signed(grp_window_macc_fu_1132_ap_return));

assign sub1_val_output_7_V_fu_5426_p2 = ($signed(select_ln98_14_fu_5419_p3) + $signed(grp_window_macc_fu_1148_ap_return));

assign sub1_val_output_8_V_fu_6769_p2 = ($signed(select_ln98_16_fu_6762_p3) + $signed(grp_window_macc_fu_1132_ap_return));

assign sub1_val_output_9_V_fu_6903_p2 = ($signed(select_ln98_18_fu_6896_p3) + $signed(grp_window_macc_fu_1148_ap_return));

assign tmp1_nbwritereq_fu_610_p3 = out_stream_group_0_s_full_n;

assign tmp_100_fu_3968_p3 = sub0_val_output_4_V_fu_3962_p2[32'd15];

assign tmp_101_fu_4746_p3 = add_ln1192_18_fu_4740_p2[32'd17];

assign tmp_102_fu_4764_p3 = add_ln703_12_fu_4759_p2[32'd15];

assign tmp_103_fu_7924_p3 = select_ln340_44_reg_12740[32'd15];

assign tmp_104_fu_7944_p3 = mul_ln1118_4_reg_12967[32'd8];

assign tmp_106_fu_7962_p3 = mul_ln1118_4_reg_12967[32'd7];

assign tmp_107_fu_7989_p3 = add_ln415_4_fu_7979_p2[32'd14];

assign tmp_108_fu_8008_p3 = add_ln415_4_fu_7979_p2[32'd14];

assign tmp_10_nbwritereq_fu_753_p3 = out_stream_group_11_full_n;

assign tmp_110_fu_8016_p3 = mul_ln1118_4_reg_12967[32'd20];

assign tmp_111_fu_4055_p3 = add_ln1192_20_fu_4049_p2[32'd16];

assign tmp_112_fu_4069_p3 = sub0_val_output_5_V_fu_4063_p2[32'd15];

assign tmp_113_fu_4894_p3 = add_ln1192_22_fu_4888_p2[32'd17];

assign tmp_114_fu_4912_p3 = add_ln703_15_fu_4907_p2[32'd15];

assign tmp_115_fu_8083_p3 = select_ln340_50_reg_12747[32'd15];

assign tmp_116_fu_8103_p3 = mul_ln1118_5_reg_12992[32'd8];

assign tmp_118_fu_8121_p3 = mul_ln1118_5_reg_12992[32'd7];

assign tmp_119_fu_8148_p3 = add_ln415_5_fu_8138_p2[32'd14];

assign tmp_11_nbwritereq_fu_766_p3 = out_stream_group_12_full_n;

assign tmp_120_fu_8167_p3 = add_ln415_5_fu_8138_p2[32'd14];

assign tmp_122_fu_8175_p3 = mul_ln1118_5_reg_12992[32'd20];

assign tmp_123_fu_5044_p3 = add_ln1192_24_fu_5038_p2[32'd16];

assign tmp_124_fu_5058_p3 = sub0_val_output_6_V_fu_5052_p2[32'd15];

assign tmp_125_fu_5326_p3 = add_ln1192_26_fu_5320_p2[32'd17];

assign tmp_126_fu_5345_p3 = add_ln703_18_fu_5340_p2[32'd15];

assign tmp_127_fu_8781_p3 = select_ln340_56_reg_13017[32'd15];

assign tmp_128_fu_8801_p3 = mul_ln1118_6_reg_13172[32'd8];

assign tmp_12_nbwritereq_fu_779_p3 = out_stream_group_13_full_n;

assign tmp_130_fu_8819_p3 = mul_ln1118_6_reg_13172[32'd7];

assign tmp_131_fu_8846_p3 = add_ln415_6_fu_8836_p2[32'd14];

assign tmp_132_fu_8865_p3 = add_ln415_6_fu_8836_p2[32'd14];

assign tmp_134_fu_8873_p3 = mul_ln1118_6_reg_13172[32'd20];

assign tmp_135_fu_5145_p3 = add_ln1192_28_fu_5139_p2[32'd16];

assign tmp_136_fu_5159_p3 = sub0_val_output_7_V_fu_5153_p2[32'd15];

assign tmp_137_fu_5460_p3 = add_ln1192_30_fu_5454_p2[32'd17];

assign tmp_138_fu_5479_p3 = add_ln703_21_fu_5474_p2[32'd15];

assign tmp_139_fu_8940_p3 = select_ln340_62_reg_13024[32'd15];

assign tmp_13_nbwritereq_fu_792_p3 = out_stream_group_14_full_n;

assign tmp_140_fu_8960_p3 = mul_ln1118_7_reg_13197[32'd8];

assign tmp_142_fu_8978_p3 = mul_ln1118_7_reg_13197[32'd7];

assign tmp_143_fu_9005_p3 = add_ln415_7_fu_8995_p2[32'd14];

assign tmp_144_fu_9024_p3 = add_ln415_7_fu_8995_p2[32'd14];

assign tmp_146_fu_9032_p3 = mul_ln1118_7_reg_13197[32'd20];

assign tmp_147_fu_5573_p3 = add_ln1192_32_fu_5567_p2[32'd16];

assign tmp_148_fu_5586_p3 = sub0_val_output_8_V_fu_5581_p2[32'd15];

assign tmp_149_fu_6803_p3 = add_ln1192_34_fu_6797_p2[32'd17];

assign tmp_14_nbwritereq_fu_805_p3 = out_stream_group_15_full_n;

assign tmp_150_fu_6822_p3 = add_ln703_24_fu_6817_p2[32'd15];

assign tmp_151_fu_9099_p3 = select_ln340_65_reg_13222[32'd15];

assign tmp_152_fu_9119_p3 = mul_ln1118_8_reg_13228[32'd8];

assign tmp_154_fu_9137_p3 = mul_ln1118_8_reg_13228[32'd7];

assign tmp_155_fu_9164_p3 = add_ln415_8_fu_9154_p2[32'd14];

assign tmp_156_fu_9183_p3 = add_ln415_8_fu_9154_p2[32'd14];

assign tmp_158_fu_9191_p3 = mul_ln1118_8_reg_13228[32'd20];

assign tmp_159_fu_5672_p3 = add_ln1192_36_fu_5666_p2[32'd16];

assign tmp_160_fu_5685_p3 = sub0_val_output_9_V_fu_5680_p2[32'd15];

assign tmp_161_fu_6937_p3 = add_ln1192_38_fu_6931_p2[32'd17];

assign tmp_162_fu_6956_p3 = add_ln703_27_fu_6951_p2[32'd15];

assign tmp_163_fu_9388_p3 = select_ln340_67_reg_13253[32'd15];

assign tmp_164_fu_9408_p3 = mul_ln1118_9_reg_13341[32'd8];

assign tmp_166_fu_9426_p3 = mul_ln1118_9_reg_13341[32'd7];

assign tmp_167_fu_9453_p3 = add_ln415_9_fu_9443_p2[32'd14];

assign tmp_168_fu_9472_p3 = add_ln415_9_fu_9443_p2[32'd14];

assign tmp_170_fu_9480_p3 = mul_ln1118_9_reg_13341[32'd20];

assign tmp_171_fu_5772_p3 = add_ln1192_40_fu_5766_p2[32'd16];

assign tmp_172_fu_5786_p3 = sub0_val_output_10_s_fu_5780_p2[32'd15];

assign tmp_173_fu_7071_p3 = add_ln1192_42_fu_7065_p2[32'd17];

assign tmp_174_fu_7090_p3 = add_ln703_30_fu_7085_p2[32'd15];

assign tmp_175_fu_9547_p3 = select_ln340_69_reg_13260[32'd15];

assign tmp_176_fu_9567_p3 = mul_ln1118_10_reg_13366[32'd8];

assign tmp_178_fu_9585_p3 = mul_ln1118_10_reg_13366[32'd7];

assign tmp_179_fu_9612_p3 = add_ln415_10_fu_9602_p2[32'd14];

assign tmp_180_fu_9631_p3 = add_ln415_10_fu_9602_p2[32'd14];

assign tmp_182_fu_9639_p3 = mul_ln1118_10_reg_13366[32'd20];

assign tmp_183_fu_5873_p3 = add_ln1192_44_fu_5867_p2[32'd16];

assign tmp_184_fu_5887_p3 = sub0_val_output_11_s_fu_5881_p2[32'd15];

assign tmp_185_fu_7205_p3 = add_ln1192_46_fu_7199_p2[32'd17];

assign tmp_186_fu_7224_p3 = add_ln703_33_fu_7219_p2[32'd15];

assign tmp_187_fu_9706_p3 = select_ln340_71_reg_13267[32'd15];

assign tmp_188_fu_9726_p3 = mul_ln1118_11_reg_13391[32'd8];

assign tmp_190_fu_9744_p3 = mul_ln1118_11_reg_13391[32'd7];

assign tmp_191_fu_9771_p3 = add_ln415_11_fu_9761_p2[32'd14];

assign tmp_192_fu_9790_p3 = add_ln415_11_fu_9761_p2[32'd14];

assign tmp_194_fu_9798_p3 = mul_ln1118_11_reg_13391[32'd20];

assign tmp_195_fu_5974_p3 = add_ln1192_48_fu_5968_p2[32'd16];

assign tmp_196_fu_5988_p3 = sub0_val_output_12_s_fu_5982_p2[32'd15];

assign tmp_197_fu_7339_p3 = add_ln1192_50_fu_7333_p2[32'd17];

assign tmp_198_fu_7358_p3 = add_ln703_36_fu_7353_p2[32'd15];

assign tmp_199_fu_9925_p3 = select_ln340_73_reg_13274[32'd15];

assign tmp_1_nbwritereq_fu_623_p3 = out_stream_group_1_s_full_n;

assign tmp_200_fu_9945_p3 = mul_ln1118_12_reg_13445[32'd8];

assign tmp_202_fu_9963_p3 = mul_ln1118_12_reg_13445[32'd7];

assign tmp_203_fu_9990_p3 = add_ln415_12_fu_9980_p2[32'd14];

assign tmp_204_fu_10009_p3 = add_ln415_12_fu_9980_p2[32'd14];

assign tmp_206_fu_10017_p3 = mul_ln1118_12_reg_13445[32'd20];

assign tmp_207_fu_6075_p3 = add_ln1192_52_fu_6069_p2[32'd16];

assign tmp_208_fu_6089_p3 = sub0_val_output_13_s_fu_6083_p2[32'd15];

assign tmp_209_fu_7473_p3 = add_ln1192_54_fu_7467_p2[32'd17];

assign tmp_210_fu_7492_p3 = add_ln703_39_fu_7487_p2[32'd15];

assign tmp_211_fu_10084_p3 = select_ln340_75_reg_13281[32'd15];

assign tmp_212_fu_10104_p3 = mul_ln1118_13_reg_13470[32'd8];

assign tmp_214_fu_10122_p3 = mul_ln1118_13_reg_13470[32'd7];

assign tmp_215_fu_10149_p3 = add_ln415_13_fu_10139_p2[32'd14];

assign tmp_216_fu_10168_p3 = add_ln415_13_fu_10139_p2[32'd14];

assign tmp_218_fu_10176_p3 = mul_ln1118_13_reg_13470[32'd20];

assign tmp_219_fu_7587_p3 = add_ln1192_56_fu_7581_p2[32'd16];

assign tmp_220_fu_7601_p3 = sub0_val_output_14_s_fu_7595_p2[32'd15];

assign tmp_221_fu_8557_p3 = add_ln1192_58_fu_8551_p2[32'd17];

assign tmp_222_fu_8576_p3 = add_ln703_42_fu_8571_p2[32'd15];

assign tmp_223_fu_10243_p3 = select_ln340_77_reg_13416[32'd15];

assign tmp_224_fu_10263_p3 = mul_ln1118_14_reg_13495[32'd8];

assign tmp_226_fu_10281_p3 = mul_ln1118_14_reg_13495[32'd7];

assign tmp_227_fu_10308_p3 = add_ln415_14_fu_10298_p2[32'd14];

assign tmp_228_fu_10327_p3 = add_ln415_14_fu_10298_p2[32'd14];

assign tmp_230_fu_10335_p3 = mul_ln1118_14_reg_13495[32'd20];

assign tmp_231_fu_7688_p3 = add_ln1192_60_fu_7682_p2[32'd16];

assign tmp_232_fu_7702_p3 = sub0_val_output_15_s_fu_7696_p2[32'd15];

assign tmp_233_fu_8691_p3 = add_ln1192_62_fu_8685_p2[32'd17];

assign tmp_234_fu_8710_p3 = add_ln703_45_fu_8705_p2[32'd15];

assign tmp_235_fu_10422_p3 = select_ln340_79_reg_13423[32'd15];

assign tmp_236_fu_10442_p3 = mul_ln1118_15_reg_13535[32'd8];

assign tmp_238_fu_10460_p3 = mul_ln1118_15_reg_13535[32'd7];

assign tmp_239_fu_10487_p3 = add_ln415_15_fu_10477_p2[32'd14];

assign tmp_240_fu_10506_p3 = add_ln415_15_fu_10477_p2[32'd14];

assign tmp_242_fu_10514_p3 = mul_ln1118_15_reg_13535[32'd20];

assign tmp_2_nbwritereq_fu_636_p3 = out_stream_group_2_s_full_n;

assign tmp_3_nbwritereq_fu_649_p3 = out_stream_group_3_s_full_n;

assign tmp_47_fu_2245_p4 = {{ap_phi_mux_row_idx_0_phi_fu_1062_p4[8:1]}};

assign tmp_48_fu_2273_p4 = {{ap_phi_mux_col_idx_assign_phi_fu_1084_p4[8:1]}};

assign tmp_49_fu_2401_p4 = {{row_idx_fu_2381_p2[8:1]}};

assign tmp_4_nbwritereq_fu_662_p3 = out_stream_group_4_s_full_n;

assign tmp_50_fu_2513_p4 = {{col_idx_fu_2493_p2[8:1]}};

assign tmp_51_fu_3550_p3 = add_ln1192_fu_3544_p2[32'd16];

assign tmp_52_fu_3564_p3 = sub0_val_output_0_V_fu_3558_p2[32'd15];

assign tmp_53_fu_4154_p3 = add_ln1192_2_fu_4148_p2[32'd17];

assign tmp_54_fu_4172_p3 = add_ln703_fu_4167_p2[32'd15];

assign tmp_55_fu_6152_p3 = select_ln340_20_reg_12712[32'd15];

assign tmp_56_fu_6172_p3 = mul_ln1118_reg_12778[32'd8];

assign tmp_58_fu_6190_p3 = mul_ln1118_reg_12778[32'd7];

assign tmp_59_fu_6217_p3 = add_ln415_fu_6207_p2[32'd14];

assign tmp_5_nbwritereq_fu_675_p3 = out_stream_group_5_s_full_n;

assign tmp_60_fu_6236_p3 = add_ln415_fu_6207_p2[32'd14];

assign tmp_62_fu_6244_p3 = mul_ln1118_reg_12778[32'd20];

assign tmp_63_fu_3651_p3 = add_ln1192_4_fu_3645_p2[32'd16];

assign tmp_64_fu_3665_p3 = sub0_val_output_1_V_fu_3659_p2[32'd15];

assign tmp_65_fu_4302_p3 = add_ln1192_6_fu_4296_p2[32'd17];

assign tmp_66_fu_4320_p3 = add_ln703_3_fu_4315_p2[32'd15];

assign tmp_67_fu_6311_p3 = select_ln340_26_reg_12719[32'd15];

assign tmp_68_fu_6331_p3 = mul_ln1118_1_reg_12803[32'd8];

assign tmp_6_nbwritereq_fu_688_p3 = out_stream_group_6_s_full_n;

assign tmp_70_fu_6349_p3 = mul_ln1118_1_reg_12803[32'd7];

assign tmp_71_fu_6376_p3 = add_ln415_1_fu_6366_p2[32'd14];

assign tmp_72_fu_6395_p3 = add_ln415_1_fu_6366_p2[32'd14];

assign tmp_74_fu_6403_p3 = mul_ln1118_1_reg_12803[32'd20];

assign tmp_75_fu_3752_p3 = add_ln1192_8_fu_3746_p2[32'd16];

assign tmp_76_fu_3766_p3 = sub0_val_output_2_V_fu_3760_p2[32'd15];

assign tmp_77_fu_4450_p3 = add_ln1192_10_fu_4444_p2[32'd17];

assign tmp_78_fu_4468_p3 = add_ln703_6_fu_4463_p2[32'd15];

assign tmp_79_fu_6470_p3 = select_ln340_32_reg_12726[32'd15];

assign tmp_7_nbwritereq_fu_701_p3 = out_stream_group_7_s_full_n;

assign tmp_80_fu_6490_p3 = mul_ln1118_2_reg_12828[32'd8];

assign tmp_82_fu_6508_p3 = mul_ln1118_2_reg_12828[32'd7];

assign tmp_83_fu_6535_p3 = add_ln415_2_fu_6525_p2[32'd14];

assign tmp_84_fu_6554_p3 = add_ln415_2_fu_6525_p2[32'd14];

assign tmp_86_fu_6562_p3 = mul_ln1118_2_reg_12828[32'd20];

assign tmp_87_fu_3853_p3 = add_ln1192_12_fu_3847_p2[32'd16];

assign tmp_88_fu_3867_p3 = sub0_val_output_3_V_fu_3861_p2[32'd15];

assign tmp_89_fu_4598_p3 = add_ln1192_14_fu_4592_p2[32'd17];

assign tmp_8_nbwritereq_fu_714_p3 = out_stream_group_8_s_full_n;

assign tmp_90_fu_4616_p3 = add_ln703_9_fu_4611_p2[32'd15];

assign tmp_91_fu_7765_p3 = select_ln340_38_reg_12733[32'd15];

assign tmp_92_fu_7785_p3 = mul_ln1118_3_reg_12942[32'd8];

assign tmp_94_fu_7803_p3 = mul_ln1118_3_reg_12942[32'd7];

assign tmp_95_fu_7830_p3 = add_ln415_3_fu_7820_p2[32'd14];

assign tmp_96_fu_7849_p3 = add_ln415_3_fu_7820_p2[32'd14];

assign tmp_98_fu_7857_p3 = mul_ln1118_3_reg_12942[32'd20];

assign tmp_99_fu_3954_p3 = add_ln1192_16_fu_3948_p2[32'd16];

assign tmp_9_nbwritereq_fu_727_p3 = out_stream_group_9_s_full_n;

assign tmp_s_nbwritereq_fu_740_p3 = out_stream_group_10_full_n;

assign trunc_ln104_fu_3058_p1 = select_ln49_reg_11209[0:0];

assign trunc_ln2_fu_6318_p4 = {{mul_ln1118_1_reg_12803[21:8]}};

assign trunc_ln708_10_fu_9713_p4 = {{mul_ln1118_11_reg_13391[21:8]}};

assign trunc_ln708_11_fu_9932_p4 = {{mul_ln1118_12_reg_13445[21:8]}};

assign trunc_ln708_12_fu_10091_p4 = {{mul_ln1118_13_reg_13470[21:8]}};

assign trunc_ln708_13_fu_10250_p4 = {{mul_ln1118_14_reg_13495[21:8]}};

assign trunc_ln708_14_fu_10429_p4 = {{mul_ln1118_15_reg_13535[21:8]}};

assign trunc_ln708_1_fu_6477_p4 = {{mul_ln1118_2_reg_12828[21:8]}};

assign trunc_ln708_2_fu_7772_p4 = {{mul_ln1118_3_reg_12942[21:8]}};

assign trunc_ln708_3_fu_7931_p4 = {{mul_ln1118_4_reg_12967[21:8]}};

assign trunc_ln708_4_fu_8090_p4 = {{mul_ln1118_5_reg_12992[21:8]}};

assign trunc_ln708_5_fu_8788_p4 = {{mul_ln1118_6_reg_13172[21:8]}};

assign trunc_ln708_6_fu_8947_p4 = {{mul_ln1118_7_reg_13197[21:8]}};

assign trunc_ln708_7_fu_9106_p4 = {{mul_ln1118_8_reg_13228[21:8]}};

assign trunc_ln708_8_fu_9395_p4 = {{mul_ln1118_9_reg_13341[21:8]}};

assign trunc_ln708_9_fu_9554_p4 = {{mul_ln1118_10_reg_13366[21:8]}};

assign trunc_ln708_s_fu_6159_p4 = {{mul_ln1118_reg_12778[21:8]}};

assign trunc_ln718_10_fu_9281_p1 = mul_ln1118_10_fu_10682_p2[6:0];

assign trunc_ln718_11_fu_9301_p1 = mul_ln1118_11_fu_10691_p2[6:0];

assign trunc_ln718_12_fu_9868_p1 = mul_ln1118_12_fu_10700_p2[6:0];

assign trunc_ln718_13_fu_9888_p1 = mul_ln1118_13_fu_10709_p2[6:0];

assign trunc_ln718_14_fu_9908_p1 = mul_ln1118_14_fu_10718_p2[6:0];

assign trunc_ln718_15_fu_10405_p1 = mul_ln1118_15_fu_10727_p2[6:0];

assign trunc_ln718_1_fu_5245_p1 = mul_ln1118_1_fu_10601_p2[6:0];

assign trunc_ln718_2_fu_5265_p1 = mul_ln1118_2_fu_10610_p2[6:0];

assign trunc_ln718_3_fu_6632_p1 = mul_ln1118_3_fu_10619_p2[6:0];

assign trunc_ln718_4_fu_6652_p1 = mul_ln1118_4_fu_10628_p2[6:0];

assign trunc_ln718_5_fu_6672_p1 = mul_ln1118_5_fu_10637_p2[6:0];

assign trunc_ln718_6_fu_8245_p1 = mul_ln1118_6_fu_10646_p2[6:0];

assign trunc_ln718_7_fu_8265_p1 = mul_ln1118_7_fu_10655_p2[6:0];

assign trunc_ln718_8_fu_8321_p1 = mul_ln1118_8_fu_10664_p2[6:0];

assign trunc_ln718_9_fu_9261_p1 = mul_ln1118_9_fu_10673_p2[6:0];

assign trunc_ln718_fu_5225_p1 = mul_ln1118_fu_10592_p2[6:0];

assign xor_ln13_fu_2239_p2 = (phi_ln13_reg_1035 ^ 1'd1);

assign xor_ln340_10_fu_8377_p2 = (1'd1 ^ and_ln786_37_reg_13081);

assign xor_ln340_11_fu_8412_p2 = (1'd1 ^ and_ln786_39_reg_13100);

assign xor_ln340_12_fu_8447_p2 = (1'd1 ^ and_ln786_41_reg_13119);

assign xor_ln340_13_fu_8482_p2 = (1'd1 ^ and_ln786_43_reg_13138);

assign xor_ln340_14_fu_9322_p2 = (1'd1 ^ and_ln786_45_reg_13300);

assign xor_ln340_15_fu_9357_p2 = (1'd1 ^ and_ln786_47_reg_13319);

assign xor_ln340_16_fu_3584_p2 = (tmp_52_fu_3564_p3 ^ tmp_51_fu_3550_p3);

assign xor_ln340_17_fu_3691_p2 = (tmp_63_fu_3651_p3 ^ 1'd1);

assign xor_ln340_18_fu_4392_p2 = (1'd1 ^ and_ln786_19_fu_4380_p2);

assign xor_ln340_19_fu_3685_p2 = (tmp_64_fu_3665_p3 ^ tmp_63_fu_3651_p3);

assign xor_ln340_1_fu_4244_p2 = (1'd1 ^ and_ln786_16_fu_4232_p2);

assign xor_ln340_20_fu_3792_p2 = (tmp_75_fu_3752_p3 ^ 1'd1);

assign xor_ln340_21_fu_3786_p2 = (tmp_76_fu_3766_p3 ^ tmp_75_fu_3752_p3);

assign xor_ln340_22_fu_3893_p2 = (tmp_87_fu_3853_p3 ^ 1'd1);

assign xor_ln340_23_fu_3887_p2 = (tmp_88_fu_3867_p3 ^ tmp_87_fu_3853_p3);

assign xor_ln340_24_fu_3994_p2 = (tmp_99_fu_3954_p3 ^ 1'd1);

assign xor_ln340_25_fu_3988_p2 = (tmp_99_fu_3954_p3 ^ tmp_100_fu_3968_p3);

assign xor_ln340_26_fu_4095_p2 = (tmp_111_fu_4055_p3 ^ 1'd1);

assign xor_ln340_27_fu_4089_p2 = (tmp_112_fu_4069_p3 ^ tmp_111_fu_4055_p3);

assign xor_ln340_28_fu_5084_p2 = (tmp_123_fu_5044_p3 ^ 1'd1);

assign xor_ln340_29_fu_5078_p2 = (tmp_124_fu_5058_p3 ^ tmp_123_fu_5044_p3);

assign xor_ln340_2_fu_4540_p2 = (1'd1 ^ and_ln786_21_fu_4528_p2);

assign xor_ln340_30_fu_5185_p2 = (tmp_135_fu_5145_p3 ^ 1'd1);

assign xor_ln340_31_fu_5179_p2 = (tmp_136_fu_5159_p3 ^ tmp_135_fu_5145_p3);

assign xor_ln340_32_fu_5612_p2 = (tmp_147_fu_5573_p3 ^ 1'd1);

assign xor_ln340_33_fu_5606_p2 = (tmp_148_fu_5586_p3 ^ tmp_147_fu_5573_p3);

assign xor_ln340_34_fu_5711_p2 = (tmp_159_fu_5672_p3 ^ 1'd1);

assign xor_ln340_35_fu_5705_p2 = (tmp_160_fu_5685_p3 ^ tmp_159_fu_5672_p3);

assign xor_ln340_36_fu_5812_p2 = (tmp_171_fu_5772_p3 ^ 1'd1);

assign xor_ln340_37_fu_5806_p2 = (tmp_172_fu_5786_p3 ^ tmp_171_fu_5772_p3);

assign xor_ln340_38_fu_5913_p2 = (tmp_183_fu_5873_p3 ^ 1'd1);

assign xor_ln340_39_fu_5907_p2 = (tmp_184_fu_5887_p3 ^ tmp_183_fu_5873_p3);

assign xor_ln340_3_fu_4688_p2 = (1'd1 ^ and_ln786_23_fu_4676_p2);

assign xor_ln340_40_fu_6014_p2 = (tmp_195_fu_5974_p3 ^ 1'd1);

assign xor_ln340_41_fu_6008_p2 = (tmp_196_fu_5988_p3 ^ tmp_195_fu_5974_p3);

assign xor_ln340_42_fu_6115_p2 = (tmp_207_fu_6075_p3 ^ 1'd1);

assign xor_ln340_43_fu_6109_p2 = (tmp_208_fu_6089_p3 ^ tmp_207_fu_6075_p3);

assign xor_ln340_44_fu_7627_p2 = (tmp_219_fu_7587_p3 ^ 1'd1);

assign xor_ln340_45_fu_7621_p2 = (tmp_220_fu_7601_p3 ^ tmp_219_fu_7587_p3);

assign xor_ln340_46_fu_7728_p2 = (tmp_231_fu_7688_p3 ^ 1'd1);

assign xor_ln340_47_fu_7722_p2 = (tmp_232_fu_7702_p3 ^ tmp_231_fu_7688_p3);

assign xor_ln340_4_fu_4836_p2 = (1'd1 ^ and_ln786_25_fu_4824_p2);

assign xor_ln340_5_fu_4984_p2 = (1'd1 ^ and_ln786_27_fu_4972_p2);

assign xor_ln340_6_fu_6693_p2 = (1'd1 ^ and_ln786_29_reg_12865);

assign xor_ln340_7_fu_6728_p2 = (1'd1 ^ and_ln786_31_reg_12884);

assign xor_ln340_8_fu_8286_p2 = (1'd1 ^ and_ln786_33_reg_13043);

assign xor_ln340_9_fu_8342_p2 = (1'd1 ^ and_ln786_35_reg_13062);

assign xor_ln340_fu_3590_p2 = (tmp_51_fu_3550_p3 ^ 1'd1);

assign xor_ln416_16_fu_6225_p2 = (tmp_59_fu_6217_p3 ^ 1'd1);

assign xor_ln416_17_fu_6257_p2 = (tmp_57_reg_12791 ^ 1'd1);

assign xor_ln416_18_fu_6416_p2 = (tmp_69_reg_12816 ^ 1'd1);

assign xor_ln416_19_fu_6543_p2 = (tmp_83_fu_6535_p3 ^ 1'd1);

assign xor_ln416_20_fu_6575_p2 = (tmp_81_reg_12841 ^ 1'd1);

assign xor_ln416_21_fu_7838_p2 = (tmp_95_fu_7830_p3 ^ 1'd1);

assign xor_ln416_22_fu_7870_p2 = (tmp_93_reg_12955 ^ 1'd1);

assign xor_ln416_23_fu_7997_p2 = (tmp_107_fu_7989_p3 ^ 1'd1);

assign xor_ln416_24_fu_8029_p2 = (tmp_105_reg_12980 ^ 1'd1);

assign xor_ln416_25_fu_8156_p2 = (tmp_119_fu_8148_p3 ^ 1'd1);

assign xor_ln416_26_fu_8188_p2 = (tmp_117_reg_13005 ^ 1'd1);

assign xor_ln416_27_fu_8854_p2 = (tmp_131_fu_8846_p3 ^ 1'd1);

assign xor_ln416_28_fu_8886_p2 = (tmp_129_reg_13185 ^ 1'd1);

assign xor_ln416_29_fu_9013_p2 = (tmp_143_fu_9005_p3 ^ 1'd1);

assign xor_ln416_30_fu_9045_p2 = (tmp_141_reg_13210 ^ 1'd1);

assign xor_ln416_31_fu_9172_p2 = (tmp_155_fu_9164_p3 ^ 1'd1);

assign xor_ln416_32_fu_9204_p2 = (tmp_153_reg_13241 ^ 1'd1);

assign xor_ln416_33_fu_9461_p2 = (tmp_167_fu_9453_p3 ^ 1'd1);

assign xor_ln416_34_fu_9493_p2 = (tmp_165_reg_13354 ^ 1'd1);

assign xor_ln416_35_fu_9620_p2 = (tmp_179_fu_9612_p3 ^ 1'd1);

assign xor_ln416_36_fu_9652_p2 = (tmp_177_reg_13379 ^ 1'd1);

assign xor_ln416_37_fu_9779_p2 = (tmp_191_fu_9771_p3 ^ 1'd1);

assign xor_ln416_38_fu_9811_p2 = (tmp_189_reg_13404 ^ 1'd1);

assign xor_ln416_39_fu_9998_p2 = (tmp_203_fu_9990_p3 ^ 1'd1);

assign xor_ln416_40_fu_10030_p2 = (tmp_201_reg_13458 ^ 1'd1);

assign xor_ln416_41_fu_10157_p2 = (tmp_215_fu_10149_p3 ^ 1'd1);

assign xor_ln416_42_fu_10189_p2 = (tmp_213_reg_13483 ^ 1'd1);

assign xor_ln416_43_fu_10316_p2 = (tmp_227_fu_10308_p3 ^ 1'd1);

assign xor_ln416_44_fu_10348_p2 = (tmp_225_reg_13508 ^ 1'd1);

assign xor_ln416_45_fu_10495_p2 = (tmp_239_fu_10487_p3 ^ 1'd1);

assign xor_ln416_46_fu_10527_p2 = (tmp_237_reg_13548 ^ 1'd1);

assign xor_ln416_fu_6384_p2 = (tmp_71_fu_6376_p3 ^ 1'd1);

assign xor_ln57_fu_2453_p2 = (icmp_ln49_fu_2387_p2 ^ 1'd1);

assign xor_ln779_10_fu_9646_p2 = (tmp_182_fu_9639_p3 ^ 1'd1);

assign xor_ln779_11_fu_9805_p2 = (tmp_194_fu_9798_p3 ^ 1'd1);

assign xor_ln779_12_fu_10024_p2 = (tmp_206_fu_10017_p3 ^ 1'd1);

assign xor_ln779_13_fu_10183_p2 = (tmp_218_fu_10176_p3 ^ 1'd1);

assign xor_ln779_14_fu_10342_p2 = (tmp_230_fu_10335_p3 ^ 1'd1);

assign xor_ln779_15_fu_10521_p2 = (tmp_242_fu_10514_p3 ^ 1'd1);

assign xor_ln779_1_fu_6410_p2 = (tmp_74_fu_6403_p3 ^ 1'd1);

assign xor_ln779_2_fu_6569_p2 = (tmp_86_fu_6562_p3 ^ 1'd1);

assign xor_ln779_3_fu_7864_p2 = (tmp_98_fu_7857_p3 ^ 1'd1);

assign xor_ln779_4_fu_8023_p2 = (tmp_110_fu_8016_p3 ^ 1'd1);

assign xor_ln779_5_fu_8182_p2 = (tmp_122_fu_8175_p3 ^ 1'd1);

assign xor_ln779_6_fu_8880_p2 = (tmp_134_fu_8873_p3 ^ 1'd1);

assign xor_ln779_7_fu_9039_p2 = (tmp_146_fu_9032_p3 ^ 1'd1);

assign xor_ln779_8_fu_9198_p2 = (tmp_158_fu_9191_p3 ^ 1'd1);

assign xor_ln779_9_fu_9487_p2 = (tmp_170_fu_9480_p3 ^ 1'd1);

assign xor_ln779_fu_6251_p2 = (tmp_62_fu_6244_p3 ^ 1'd1);

assign xor_ln785_10_fu_7120_p2 = (tmp_173_fu_7071_p3 ^ 1'd1);

assign xor_ln785_11_fu_7254_p2 = (tmp_185_fu_7205_p3 ^ 1'd1);

assign xor_ln785_12_fu_7388_p2 = (tmp_197_fu_7339_p3 ^ 1'd1);

assign xor_ln785_13_fu_7522_p2 = (tmp_209_fu_7473_p3 ^ 1'd1);

assign xor_ln785_14_fu_8606_p2 = (tmp_221_fu_8557_p3 ^ 1'd1);

assign xor_ln785_15_fu_8740_p2 = (tmp_233_fu_8691_p3 ^ 1'd1);

assign xor_ln785_1_fu_4350_p2 = (tmp_65_fu_4302_p3 ^ 1'd1);

assign xor_ln785_2_fu_4498_p2 = (tmp_77_fu_4450_p3 ^ 1'd1);

assign xor_ln785_3_fu_4646_p2 = (tmp_89_fu_4598_p3 ^ 1'd1);

assign xor_ln785_4_fu_4794_p2 = (tmp_101_fu_4746_p3 ^ 1'd1);

assign xor_ln785_5_fu_4942_p2 = (tmp_113_fu_4894_p3 ^ 1'd1);

assign xor_ln785_6_fu_5375_p2 = (tmp_125_fu_5326_p3 ^ 1'd1);

assign xor_ln785_7_fu_5509_p2 = (tmp_137_fu_5460_p3 ^ 1'd1);

assign xor_ln785_8_fu_6852_p2 = (tmp_149_fu_6803_p3 ^ 1'd1);

assign xor_ln785_9_fu_6986_p2 = (tmp_161_fu_6937_p3 ^ 1'd1);

assign xor_ln785_fu_4202_p2 = (tmp_53_fu_4154_p3 ^ 1'd1);

assign xor_ln786_10_fu_5794_p2 = (tmp_172_fu_5786_p3 ^ 1'd1);

assign xor_ln786_11_fu_5895_p2 = (tmp_184_fu_5887_p3 ^ 1'd1);

assign xor_ln786_12_fu_5996_p2 = (tmp_196_fu_5988_p3 ^ 1'd1);

assign xor_ln786_13_fu_6097_p2 = (tmp_208_fu_6089_p3 ^ 1'd1);

assign xor_ln786_14_fu_7609_p2 = (tmp_220_fu_7601_p3 ^ 1'd1);

assign xor_ln786_15_fu_7710_p2 = (tmp_232_fu_7702_p3 ^ 1'd1);

assign xor_ln786_16_fu_3774_p2 = (tmp_76_fu_3766_p3 ^ 1'd1);

assign xor_ln786_17_fu_4510_p2 = (tmp_78_fu_4468_p3 ^ 1'd1);

assign xor_ln786_18_fu_3875_p2 = (tmp_88_fu_3867_p3 ^ 1'd1);

assign xor_ln786_19_fu_4658_p2 = (tmp_90_fu_4616_p3 ^ 1'd1);

assign xor_ln786_1_fu_4214_p2 = (tmp_54_fu_4172_p3 ^ 1'd1);

assign xor_ln786_20_fu_4806_p2 = (tmp_102_fu_4764_p3 ^ 1'd1);

assign xor_ln786_21_fu_4954_p2 = (tmp_114_fu_4912_p3 ^ 1'd1);

assign xor_ln786_22_fu_5387_p2 = (tmp_126_fu_5345_p3 ^ 1'd1);

assign xor_ln786_23_fu_5521_p2 = (tmp_138_fu_5479_p3 ^ 1'd1);

assign xor_ln786_24_fu_6864_p2 = (tmp_150_fu_6822_p3 ^ 1'd1);

assign xor_ln786_25_fu_6998_p2 = (tmp_162_fu_6956_p3 ^ 1'd1);

assign xor_ln786_26_fu_7132_p2 = (tmp_174_fu_7090_p3 ^ 1'd1);

assign xor_ln786_27_fu_7266_p2 = (tmp_186_fu_7224_p3 ^ 1'd1);

assign xor_ln786_28_fu_7400_p2 = (tmp_198_fu_7358_p3 ^ 1'd1);

assign xor_ln786_29_fu_7534_p2 = (tmp_210_fu_7492_p3 ^ 1'd1);

assign xor_ln786_2_fu_3673_p2 = (tmp_64_fu_3665_p3 ^ 1'd1);

assign xor_ln786_30_fu_8618_p2 = (tmp_222_fu_8576_p3 ^ 1'd1);

assign xor_ln786_31_fu_8752_p2 = (tmp_234_fu_8710_p3 ^ 1'd1);

assign xor_ln786_3_fu_4362_p2 = (tmp_66_fu_4320_p3 ^ 1'd1);

assign xor_ln786_4_fu_3976_p2 = (tmp_100_fu_3968_p3 ^ 1'd1);

assign xor_ln786_5_fu_4077_p2 = (tmp_112_fu_4069_p3 ^ 1'd1);

assign xor_ln786_6_fu_5066_p2 = (tmp_124_fu_5058_p3 ^ 1'd1);

assign xor_ln786_7_fu_5167_p2 = (tmp_136_fu_5159_p3 ^ 1'd1);

assign xor_ln786_8_fu_5594_p2 = (tmp_148_fu_5586_p3 ^ 1'd1);

assign xor_ln786_9_fu_5693_p2 = (tmp_160_fu_5685_p3 ^ 1'd1);

assign xor_ln786_fu_3572_p2 = (tmp_52_fu_3564_p3 ^ 1'd1);

assign zext_ln104_10_fu_3226_p1 = add_ln104_5_reg_12505;

assign zext_ln104_11_fu_3238_p1 = $unsigned(sext_ln104_1_fu_3235_p1);

assign zext_ln104_1_fu_3073_p1 = add_ln_fu_3061_p5;

assign zext_ln104_2_fu_3077_p1 = add_ln_fu_3061_p5;

assign zext_ln104_3_fu_3081_p1 = add_ln_fu_3061_p5;

assign zext_ln104_4_fu_3137_p1 = add_ln104_reg_12473;

assign zext_ln104_5_fu_3141_p1 = add_ln104_1_reg_12478;

assign zext_ln104_6_fu_3145_p1 = add_ln104_2_reg_12483;

assign zext_ln104_7_fu_3166_p1 = $unsigned(sext_ln104_fu_3162_p1);

assign zext_ln104_8_fu_3171_p1 = add_ln104_3_reg_12488;

assign zext_ln104_9_fu_3217_p1 = add_ln104_4_reg_12500;

assign zext_ln104_fu_3133_p1 = add_ln_reg_12443;

assign zext_ln106_10_fu_3276_p1 = add_ln106_6_reg_12555;

assign zext_ln106_11_fu_3326_p1 = $unsigned(sext_ln106_fu_3323_p1);

assign zext_ln106_1_fu_3011_p1 = add_ln1_fu_3001_p4;

assign zext_ln106_2_fu_3015_p1 = add_ln1_fu_3001_p4;

assign zext_ln106_3_fu_3019_p1 = add_ln1_fu_3001_p4;

assign zext_ln106_4_fu_3095_p1 = add_ln106_reg_11963;

assign zext_ln106_5_fu_3105_p1 = add_ln106_1_reg_11968;

assign zext_ln106_6_fu_3115_p1 = add_ln106_2_reg_11973;

assign zext_ln106_7_fu_3119_p1 = add_ln106_3_reg_11978;

assign zext_ln106_8_fu_3129_p1 = add_ln106_4_reg_11983;

assign zext_ln106_9_fu_3272_p1 = add_ln106_5_reg_12550;

assign zext_ln106_fu_3085_p1 = add_ln1_reg_11945;

assign zext_ln174_fu_2880_p1 = add_ln174_6_fu_2875_p2;

assign zext_ln415_10_fu_9598_p1 = and_ln415_10_fu_9592_p2;

assign zext_ln415_11_fu_9757_p1 = and_ln415_11_fu_9751_p2;

assign zext_ln415_12_fu_9976_p1 = and_ln415_12_fu_9970_p2;

assign zext_ln415_13_fu_10135_p1 = and_ln415_13_fu_10129_p2;

assign zext_ln415_14_fu_10294_p1 = and_ln415_14_fu_10288_p2;

assign zext_ln415_15_fu_10473_p1 = and_ln415_15_fu_10467_p2;

assign zext_ln415_1_fu_6362_p1 = and_ln415_1_fu_6356_p2;

assign zext_ln415_2_fu_6521_p1 = and_ln415_2_fu_6515_p2;

assign zext_ln415_3_fu_7816_p1 = and_ln415_3_fu_7810_p2;

assign zext_ln415_4_fu_7975_p1 = and_ln415_4_fu_7969_p2;

assign zext_ln415_5_fu_8134_p1 = and_ln415_5_fu_8128_p2;

assign zext_ln415_6_fu_8832_p1 = and_ln415_6_fu_8826_p2;

assign zext_ln415_7_fu_8991_p1 = and_ln415_7_fu_8985_p2;

assign zext_ln415_8_fu_9150_p1 = and_ln415_8_fu_9144_p2;

assign zext_ln415_9_fu_9439_p1 = and_ln415_9_fu_9433_p2;

assign zext_ln415_fu_6203_p1 = and_ln415_fu_6197_p2;

assign zext_ln49_1_fu_2698_p1 = select_ln49_4_reg_11247;

assign zext_ln49_2_fu_2825_p1 = select_ln49_5_reg_11271;

assign zext_ln49_3_fu_2828_p1 = select_ln49_5_reg_11271;

assign zext_ln49_4_fu_2833_p1 = select_ln49_6_reg_11277;

assign zext_ln49_5_fu_2836_p1 = select_ln49_6_reg_11277;

assign zext_ln49_6_fu_2867_p1 = select_ln49_7_reg_11283;

assign zext_ln49_7_fu_2870_p1 = select_ln49_7_reg_11283;

assign zext_ln49_fu_2810_p1 = select_ln49_4_reg_11247;

always @ (posedge ap_clk) begin
    mul_ln203_reg_11299[0] <= 1'b0;
    add_ln1_reg_11945[0] <= 1'b1;
    add_ln1_reg_11945[3:2] <= 2'b10;
    zext_ln106_1_reg_11951[0] <= 1'b1;
    zext_ln106_1_reg_11951[3:2] <= 2'b10;
    zext_ln106_1_reg_11951[7:5] <= 3'b000;
    zext_ln106_2_reg_11958[0] <= 1'b1;
    zext_ln106_2_reg_11958[3:2] <= 2'b10;
    zext_ln106_2_reg_11958[6:5] <= 2'b00;
    add_ln106_reg_11963[0] <= 1'b0;
    add_ln106_1_reg_11968[0] <= 1'b1;
    add_ln106_2_reg_11973[0] <= 1'b0;
    add_ln106_3_reg_11978[0] <= 1'b1;
    add_ln106_4_reg_11983[0] <= 1'b0;
    add_ln_reg_12443[0] <= 1'b0;
    add_ln_reg_12443[3:2] <= 2'b00;
    zext_ln104_1_reg_12451[0] <= 1'b0;
    zext_ln104_1_reg_12451[3:2] <= 2'b00;
    zext_ln104_1_reg_12451[7:5] <= 3'b000;
    zext_ln104_2_reg_12458[0] <= 1'b0;
    zext_ln104_2_reg_12458[3:2] <= 2'b00;
    zext_ln104_2_reg_12458[6:5] <= 2'b00;
    zext_ln106_reg_12463[0] <= 1'b1;
    zext_ln106_reg_12463[3:2] <= 2'b10;
    zext_ln106_reg_12463[8:5] <= 4'b0000;
    add_ln104_reg_12473[0] <= 1'b1;
    add_ln104_1_reg_12478[0] <= 1'b0;
    add_ln104_2_reg_12483[0] <= 1'b1;
    add_ln104_3_reg_12488[0] <= 1'b1;
    zext_ln104_reg_12493[0] <= 1'b0;
    zext_ln104_reg_12493[3:2] <= 2'b00;
    zext_ln104_reg_12493[8:5] <= 4'b0000;
    add_ln104_4_reg_12500[0] <= 1'b0;
    add_ln104_5_reg_12505[0] <= 1'b1;
    add_ln104_6_reg_12510[0] <= 1'b0;
    add_ln104_7_reg_12515[0] <= 1'b1;
    add_ln104_8_reg_12520[0] <= 1'b0;
    add_ln106_5_reg_12550[0] <= 1'b1;
    add_ln106_6_reg_12555[0] <= 1'b0;
    add_ln104_9_reg_12560[0] <= 1'b1;
    add_ln104_10_reg_12565[0] <= 1'b0;
    add_ln104_11_reg_12570[0] <= 1'b1;
    add_ln106_7_reg_12575[0] <= 1'b1;
    add_ln106_8_reg_12580[0] <= 1'b0;
    add_ln106_9_reg_12585[0] <= 1'b1;
    add_ln106_10_reg_12590[0] <= 1'b0;
    add_ln106_11_reg_12595[0] <= 1'b0;
    add_ln106_12_reg_12600[0] <= 1'b1;
    add_ln106_13_reg_12605[0] <= 1'b0;
end

endmodule //yolo_conv_top
