Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 18 12:00:54 2021
| Host         : DESKTOP-KAOI2E3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-----------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------+---------------+-----------------------------+------------------+----------------+
|  clk20khz/CLK           |               |                             |                4 |             16 |
| ~audio/J_MIC3_Pin4_OBUF |               |                             |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG    |               | clk20khz/count[11]_i_1_n_0  |                3 |             22 |
|  CLK100MHZ_IBUF_BUFG    |               | clk20khz/CLK                |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG    |               |                             |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG    |               | vl/VOLUME_COUNT[24]_i_1_n_0 |                6 |             48 |
+-------------------------+---------------+-----------------------------+------------------+----------------+


