{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 01:24:03 2011 " "Info: Processing started: Mon Feb 21 01:24:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReShynth -c ReShynth " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReShynth -c ReShynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sraltransmittr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sraltransmittr.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmittr " "Info: Found entity 1: transmittr" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NewBufctrl.v(12) " "Warning (10268): Verilog HDL information at NewBufctrl.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NewBufctrl.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file NewBufctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimingManager " "Info: Found entity 1: TimingManager" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Dtacutcmmit " "Info: Found entity 2: Dtacutcmmit" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 InputLayer " "Info: Found entity 3: InputLayer" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Info: Found entity 1: clkdivider" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ReShynth " "Info: Found entity 2: ReShynth" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReShynth " "Info: Elaborating entity \"ReShynth\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 Verilog1.v(42) " "Warning (10230): Verilog HDL assignment warning at Verilog1.v(42): truncated value with size 12 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputLayer InputLayer:ILE " "Info: Elaborating entity \"InputLayer\" for hierarchy \"InputLayer:ILE\"" {  } { { "Verilog1.v" "ILE" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtacutcmmit InputLayer:ILE\|Dtacutcmmit:DataCommit " "Info: Elaborating entity \"Dtacutcmmit\" for hierarchy \"InputLayer:ILE\|Dtacutcmmit:DataCommit\"" {  } { { "NewBufctrl.v" "DataCommit" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimingManager InputLayer:ILE\|TimingManager:timemanager " "Info: Elaborating entity \"TimingManager\" for hierarchy \"InputLayer:ILE\|TimingManager:timemanager\"" {  } { { "NewBufctrl.v" "timemanager" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmittr transmittr:transmitter " "Info: Elaborating entity \"transmittr\" for hierarchy \"transmittr:transmitter\"" {  } { { "Verilog1.v" "transmitter" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider clkdivider:clkdivider0 " "Info: Elaborating entity \"clkdivider\" for hierarchy \"clkdivider:clkdivider0\"" {  } { { "Verilog1.v" "clkdivider0" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[1\] GND " "Warning (13410): Pin \"PixParaBus\[1\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[2\] GND " "Warning (13410): Pin \"PixParaBus\[2\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[3\] GND " "Warning (13410): Pin \"PixParaBus\[3\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[4\] GND " "Warning (13410): Pin \"PixParaBus\[4\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[5\] GND " "Warning (13410): Pin \"PixParaBus\[5\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[6\] GND " "Warning (13410): Pin \"PixParaBus\[6\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[7\] VCC " "Warning (13410): Pin \"PixParaBus\[7\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[8\] GND " "Warning (13410): Pin \"PixParaBus\[8\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[9\] GND " "Warning (13410): Pin \"PixParaBus\[9\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[10\] VCC " "Warning (13410): Pin \"PixParaBus\[10\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PixParaBus\[11\] GND " "Warning (13410): Pin \"PixParaBus\[11\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nData VCC " "Warning (13410): Pin \"nData\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Info: Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ioriveur/GTS-SS/ReShynth.map.smsg " "Info: Generated suppressed messages file /home/ioriveur/GTS-SS/ReShynth.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 01:24:04 2011 " "Info: Processing ended: Mon Feb 21 01:24:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 01:24:06 2011 " "Info: Processing started: Mon Feb 21 01:24:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ReShynth EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"ReShynth\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Serck Global clock " "Info: Automatically promoted some destinations of signal \"Serck\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "transmittr:transmitter\|SrialData~0 " "Info: Destination \"transmittr:transmitter\|SrialData~0\" may be non-global or may not use global clock" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 6 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "Serck " "Info: Pin \"Serck\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { Serck } } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Serck" } } } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ioriveur/GTS-SS/" 0 { } { { 0 { 0 ""} 0 199 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pclk Global clock " "Info: Automatically promoted signal \"pclk\" to use Global clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "pclk " "Info: Pin \"pclk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { pclk } } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "pclk" } } } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ioriveur/GTS-SS/" 0 { } { { 0 { 0 ""} 0 196 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "VSYNC Global clock " "Info: Automatically promoted some destinations of signal \"VSYNC\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "PixParaBus\[0\] " "Info: Destination \"PixParaBus\[0\]\" may be non-global or may not use global clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 24 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "NVSYNCbg " "Info: Destination \"NVSYNCbg\" may be non-global or may not use global clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 31 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "transmittr:transmitter\|Datareg\[0\] " "Info: Destination \"transmittr:transmitter\|Datareg\[0\]\" may be non-global or may not use global clock" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "VSYNC " "Info: Pin \"VSYNC\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { VSYNC } } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ioriveur/GTS-SS/" 0 { } { { 0 { 0 ""} 0 198 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "HREF Global clock " "Info: Automatically promoted some destinations of signal \"HREF\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "NREFbg " "Info: Destination \"NREFbg\" may be non-global or may not use global clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 29 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "InputLayer:ILE\|TimingManager:timemanager\|Sig_En " "Info: Destination \"InputLayer:ILE\|TimingManager:timemanager\|Sig_En\" may be non-global or may not use global clock" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 " "Info: Destination \"InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4\" may be non-global or may not use global clock" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "HREF " "Info: Pin \"HREF\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.0/quartus/linux/pin_planner.ppl" { HREF } } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "HREF" } } } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ioriveur/GTS-SS/" 0 { } { { 0 { 0 ""} 0 197 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.831 ns register pin " "Info: Estimated most critical path is register to pin delay of 8.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|TimingManager:timemanager\|line\[3\] 1 REG LAB_X9_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y7; Fanout = 4; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|line\[3\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|TimingManager:timemanager|line[3] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.740 ns) 3.099 ns InputLayer:ILE\|TimingManager:timemanager\|Equal0~1 2 COMB LAB_X7_Y5 2 " "Info: 2: + IC(2.359 ns) + CELL(0.740 ns) = 3.099 ns; Loc. = LAB_X7_Y5; Fanout = 2; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|Equal0~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.099 ns" { InputLayer:ILE|TimingManager:timemanager|line[3] InputLayer:ILE|TimingManager:timemanager|Equal0~1 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 4.282 ns InputLayer:ILE\|TimingManager:timemanager\|Equal0~2 3 COMB LAB_X7_Y5 1 " "Info: 3: + IC(0.443 ns) + CELL(0.740 ns) = 4.282 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|Equal0~2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.183 ns" { InputLayer:ILE|TimingManager:timemanager|Equal0~1 InputLayer:ILE|TimingManager:timemanager|Equal0~2 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(2.322 ns) 8.831 ns TEST2 4 PIN PIN_16 0 " "Info: 4: + IC(2.227 ns) + CELL(2.322 ns) = 8.831 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'TEST2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.549 ns" { InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 43.05 % ) " "Info: Total cell delay = 3.802 ns ( 43.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.029 ns ( 56.95 % ) " "Info: Total interconnect delay = 5.029 ns ( 56.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.831 ns" { InputLayer:ILE|TimingManager:timemanager|line[3] InputLayer:ILE|TimingManager:timemanager|Equal0~1 InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 01:24:08 2011 " "Info: Processing ended: Mon Feb 21 01:24:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 01:24:10 2011 " "Info: Processing started: Mon Feb 21 01:24:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 01:24:10 2011 " "Info: Processing ended: Mon Feb 21 01:24:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 01:24:12 2011 " "Info: Processing started: Mon Feb 21 01:24:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Serck " "Info: Assuming node \"Serck\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Serck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "VSYNC " "Info: Assuming node \"VSYNC\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkdivider:clkdivider0\|t_count\[0\] " "Info: Detected ripple clock \"clkdivider:clkdivider0\|t_count\[0\]\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkdivider:clkdivider0\|t_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "InputLayer:ILE\|TimingManager:timemanager\|Sig_En " "Info: Detected ripple clock \"InputLayer:ILE\|TimingManager:timemanager\|Sig_En\" as buffer" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "InputLayer:ILE\|TimingManager:timemanager\|Sig_En" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Serck register transmittr:transmitter\|ShftCount\[1\] register transmittr:transmitter\|Datareg\[7\] 174.7 MHz 5.724 ns Internal " "Info: Clock \"Serck\" has Internal fmax of 174.7 MHz between source register \"transmittr:transmitter\|ShftCount\[1\]\" and destination register \"transmittr:transmitter\|Datareg\[7\]\" (period= 5.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns + Longest register register " "Info: + Longest register to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transmittr:transmitter\|ShftCount\[1\] 1 REG LC_X6_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N0; Fanout = 5; REG Node = 'transmittr:transmitter\|ShftCount\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { transmittr:transmitter|ShftCount[1] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.914 ns) 2.851 ns transmittr:transmitter\|Equal1~0 2 COMB LC_X6_Y4_N9 11 " "Info: 2: + IC(1.937 ns) + CELL(0.914 ns) = 2.851 ns; Loc. = LC_X6_Y4_N9; Fanout = 11; COMB Node = 'transmittr:transmitter\|Equal1~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.851 ns" { transmittr:transmitter|ShftCount[1] transmittr:transmitter|Equal1~0 } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.804 ns) 5.015 ns transmittr:transmitter\|Datareg\[7\] 3 REG LC_X5_Y4_N1 1 " "Info: 3: + IC(1.360 ns) + CELL(0.804 ns) = 5.015 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'transmittr:transmitter\|Datareg\[7\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.164 ns" { transmittr:transmitter|Equal1~0 transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.718 ns ( 34.26 % ) " "Info: Total cell delay = 1.718 ns ( 34.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 65.74 % ) " "Info: Total interconnect delay = 3.297 ns ( 65.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.015 ns" { transmittr:transmitter|ShftCount[1] transmittr:transmitter|Equal1~0 transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.015 ns" { transmittr:transmitter|ShftCount[1] {} transmittr:transmitter|Equal1~0 {} transmittr:transmitter|Datareg[7] {} } { 0.000ns 1.937ns 1.360ns } { 0.000ns 0.914ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Serck destination 5.898 ns + Shortest register " "Info: + Shortest clock path from clock \"Serck\" to destination register is 5.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.848 ns) + CELL(0.918 ns) 5.898 ns transmittr:transmitter\|Datareg\[7\] 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(3.848 ns) + CELL(0.918 ns) = 5.898 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'transmittr:transmitter\|Datareg\[7\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.766 ns" { Serck transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 34.76 % ) " "Info: Total cell delay = 2.050 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.848 ns ( 65.24 % ) " "Info: Total interconnect delay = 3.848 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|Datareg[7] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Serck source 5.898 ns - Longest register " "Info: - Longest clock path from clock \"Serck\" to source register is 5.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.848 ns) + CELL(0.918 ns) 5.898 ns transmittr:transmitter\|ShftCount\[1\] 2 REG LC_X6_Y4_N0 5 " "Info: 2: + IC(3.848 ns) + CELL(0.918 ns) = 5.898 ns; Loc. = LC_X6_Y4_N0; Fanout = 5; REG Node = 'transmittr:transmitter\|ShftCount\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.766 ns" { Serck transmittr:transmitter|ShftCount[1] } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 34.76 % ) " "Info: Total cell delay = 2.050 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.848 ns ( 65.24 % ) " "Info: Total interconnect delay = 3.848 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|ShftCount[1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[1] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|Datareg[7] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|ShftCount[1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[1] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.015 ns" { transmittr:transmitter|ShftCount[1] transmittr:transmitter|Equal1~0 transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.015 ns" { transmittr:transmitter|ShftCount[1] {} transmittr:transmitter|Equal1~0 {} transmittr:transmitter|Datareg[7] {} } { 0.000ns 1.937ns 1.360ns } { 0.000ns 0.914ns 0.804ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|Datareg[7] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|Datareg[7] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.898 ns" { Serck transmittr:transmitter|ShftCount[1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.898 ns" { Serck {} Serck~combout {} transmittr:transmitter|ShftCount[1] {} } { 0.000ns 0.000ns 3.848ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] register InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 136.02 MHz 7.352 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 136.02 MHz between source register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]\" and destination register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]\" (period= 7.352 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.643 ns + Longest register register " "Info: + Longest register to register delay is 6.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] 1 REG LC_X3_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.511 ns) 2.537 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 2 COMB LC_X3_Y5_N4 1 " "Info: 2: + IC(2.026 ns) + CELL(0.511 ns) = 2.537 ns; Loc. = LC_X3_Y5_N4; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.537 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 3.271 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5 3 COMB LC_X3_Y5_N5 9 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 3.271 ns; Loc. = LC_X3_Y5_N5; Fanout = 9; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.734 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(1.760 ns) 6.643 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 4 REG LC_X3_Y4_N8 3 " "Info: 4: + IC(1.612 ns) + CELL(1.760 ns) = 6.643 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.372 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 37.20 % ) " "Info: Total cell delay = 2.471 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 62.80 % ) " "Info: Total interconnect delay = 4.172 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 2.026ns 0.534ns 1.612ns } { 0.000ns 0.511ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 2 REG LC_X3_Y4_N8 3 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 7.487 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\] 2 REG LC_X3_Y4_N0 5 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.643 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0] {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 2.026ns 0.534ns 1.612ns } { 0.000ns 0.511ns 0.200ns 1.760ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register clkdivider:clkdivider0\|t_count\[0\] clkdivider:clkdivider0\|t_count\[0\] 304.04 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 304.04 MHz between source register \"clkdivider:clkdivider0\|t_count\[0\]\" and destination register \"clkdivider:clkdivider0\|t_count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.502 ns + Longest register register " "Info: + Longest register to register delay is 1.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdivider:clkdivider0\|t_count\[0\] 1 REG LC_X1_Y5_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.591 ns) 1.502 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(0.911 ns) + CELL(0.591 ns) = 1.502 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.35 % ) " "Info: Total cell delay = 0.591 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 60.65 % ) " "Info: Total interconnect delay = 0.911 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.502 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.911ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.918 ns) 3.302 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.139 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 63.02 % ) " "Info: Total cell delay = 2.081 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.221 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.302 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.918 ns) 3.302 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X1_Y5_N2 2 " "Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.139 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 63.02 % ) " "Info: Total cell delay = 2.081 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.221 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.502 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.502 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.911ns } { 0.000ns 0.591ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.302 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.302 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { clkdivider:clkdivider0|t_count[0] {} } {  } {  } "" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VSYNC " "Info: No valid register-to-register data paths exist for clock \"VSYNC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] HREF pclk 1.558 ns register " "Info: tsu for register \"InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]\" (data pin = \"HREF\", clock pin = \"pclk\") is 1.558 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.712 ns + Longest pin register " "Info: + Longest pin to register delay is 8.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(0.740 ns) 4.606 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4 2 COMB LC_X3_Y5_N4 1 " "Info: 2: + IC(2.734 ns) + CELL(0.740 ns) = 4.606 ns; Loc. = LC_X3_Y5_N4; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~4'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.474 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 5.340 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5 3 COMB LC_X3_Y5_N5 9 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 5.340 ns; Loc. = LC_X3_Y5_N5; Fanout = 9; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[0\]~5'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.734 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(1.760 ns) 8.712 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 4 REG LC_X3_Y4_N8 3 " "Info: 4: + IC(1.612 ns) + CELL(1.760 ns) = 8.712 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.372 ns" { InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.832 ns ( 43.99 % ) " "Info: Total cell delay = 3.832 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 56.01 % ) " "Info: Total interconnect delay = 4.880 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.712 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.712 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 2.734ns 0.534ns 1.612ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|foo\[8\] 2 REG LC_X3_Y4_N8 3 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|foo\[8\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.712 ns" { HREF InputLayer:ILE|TimingManager:timemanager|foo[0]~4 InputLayer:ILE|TimingManager:timemanager|foo[0]~5 InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.712 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|foo[0]~4 {} InputLayer:ILE|TimingManager:timemanager|foo[0]~5 {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 2.734ns 0.534ns 1.612ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.760ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|foo[8] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|foo[8] {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "VSYNC TEST2 InputLayer:ILE\|TimingManager:timemanager\|line\[0\] 15.817 ns register " "Info: tco from clock \"VSYNC\" to destination pin \"TEST2\" through register \"InputLayer:ILE\|TimingManager:timemanager\|line\[0\]\" is 15.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VSYNC source 7.438 ns + Longest register " "Info: + Longest clock path from clock \"VSYNC\" to source register is 7.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns VSYNC 1 CLK PIN_6 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'VSYNC'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.388 ns) + CELL(0.918 ns) 7.438 ns InputLayer:ILE\|TimingManager:timemanager\|line\[0\] 2 REG LC_X9_Y7_N8 6 " "Info: 2: + IC(5.388 ns) + CELL(0.918 ns) = 7.438 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|line\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.306 ns" { VSYNC InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.56 % ) " "Info: Total cell delay = 2.050 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.388 ns ( 72.44 % ) " "Info: Total interconnect delay = 5.388 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.438 ns" { VSYNC InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.438 ns" { VSYNC {} VSYNC~combout {} InputLayer:ILE|TimingManager:timemanager|line[0] {} } { 0.000ns 0.000ns 5.388ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.003 ns + Longest register pin " "Info: + Longest register to pin delay is 8.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InputLayer:ILE\|TimingManager:timemanager\|line\[0\] 1 REG LC_X9_Y7_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|line\[0\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.603 ns) + CELL(0.740 ns) 3.343 ns InputLayer:ILE\|TimingManager:timemanager\|Equal0~2 2 COMB LC_X7_Y5_N8 1 " "Info: 2: + IC(2.603 ns) + CELL(0.740 ns) = 3.343 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'InputLayer:ILE\|TimingManager:timemanager\|Equal0~2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.343 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] InputLayer:ILE|TimingManager:timemanager|Equal0~2 } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.338 ns) + CELL(2.322 ns) 8.003 ns TEST2 3 PIN PIN_16 0 " "Info: 3: + IC(2.338 ns) + CELL(2.322 ns) = 8.003 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'TEST2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.660 ns" { InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 38.26 % ) " "Info: Total cell delay = 3.062 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.941 ns ( 61.74 % ) " "Info: Total interconnect delay = 4.941 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] {} InputLayer:ILE|TimingManager:timemanager|Equal0~2 {} TEST2 {} } { 0.000ns 2.603ns 2.338ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.438 ns" { VSYNC InputLayer:ILE|TimingManager:timemanager|line[0] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.438 ns" { VSYNC {} VSYNC~combout {} InputLayer:ILE|TimingManager:timemanager|line[0] {} } { 0.000ns 0.000ns 5.388ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] InputLayer:ILE|TimingManager:timemanager|Equal0~2 TEST2 } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.003 ns" { InputLayer:ILE|TimingManager:timemanager|line[0] {} InputLayer:ILE|TimingManager:timemanager|Equal0~2 {} TEST2 {} } { 0.000ns 2.603ns 2.338ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Serck Serot 9.894 ns Longest " "Info: Longest tpd from source pin \"Serck\" to destination pin \"Serot\" is 9.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Serck 1 CLK PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Serck } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.488 ns) + CELL(0.740 ns) 5.360 ns transmittr:transmitter\|SrialData~0 2 COMB LC_X5_Y4_N3 1 " "Info: 2: + IC(3.488 ns) + CELL(0.740 ns) = 5.360 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; COMB Node = 'transmittr:transmitter\|SrialData~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.228 ns" { Serck transmittr:transmitter|SrialData~0 } "NODE_NAME" } } { "Sraltransmittr.v" "" { Text "/home/ioriveur/GTS-SS/Sraltransmittr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(2.322 ns) 9.894 ns Serot 3 PIN PIN_44 0 " "Info: 3: + IC(2.212 ns) + CELL(2.322 ns) = 9.894 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'Serot'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.534 ns" { transmittr:transmitter|SrialData~0 Serot } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.194 ns ( 42.39 % ) " "Info: Total cell delay = 4.194 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 57.61 % ) " "Info: Total interconnect delay = 5.700 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.894 ns" { Serck transmittr:transmitter|SrialData~0 Serot } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.894 ns" { Serck {} Serck~combout {} transmittr:transmitter|SrialData~0 {} Serot {} } { 0.000ns 0.000ns 3.488ns 2.212ns } { 0.000ns 1.132ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "InputLayer:ILE\|TimingManager:timemanager\|Sig_En HREF pclk 2.783 ns register " "Info: th for register \"InputLayer:ILE\|TimingManager:timemanager\|Sig_En\" (data pin = \"HREF\", clock pin = \"pclk\") is 2.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.487 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.437 ns) + CELL(0.918 ns) 7.487 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X3_Y5_N2 4 " "Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y5_N2; Fanout = 4; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.355 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.38 % ) " "Info: Total cell delay = 2.050 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.62 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.925 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/GTS-SS/Verilog1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.732 ns) + CELL(1.061 ns) 4.925 ns InputLayer:ILE\|TimingManager:timemanager\|Sig_En 2 REG LC_X3_Y5_N2 4 " "Info: 2: + IC(2.732 ns) + CELL(1.061 ns) = 4.925 ns; Loc. = LC_X3_Y5_N2; Fanout = 4; REG Node = 'InputLayer:ILE\|TimingManager:timemanager\|Sig_En'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.793 ns" { HREF InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "/home/ioriveur/GTS-SS/NewBufctrl.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 44.53 % ) " "Info: Total cell delay = 2.193 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.732 ns ( 55.47 % ) " "Info: Total interconnect delay = 2.732 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.925 ns" { HREF InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.925 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 2.732ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.487 ns" { pclk InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.487 ns" { pclk {} pclk~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.437ns } { 0.000ns 1.132ns 0.918ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.925 ns" { HREF InputLayer:ILE|TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.925 ns" { HREF {} HREF~combout {} InputLayer:ILE|TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 2.732ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 01:24:13 2011 " "Info: Processing ended: Mon Feb 21 01:24:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
