#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c76bd64c80 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_000001c76bd62170 .functor BUFZ 32, L_000001c76bdf56d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c76bd621e0 .functor BUFZ 32, L_000001c76bdf4eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c76bdf4730_0 .var "ALUControl", 2 0;
v000001c76bdf3bf0_0 .net "Overflow", 0 0, L_000001c76bd61fb0;  1 drivers
v000001c76bdf4f50_0 .net "Result", 31 0, v000001c76bd99940_0;  1 drivers
v000001c76bdf42d0_0 .net "Zero", 0 0, L_000001c76bdf5270;  1 drivers
v000001c76bdf3ab0_0 .net *"_ivl_0", 31 0, L_000001c76bdf56d0;  1 drivers
v000001c76bdf5450_0 .net *"_ivl_10", 3 0, L_000001c76bdf3fb0;  1 drivers
L_000001c76bea0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c76bdf38d0_0 .net *"_ivl_13", 1 0, L_000001c76bea0430;  1 drivers
v000001c76bdf5310_0 .net *"_ivl_2", 3 0, L_000001c76bdf45f0;  1 drivers
L_000001c76bea03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c76bdf44b0_0 .net *"_ivl_5", 1 0, L_000001c76bea03e8;  1 drivers
v000001c76bdf3e70_0 .net *"_ivl_8", 31 0, L_000001c76bdf4eb0;  1 drivers
v000001c76bdf4370_0 .var "addr1", 1 0;
v000001c76bdf4690_0 .var "addr2", 1 0;
v000001c76bdf47d0_0 .var "addr3", 1 0;
v000001c76bdf54f0_0 .var "clk", 0 0;
v000001c76bdf4d70_0 .var "rst", 0 0;
v000001c76bdf5590_0 .net "valA", 31 0, L_000001c76bd62170;  1 drivers
v000001c76bdf4ff0_0 .net "valB", 31 0, L_000001c76bd621e0;  1 drivers
v000001c76bdf3b50_0 .var "wr", 0 0;
L_000001c76bdf56d0 .array/port v000001c76bd98a40, L_000001c76bdf45f0;
L_000001c76bdf45f0 .concat [ 2 2 0 0], v000001c76bdf4370_0, L_000001c76bea03e8;
L_000001c76bdf4eb0 .array/port v000001c76bd98a40, L_000001c76bdf3fb0;
L_000001c76bdf3fb0 .concat [ 2 2 0 0], v000001c76bdf4690_0, L_000001c76bea0430;
S_000001c76be9d910 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000001c76bd64c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v000001c76bdf3120_0 .net "ALUControl", 2 0, v000001c76bdf4730_0;  1 drivers
v000001c76bdf2220_0 .net "Overflow", 0 0, L_000001c76bd61fb0;  alias, 1 drivers
v000001c76bdf1960_0 .net "Result", 31 0, v000001c76bd99940_0;  alias, 1 drivers
v000001c76bdf2c20_0 .net "Zero", 0 0, L_000001c76bdf5270;  alias, 1 drivers
v000001c76bdf1d20_0 .net "addr1", 1 0, v000001c76bdf4370_0;  1 drivers
v000001c76bdf2040_0 .net "addr2", 1 0, v000001c76bdf4690_0;  1 drivers
v000001c76bdf2fe0_0 .net "addr3", 1 0, v000001c76bdf47d0_0;  1 drivers
v000001c76bdf3260_0 .net "clk", 0 0, v000001c76bdf54f0_0;  1 drivers
v000001c76bdf20e0_0 .net "data1", 31 0, L_000001c76bd62b10;  1 drivers
v000001c76bdf2180_0 .net "data2", 31 0, L_000001c76bd62560;  1 drivers
v000001c76bdf4190_0 .net "rst", 0 0, v000001c76bdf4d70_0;  1 drivers
v000001c76bdf4410_0 .net "wr", 0 0, v000001c76bdf3b50_0;  1 drivers
S_000001c76be9daa0 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000001c76be9d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000001c76bd62b10 .functor BUFZ 32, L_000001c76bdf3970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c76bd62560 .functor BUFZ 32, L_000001c76bdf3a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c76bd993a0_0 .net *"_ivl_0", 31 0, L_000001c76bdf3970;  1 drivers
v000001c76bd99c60_0 .net *"_ivl_10", 3 0, L_000001c76bdf4c30;  1 drivers
L_000001c76bea00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c76bd99e40_0 .net *"_ivl_13", 1 0, L_000001c76bea00d0;  1 drivers
v000001c76bd99260_0 .net *"_ivl_2", 3 0, L_000001c76bdf4550;  1 drivers
L_000001c76bea0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c76bd994e0_0 .net *"_ivl_5", 1 0, L_000001c76bea0088;  1 drivers
v000001c76bd984a0_0 .net *"_ivl_8", 31 0, L_000001c76bdf3a10;  1 drivers
v000001c76bd98220_0 .net "addr1", 1 0, v000001c76bdf4370_0;  alias, 1 drivers
v000001c76bd99440_0 .net "addr2", 1 0, v000001c76bdf4690_0;  alias, 1 drivers
v000001c76bd98d60_0 .net "addr3", 1 0, v000001c76bdf47d0_0;  alias, 1 drivers
v000001c76bd98540_0 .net "clk", 0 0, v000001c76bdf54f0_0;  alias, 1 drivers
v000001c76bd99620_0 .net "data1", 31 0, L_000001c76bd62b10;  alias, 1 drivers
v000001c76bd98cc0_0 .net "data2", 31 0, L_000001c76bd62560;  alias, 1 drivers
v000001c76bd989a0_0 .net "data3", 31 0, v000001c76bd99940_0;  alias, 1 drivers
v000001c76bd98a40 .array "register", 0 3, 31 0;
v000001c76bd982c0_0 .net "rst", 0 0, v000001c76bdf4d70_0;  alias, 1 drivers
v000001c76bd99080_0 .net "wr", 0 0, v000001c76bdf3b50_0;  alias, 1 drivers
E_000001c76bd8f030 .event posedge, v000001c76bd98540_0;
L_000001c76bdf3970 .array/port v000001c76bd98a40, L_000001c76bdf4550;
L_000001c76bdf4550 .concat [ 2 2 0 0], v000001c76bdf4370_0, L_000001c76bea0088;
L_000001c76bdf3a10 .array/port v000001c76bd98a40, L_000001c76bdf4c30;
L_000001c76bdf4c30 .concat [ 2 2 0 0], v000001c76bdf4690_0, L_000001c76bea00d0;
S_000001c76bd78930 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000001c76be9d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v000001c76bdf27c0_0 .net "A", 31 0, L_000001c76bd62b10;  alias, 1 drivers
v000001c76bdf2e00_0 .net "ALUControl", 2 0, v000001c76bdf4730_0;  alias, 1 drivers
v000001c76bdf3440_0 .net "B", 31 0, L_000001c76bd62560;  alias, 1 drivers
v000001c76bdf2360_0 .net "B_mux", 31 0, L_000001c76bdf49b0;  1 drivers
v000001c76bdf1aa0_0 .net "Bnot", 31 0, L_000001c76bd62480;  1 drivers
v000001c76bdf1dc0_0 .net "Cout", 0 0, L_000001c76bdf53b0;  1 drivers
v000001c76bdf1c80_0 .net "LT", 31 0, L_000001c76bdf3dd0;  1 drivers
v000001c76bdf2680_0 .net "LT_1", 0 0, L_000001c76bd62100;  1 drivers
v000001c76bdf3300_0 .net "Overflow", 0 0, L_000001c76bd61fb0;  alias, 1 drivers
v000001c76bdf2f40_0 .net "Result", 31 0, v000001c76bd99940_0;  alias, 1 drivers
v000001c76bdf3580_0 .net "Sum", 31 0, L_000001c76bdf3c90;  1 drivers
v000001c76bdf36c0_0 .net "Zero", 0 0, L_000001c76bdf5270;  alias, 1 drivers
L_000001c76bea0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c76bdf2900_0 .net/2u *"_ivl_16", 31 0, L_000001c76bea0310;  1 drivers
v000001c76bdf31c0_0 .net *"_ivl_18", 0 0, L_000001c76bdf4cd0;  1 drivers
L_000001c76bea0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c76bdf1e60_0 .net/2u *"_ivl_20", 0 0, L_000001c76bea0358;  1 drivers
L_000001c76bea03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c76bdf1fa0_0 .net/2u *"_ivl_22", 0 0, L_000001c76bea03a0;  1 drivers
v000001c76bdf2ae0_0 .net "and_Result", 31 0, L_000001c76bd62640;  1 drivers
v000001c76bdf2cc0_0 .net "or_Result", 31 0, L_000001c76bd62790;  1 drivers
L_000001c76bdf4a50 .part v000001c76bdf4730_0, 0, 1;
L_000001c76bdf4230 .part v000001c76bdf4730_0, 0, 1;
L_000001c76bdf4050 .part L_000001c76bd62b10, 31, 1;
L_000001c76bdf4870 .part L_000001c76bd62560, 31, 1;
L_000001c76bdf3f10 .part L_000001c76bdf3c90, 31, 1;
L_000001c76bdf4cd0 .cmp/eq 32, v000001c76bd99940_0, L_000001c76bea0310;
L_000001c76bdf5270 .functor MUXZ 1, L_000001c76bea03a0, L_000001c76bea0358, L_000001c76bdf4cd0, C4<>;
S_000001c76bd78ac0 .scope module, "adder" "Adder" 5 43, 6 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001c76bd98ae0_0 .net "A", 31 0, L_000001c76bd62b10;  alias, 1 drivers
v000001c76bd98680_0 .net "B", 31 0, L_000001c76bdf49b0;  alias, 1 drivers
v000001c76bd98b80_0 .net "Cin", 0 0, L_000001c76bdf4230;  1 drivers
v000001c76bd99bc0_0 .net "Cout", 0 0, L_000001c76bdf53b0;  alias, 1 drivers
v000001c76bd99580_0 .net "Sum", 31 0, L_000001c76bdf3c90;  alias, 1 drivers
L_000001c76bea0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c76bd98e00_0 .net *"_ivl_10", 0 0, L_000001c76bea0160;  1 drivers
v000001c76bd98360_0 .net *"_ivl_11", 32 0, L_000001c76bdf4af0;  1 drivers
v000001c76bd99a80_0 .net *"_ivl_13", 32 0, L_000001c76bdf51d0;  1 drivers
L_000001c76bea01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c76bd98ea0_0 .net *"_ivl_16", 31 0, L_000001c76bea01a8;  1 drivers
v000001c76bd99d00_0 .net *"_ivl_17", 32 0, L_000001c76bdf5630;  1 drivers
v000001c76bd98860_0 .net *"_ivl_3", 32 0, L_000001c76bdf3d30;  1 drivers
L_000001c76bea0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c76bd996c0_0 .net *"_ivl_6", 0 0, L_000001c76bea0118;  1 drivers
v000001c76bd99760_0 .net *"_ivl_7", 32 0, L_000001c76bdf40f0;  1 drivers
L_000001c76bdf53b0 .part L_000001c76bdf5630, 32, 1;
L_000001c76bdf3c90 .part L_000001c76bdf5630, 0, 32;
L_000001c76bdf3d30 .concat [ 32 1 0 0], L_000001c76bd62b10, L_000001c76bea0118;
L_000001c76bdf40f0 .concat [ 32 1 0 0], L_000001c76bdf49b0, L_000001c76bea0160;
L_000001c76bdf4af0 .arith/sum 33, L_000001c76bdf3d30, L_000001c76bdf40f0;
L_000001c76bdf51d0 .concat [ 1 32 0 0], L_000001c76bdf4230, L_000001c76bea01a8;
L_000001c76bdf5630 .arith/sum 33, L_000001c76bdf4af0, L_000001c76bdf51d0;
S_000001c76bd84250 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001c76bd62640 .functor AND 32, L_000001c76bd62b10, L_000001c76bd62560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c76bd98180_0 .net "A", 31 0, L_000001c76bd62b10;  alias, 1 drivers
v000001c76bd98f40_0 .net "B", 31 0, L_000001c76bd62560;  alias, 1 drivers
v000001c76bd99120_0 .net "Result", 31 0, L_000001c76bd62640;  alias, 1 drivers
S_000001c76bd843e0 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v000001c76bd991c0_0 .net "in0", 31 0, L_000001c76bdf3c90;  alias, 1 drivers
v000001c76bd99300_0 .net "in1", 31 0, L_000001c76bdf3c90;  alias, 1 drivers
v000001c76bd987c0_0 .net "in2", 31 0, L_000001c76bd62640;  alias, 1 drivers
v000001c76bd985e0_0 .net "in3", 31 0, L_000001c76bd62790;  alias, 1 drivers
L_000001c76bea0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c76bd99ee0_0 .net "in4", 31 0, L_000001c76bea0238;  1 drivers
v000001c76bd98400_0 .net "in5", 31 0, L_000001c76bdf3dd0;  alias, 1 drivers
L_000001c76bea0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c76bd99800_0 .net "in6", 31 0, L_000001c76bea0280;  1 drivers
L_000001c76bea02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c76bd998a0_0 .net "in7", 31 0, L_000001c76bea02c8;  1 drivers
v000001c76bd99940_0 .var "out", 31 0;
v000001c76bd98900_0 .net "sel", 2 0, v000001c76bdf4730_0;  alias, 1 drivers
E_000001c76bd8f330/0 .event anyedge, v000001c76bd98900_0, v000001c76bd99580_0, v000001c76bd99580_0, v000001c76bd99120_0;
E_000001c76bd8f330/1 .event anyedge, v000001c76bd985e0_0, v000001c76bd99ee0_0, v000001c76bd98400_0, v000001c76bd99800_0;
E_000001c76bd8f330/2 .event anyedge, v000001c76bd998a0_0;
E_000001c76bd8f330 .event/or E_000001c76bd8f330/0, E_000001c76bd8f330/1, E_000001c76bd8f330/2;
S_000001c76bd78e60 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v000001c76bd999e0_0 .net "a", 31 0, L_000001c76bd62560;  alias, 1 drivers
v000001c76bd99b20_0 .net "b", 31 0, L_000001c76bd62480;  alias, 1 drivers
v000001c76bd99da0_0 .net "sel", 0 0, L_000001c76bdf4a50;  1 drivers
v000001c76bd98720_0 .net "y", 31 0, L_000001c76bdf49b0;  alias, 1 drivers
L_000001c76bdf49b0 .functor MUXZ 32, L_000001c76bd62560, L_000001c76bd62480, L_000001c76bdf4a50, C4<>;
S_000001c76bd78ff0 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_000001c76bd62480 .functor NOT 32, L_000001c76bd62560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c76bdf22c0_0 .net "A", 31 0, L_000001c76bd62560;  alias, 1 drivers
v000001c76bdf3620_0 .net "Result", 31 0, L_000001c76bd62480;  alias, 1 drivers
S_000001c76bd6e2e0 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001c76bd62790 .functor OR 32, L_000001c76bd62b10, L_000001c76bd62560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c76bdf24a0_0 .net "A", 31 0, L_000001c76bd62b10;  alias, 1 drivers
v000001c76bdf33a0_0 .net "B", 31 0, L_000001c76bd62560;  alias, 1 drivers
v000001c76bdf1f00_0 .net "Result", 31 0, L_000001c76bd62790;  alias, 1 drivers
S_000001c76bd6e470 .scope module, "slt" "SLT" 5 64, 12 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_000001c76bd61df0 .functor XOR 1, L_000001c76bdf4b90, L_000001c76bdf4870, C4<0>, C4<0>;
L_000001c76bd62800 .functor XOR 1, L_000001c76bd61df0, L_000001c76bdf4050, C4<0>, C4<0>;
L_000001c76bd61e60 .functor NOT 1, L_000001c76bd62800, C4<0>, C4<0>, C4<0>;
L_000001c76bd62a30 .functor XOR 1, L_000001c76bdf3f10, L_000001c76bdf4050, C4<0>, C4<0>;
L_000001c76bd61ed0 .functor NOT 1, L_000001c76bdf4e10, C4<0>, C4<0>, C4<0>;
L_000001c76bd61f40 .functor AND 1, L_000001c76bd61e60, L_000001c76bd62a30, C4<1>, C4<1>;
L_000001c76bd61fb0 .functor AND 1, L_000001c76bd61f40, L_000001c76bd61ed0, C4<1>, C4<1>;
L_000001c76bd62100 .functor XOR 1, L_000001c76bdf3f10, L_000001c76bd61fb0, C4<0>, C4<0>;
v000001c76bdf1820_0 .net "A", 0 0, L_000001c76bdf4050;  1 drivers
v000001c76bdf2400_0 .net "ALUControl", 2 0, v000001c76bdf4730_0;  alias, 1 drivers
v000001c76bdf2a40_0 .net "B", 0 0, L_000001c76bdf4870;  1 drivers
v000001c76bdf29a0_0 .net "LT", 0 0, L_000001c76bd62100;  alias, 1 drivers
v000001c76bdf3080_0 .net "Overflow", 0 0, L_000001c76bd61fb0;  alias, 1 drivers
v000001c76bdf2540_0 .net "Sum", 0 0, L_000001c76bdf3f10;  1 drivers
v000001c76bdf2720_0 .net *"_ivl_1", 0 0, L_000001c76bdf4b90;  1 drivers
v000001c76bdf2b80_0 .net *"_ivl_11", 0 0, L_000001c76bdf4e10;  1 drivers
v000001c76bdf2ea0_0 .net *"_ivl_14", 0 0, L_000001c76bd61f40;  1 drivers
v000001c76bdf2860_0 .net *"_ivl_2", 0 0, L_000001c76bd61df0;  1 drivers
v000001c76bdf2d60_0 .net *"_ivl_4", 0 0, L_000001c76bd62800;  1 drivers
v000001c76bdf1b40_0 .net "gate1", 0 0, L_000001c76bd61e60;  1 drivers
v000001c76bdf1a00_0 .net "gate2", 0 0, L_000001c76bd62a30;  1 drivers
v000001c76bdf25e0_0 .net "gate3", 0 0, L_000001c76bd61ed0;  1 drivers
L_000001c76bdf4b90 .part v000001c76bdf4730_0, 0, 1;
L_000001c76bdf4e10 .part v000001c76bdf4730_0, 1, 1;
S_000001c76bd70110 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_000001c76bd78930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001c76bea01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c76bdf18c0_0 .net/2u *"_ivl_0", 30 0, L_000001c76bea01f0;  1 drivers
v000001c76bdf1be0_0 .net "in", 0 0, L_000001c76bd62100;  alias, 1 drivers
v000001c76bdf34e0_0 .net "out", 31 0, L_000001c76bdf3dd0;  alias, 1 drivers
L_000001c76bdf3dd0 .concat [ 1 31 0 0], L_000001c76bd62100, L_000001c76bea01f0;
    .scope S_000001c76be9daa0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c76bd98a40, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001c76be9daa0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c76bd98a40, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001c76be9daa0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c76bd98a40, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001c76be9daa0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c76bd98a40, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001c76be9daa0;
T_4 ;
    %wait E_000001c76bd8f030;
    %load/vec4 v000001c76bd982c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c76bd98a40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c76bd98a40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c76bd98a40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c76bd98a40, 0, 4;
T_4.0 ;
    %load/vec4 v000001c76bd99080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c76bd989a0_0;
    %load/vec4 v000001c76bd98d60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c76bd98a40, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c76bd843e0;
T_5 ;
    %wait E_000001c76bd8f330;
    %load/vec4 v000001c76bd98900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001c76bd991c0_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001c76bd99300_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001c76bd987c0_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001c76bd985e0_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001c76bd99ee0_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001c76bd98400_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001c76bd99800_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001c76bd998a0_0;
    %store/vec4 v000001c76bd99940_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c76bd64c80;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c76bd64c80 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v000001c76bdf4730_0, v000001c76bdf4370_0, v000001c76bdf4690_0, v000001c76bdf47d0_0, v000001c76bdf5590_0, v000001c76bdf4ff0_0, v000001c76bdf4f50_0, v000001c76bdf42d0_0, v000001c76bdf3bf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf4d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf3b50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c76bdf4730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c76bdf3b50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c76bdf4370_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c76bdf4690_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c76bdf47d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf3b50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c76bdf4730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c76bdf3b50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c76bdf4370_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c76bdf4690_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c76bdf47d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c76bdf54f0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_B_1.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
