// Seed: 3245027874
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input tri0 id_3,
    output id_4,
    input logic id_5,
    output logic id_6
);
  type_12(
      id_5, id_3[1]
  );
endmodule
