Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot POC_test_func_impl xil_defaultlib.POC_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'print_button' on this module [X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v:39]
ERROR: [VRFC 10-3180] cannot find port 'print_flag' on this module [X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v:38]
ERROR: [VRFC 10-3180] cannot find port 'Switch' on this module [X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
