{"Source Block": ["oh/common/hdl/edgealign.v@30:45@HdlStmProcess", "\n   reg \t  clk45;\n   reg \t  clk135;\n   reg \t  firstedge;\n\n   always @ (negedge fastclk) \n     begin\n\tclk45     <= slowclk;\n\tclk135    <= clk45;\n\tfirstedge <= ~clk45 & ~clk135;\n     end\n\n  //TODO: parametrized based on 1/N ratios?\n   \nendmodule // edgealign\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[37, "\tclk45     <= slowclk;\n"], [38, "\tclk135    <= clk45;\n"], [39, "\tfirstedge <= ~clk45 & ~clk135;\n"]], "Add": [[35, "     clk45     <= slowclk;\n"], [35, "   always @ (posedge fastclk) \n"], [39, "\tclk90     <= clk45;\n"], [39, "\tfirstedge <= ~clk45 & clk90;\n"]]}}