

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Thu Jun 14 08:46:20 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 3.82ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %a_V)"
ST_1 : Operation 3 [1/1] (2.45ns)   --->   "%tmp = icmp sgt i24 %a_V_read, 0" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i24 %a_V_read to i23" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]
ST_1 : Operation 5 [1/1] (1.37ns)   --->   "%agg_result_V = select i1 %tmp, i23 %tmp_1, i23 0" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "ret i23 %agg_result_V" [/home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.82ns
The critical path consists of the following:
	wire read on port 'a_V' [2]  (0 ns)
	'icmp' operation ('tmp', /home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14) [3]  (2.45 ns)
	'select' operation ('agg_result_V', /home/sergiu/git/lic/hls/workspace/conv/headers/activations.h:14) [5]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
