// Seed: 1558418718
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  logic [7:0] id_3;
  wire id_4;
  assign #1 id_3[-1] = -1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4
);
  wire [-1 : 1] id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
module module_2;
  wor id_1 = -1;
  localparam id_2 = 1;
endmodule
module module_3 (
    input tri0 id_0
);
  wire id_2;
  module_2 modCall_1 ();
endmodule
