

================================================================
== Vivado HLS Report for 'floor'
================================================================
* Date:           Sat Aug  1 16:46:08 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.054|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    283|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      23|     12|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     167|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     190|    295|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |mask_table1_U  |floor_mask_table1  |        0|  23|  12|    32|   23|     1|          736|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                   |        0|  23|  12|    32|   23|     1|          736|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_5_fu_127_p2             |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_i_fu_231_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_i_fu_252_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_247_p2                  |    and   |      0|  0|   2|           1|           1|
    |xs_sig_V_fu_178_p2             |    and   |      0|  0|  23|          23|          23|
    |xs_sign_V_fu_167_p2            |    and   |      0|  0|   2|           1|           1|
    |notlhs_i_fu_194_p2             |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_i_fu_199_p2             |   icmp   |      0|  0|  11|           8|           1|
    |tmp_3_i_fu_111_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_i_fu_106_p2                |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|   2|           1|           1|
    |sel_tmp2_demorgan_i_fu_211_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp8_i_fu_243_p2           |    or    |      0|  0|   2|           1|           1|
    |ap_return                      |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_v_i_fu_215_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp6_i_fu_236_p3           |  select  |      0|  0|  32|           1|          32|
    |xs_exp_V_fu_161_p3             |  select  |      0|  0|   8|           1|           8|
    |xs_sig_V_1_fu_155_p3           |  select  |      0|  0|  23|           1|          23|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_i_fu_226_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_18_fu_172_p2             |    xor   |      0|  0|  23|          23|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 283|         140|         213|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |notlhs_i_reg_321                  |   1|   0|    1|          0|
    |notrhs_i_reg_326                  |   1|   0|    1|          0|
    |p_Result_8_reg_316                |  32|   0|   32|          0|
    |p_Result_s_reg_270                |   1|   0|    1|          0|
    |p_Result_s_reg_270_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_i_reg_310                   |   1|   0|    1|          0|
    |tmp_3_reg_298                     |  31|   0|   31|          0|
    |tmp_V_1_reg_287                   |  23|   0|   23|          0|
    |tmp_V_reg_279                     |   8|   0|    8|          0|
    |tmp_i_reg_303                     |   1|   0|    1|          0|
    |x_read_reg_265                    |  32|   0|   32|          0|
    |x_read_reg_265_pp0_iter1_reg      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 167|   0|  167|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     floor    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     floor    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     floor    | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     floor    | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:5]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_read to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 5 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 6 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 7 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 8 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 27) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:30->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 9 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i5 %index_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 10 'zext' 'tmp_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_6_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 11 'getelementptr' 'mask_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (3.25ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 12 'load' 'mask' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %p_Val2_s to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 13 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%tmp_i = icmp ult i8 %tmp_V, 127" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 14 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.55ns)   --->   "%tmp_3_i = icmp ugt i8 %tmp_V, -106" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:23->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 15 'icmp' 'tmp_3_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/2] (3.25ns)   --->   "%mask = load i23* %mask_table1_addr, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 16 'load' 'mask' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mask_cast_i = zext i23 %mask to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 17 'zext' 'mask_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 true, i31 %tmp_3) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 18 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%p_Val2_5 = add i32 %mask_cast_i, %p_Result_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 19 'add' 'p_Val2_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 20 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:322->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:324->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 21 'partselect' 'tmp_V_2' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_V_3 = trunc i32 %p_Val2_5 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:323->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:324->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 22 'trunc' 'tmp_V_3' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%xs_sig_V_1 = select i1 %p_Result_s, i23 %tmp_V_3, i23 %tmp_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 23 'select' 'xs_sig_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%xs_exp_V = select i1 %p_Result_s, i8 %tmp_V_2, i8 %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 24 'select' 'xs_exp_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%xs_sign_V = and i1 %p_Result_s, %p_Result_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 25 'and' 'xs_sign_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_i_18 = xor i23 %mask, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:38->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 26 'xor' 'tmp_i_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%xs_sig_V = and i23 %xs_sig_V_1, %tmp_i_18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:38->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 27 'and' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %xs_sign_V, i8 %xs_exp_V, i23 %xs_sig_V) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:39->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 28 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 1.24>
ST_2 : Operation 29 [1/1] (2.44ns)   --->   "%notlhs_i = icmp ne i23 %tmp_V_1, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 29 'icmp' 'notlhs_i' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.55ns)   --->   "%notrhs_i = icmp ne i8 %tmp_V, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 30 'icmp' 'notrhs_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%p_Result_5 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 31 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp2_demorgan_i = or i1 %tmp_i, %tmp_3_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:23->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 32 'or' 'sel_tmp2_demorgan_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp3_v_i = select i1 %sel_tmp2_demorgan_i, i32 %p_Result_5, i32 %p_Result_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 33 'select' 'sel_tmp3_v_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3_i = bitcast i32 %sel_tmp3_v_i to float" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 34 'bitcast' 'sel_tmp3_i' <Predicate = true> <Delay = 0.97>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp4_i = xor i1 %tmp_i, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 35 'xor' 'sel_tmp4_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp5_i = and i1 %tmp_3_i, %sel_tmp4_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:23->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 36 'and' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp6_i = select i1 %sel_tmp5_i, float %x_read, float %sel_tmp3_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 37 'select' 'sel_tmp6_i' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_i)   --->   "%sel_tmp8_i = or i1 %notrhs_i, %notlhs_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 38 'or' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_i)   --->   "%tmp = and i1 %p_Result_s, %sel_tmp8_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 39 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_i)   --->   "%sel_tmp9_i = and i1 %tmp, %tmp_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 40 'and' 'sel_tmp9_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_i = select i1 %sel_tmp9_i, float -1.000000e+00, float %sel_tmp6_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 41 'select' 'p_i' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "ret float %p_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/floorfloat.cpp:6]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read              (read          ) [ 0111]
p_Val2_s            (bitcast       ) [ 0000]
p_Result_s          (bitselect     ) [ 0111]
tmp_V               (partselect    ) [ 0110]
tmp_V_1             (trunc         ) [ 0110]
index_V             (partselect    ) [ 0000]
tmp_6_i             (zext          ) [ 0000]
mask_table1_addr    (getelementptr ) [ 0110]
tmp_3               (trunc         ) [ 0110]
tmp_i               (icmp          ) [ 0101]
tmp_3_i             (icmp          ) [ 0101]
mask                (load          ) [ 0000]
mask_cast_i         (zext          ) [ 0000]
p_Result_6          (bitconcatenate) [ 0000]
p_Val2_5            (add           ) [ 0000]
p_Result_7          (bitselect     ) [ 0000]
tmp_V_2             (partselect    ) [ 0000]
tmp_V_3             (trunc         ) [ 0000]
xs_sig_V_1          (select        ) [ 0000]
xs_exp_V            (select        ) [ 0000]
xs_sign_V           (and           ) [ 0000]
tmp_i_18            (xor           ) [ 0000]
xs_sig_V            (and           ) [ 0000]
p_Result_8          (bitconcatenate) [ 0101]
notlhs_i            (icmp          ) [ 0101]
notrhs_i            (icmp          ) [ 0101]
p_Result_5          (bitconcatenate) [ 0000]
sel_tmp2_demorgan_i (or            ) [ 0000]
sel_tmp3_v_i        (select        ) [ 0000]
sel_tmp3_i          (bitcast       ) [ 0000]
sel_tmp4_i          (xor           ) [ 0000]
sel_tmp5_i          (and           ) [ 0000]
sel_tmp6_i          (select        ) [ 0000]
sel_tmp8_i          (or            ) [ 0000]
tmp                 (and           ) [ 0000]
sel_tmp9_i          (and           ) [ 0000]
p_i                 (select        ) [ 0000]
StgValue_42         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mask_table1_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="23" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="5" slack="0"/>
<pin id="57" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="p_Val2_s_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="p_Result_s_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="6" slack="0"/>
<pin id="69" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_V_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="0" index="3" bw="6" slack="0"/>
<pin id="78" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_V_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="index_V_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="6" slack="0"/>
<pin id="92" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_6_i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_3_i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mask_cast_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="23" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_cast_i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Result_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="31" slack="1"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Val2_5_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="23" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Result_7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_V_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_V_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xs_sig_V_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="23" slack="0"/>
<pin id="158" dir="0" index="2" bw="23" slack="1"/>
<pin id="159" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="xs_exp_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="1"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="xs_sign_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sign_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_i_18_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="23" slack="0"/>
<pin id="174" dir="0" index="1" bw="23" slack="0"/>
<pin id="175" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_18/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xs_sig_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="23" slack="0"/>
<pin id="180" dir="0" index="1" bw="23" slack="0"/>
<pin id="181" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Result_8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="23" slack="0"/>
<pin id="189" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="notlhs_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="23" slack="1"/>
<pin id="196" dir="0" index="1" bw="23" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="notrhs_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="2"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sel_tmp2_demorgan_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="1" slack="1"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan_i/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sel_tmp3_v_i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_v_i/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sel_tmp3_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp3_i/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sel_tmp4_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4_i/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sel_tmp5_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5_i/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sel_tmp6_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sel_tmp8_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="1" slack="1"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8_i/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="2"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sel_tmp9_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="1"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9_i/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="x_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="p_Result_s_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_V_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="1"/>
<pin id="289" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="mask_table1_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="1"/>
<pin id="300" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_3_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_Result_8_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="321" class="1005" name="notlhs_i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs_i "/>
</bind>
</comp>

<comp id="326" class="1005" name="notrhs_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="64"><net_src comp="42" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="61" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="86"><net_src comp="61" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="61" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="87" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="105"><net_src comp="61" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="55" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="116" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="127" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="127" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="141" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="133" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="55" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="155" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="167" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="161" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="178" pin="2"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="204" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="222" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="236" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="42" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="273"><net_src comp="65" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="282"><net_src comp="73" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="290"><net_src comp="83" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="296"><net_src comp="48" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="301"><net_src comp="102" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="306"><net_src comp="106" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="313"><net_src comp="111" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="319"><net_src comp="184" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="324"><net_src comp="194" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="329"><net_src comp="199" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: mask_table1 | {}
 - Input state : 
	Port: floor : x | {1 }
	Port: floor : mask_table1 | {1 2 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		index_V : 1
		tmp_6_i : 2
		mask_table1_addr : 3
		mask : 4
		tmp_3 : 1
	State 2
		mask_cast_i : 1
		p_Val2_5 : 2
		p_Result_7 : 3
		tmp_V_2 : 3
		tmp_V_3 : 3
		xs_sig_V_1 : 4
		xs_exp_V : 4
		xs_sign_V : 4
		tmp_i_18 : 1
		xs_sig_V : 5
		p_Result_8 : 5
	State 3
		sel_tmp3_i : 1
		sel_tmp6_i : 2
		p_i : 3
		StgValue_42 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      xs_sig_V_1_fu_155     |    0    |    23   |
|          |       xs_exp_V_fu_161      |    0    |    8    |
|  select  |     sel_tmp3_v_i_fu_215    |    0    |    32   |
|          |      sel_tmp6_i_fu_236     |    0    |    32   |
|          |         p_i_fu_257         |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |        tmp_i_fu_106        |    0    |    11   |
|   icmp   |       tmp_3_i_fu_111       |    0    |    11   |
|          |       notlhs_i_fu_194      |    0    |    18   |
|          |       notrhs_i_fu_199      |    0    |    11   |
|----------|----------------------------|---------|---------|
|    add   |       p_Val2_5_fu_127      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |      xs_sign_V_fu_167      |    0    |    2    |
|          |       xs_sig_V_fu_178      |    0    |    23   |
|    and   |      sel_tmp5_i_fu_231     |    0    |    2    |
|          |         tmp_fu_247         |    0    |    2    |
|          |      sel_tmp9_i_fu_252     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |       tmp_i_18_fu_172      |    0    |    23   |
|          |      sel_tmp4_i_fu_226     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    | sel_tmp2_demorgan_i_fu_211 |    0    |    2    |
|          |      sel_tmp8_i_fu_243     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |      x_read_read_fu_42     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_65      |    0    |    0    |
|          |      p_Result_7_fu_133     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_V_fu_73        |    0    |    0    |
|partselect|        index_V_fu_87       |    0    |    0    |
|          |       tmp_V_2_fu_141       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_V_1_fu_83       |    0    |    0    |
|   trunc  |        tmp_3_fu_102        |    0    |    0    |
|          |       tmp_V_3_fu_151       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_6_i_fu_97       |    0    |    0    |
|          |     mask_cast_i_fu_116     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_6_fu_120     |    0    |    0    |
|bitconcatenate|      p_Result_8_fu_184     |    0    |    0    |
|          |      p_Result_5_fu_204     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   277   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|mask_table1_addr_reg_293|    5   |
|    notlhs_i_reg_321    |    1   |
|    notrhs_i_reg_326    |    1   |
|   p_Result_8_reg_316   |   32   |
|   p_Result_s_reg_270   |    1   |
|     tmp_3_i_reg_310    |    1   |
|      tmp_3_reg_298     |   31   |
|     tmp_V_1_reg_287    |   23   |
|      tmp_V_reg_279     |    8   |
|      tmp_i_reg_303     |    1   |
|     x_read_reg_265     |   32   |
+------------------------+--------+
|          Total         |   136  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   277  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   136  |   286  |
+-----------+--------+--------+--------+
