EESchema Schematic File Version 4
LIBS:freesample-cache
EELAYER 29 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 11
Title "FREESAMPLE Oscilloscope"
Date "2018-12-15"
Rev "0.1"
Comp "Andrew D. Zonenberg / Antikernel Labs"
Comment1 "Top Level"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5650 1800 1650 800 
U 5C0E404A
F0 "External reference clocks" 50
F1 "ext-clocks.sch" 50
F2 "3V3" I L 5650 1850 50 
F3 "GND" I L 5650 2050 50 
F4 "3V0_N" I L 5650 2150 50 
F5 "1V8" I L 5650 1950 50 
F6 "REFCLK_SINGLE_VT" I L 5650 2350 50 
F7 "EXT_CLK_SEL" I L 5650 2450 50 
F8 "PLL_EXTCLK_P" O R 7300 2150 50 
F9 "PLL_EXTCLK_N" O R 7300 2250 50 
F10 "SAMPLE_EXTCLK_P" O R 7300 2450 50 
F11 "SAMPLE_EXTCLK_N" O R 7300 2550 50 
F12 "CDR_EXTCLK_P" O R 7300 1850 50 
F13 "CDR_EXTCLK_N" O R 7300 1950 50 
$EndSheet
$Sheet
S 2750 3100 1100 450 
U 5C157454
F0 "DAC" 50
F1 "dac.sch" 50
F2 "LTRIG_VT" O R 3850 3350 50 
F3 "REFCLK_SINGLE_VT" O R 3850 3150 50 
F4 "ADC_VT" O R 3850 3250 50 
F5 "5V0" I L 2750 3150 50 
F6 "5V0_N" I L 2750 3450 50 
F7 "GND" I L 2750 3350 50 
F8 "3V3" I L 2750 3250 50 
$EndSheet
$Sheet
S 5650 750  1650 800 
U 5C15803C
F0 "CDR" 50
F1 "cdr.sch" 50
F2 "CDR_EXTCLK_P" I R 7300 1500 50 
F3 "CDR_EXTCLK_N" I R 7300 1400 50 
F4 "PLL_CDRCLK_P" O R 7300 800 50 
F5 "PLL_CDRCLK_N" O R 7300 900 50 
F6 "CDR_DIN_P" I L 5650 850 50 
F7 "CDR_DIN_N" I L 5650 950 50 
F8 "1V0" I L 5650 1250 50 
F9 "GND" I L 5650 1350 50 
F10 "1V8" I L 5650 1150 50 
$EndSheet
$Sheet
S 8400 750  1600 1600
U 5C158069
F0 "PLL" 50
F1 "pll.sch" 50
F2 "PLL_CDRCLK_P" I L 8400 800 50 
F3 "PLL_CDRCLK_N" I L 8400 900 50 
F4 "PLL_EXTCLK_P" I L 8400 2150 50 
F5 "PLL_EXTCLK_N" I L 8400 2250 50 
F6 "3V3" I L 8400 1100 50 
F7 "GND" I L 8400 1200 50 
F8 "PLL_SAMPCLK_P" O R 10000 800 50 
F9 "PLL_SAMPCLK_N" O R 10000 900 50 
$EndSheet
$Sheet
S 13250 750  1850 850 
U 5C15809A
F0 "One-Shot" 50
F1 "oneshot.sch" 50
F2 "ADC_LE_P" O R 15100 1300 50 
F3 "ADC_LE_N" O R 15100 1200 50 
F4 "ONESHOT_RST_P" I L 13250 1100 50 
F5 "ONESHOT_RST_N" I L 13250 1200 50 
F6 "ONESHOT_CLK_P" I L 13250 800 50 
F7 "ONESHOT_CLK_N" I L 13250 900 50 
F8 "1V8" I L 13250 1400 50 
F9 "GND" I L 13250 1500 50 
F10 "ONESHOT_TRIGGERED_P" O R 15100 800 50 
F11 "ONESHOT_TRIGGERED_N" O R 15100 900 50 
$EndSheet
$Comp
L conn:CONN_COAXIAL J?
U 1 1 5C201EC1
P 750 850
F 0 "J?" H 703 1088 50  0000 C CNN
F 1 "SMA" H 703 997 50  0000 C CNN
F 2 "" H 750 850 50  0001 C CNN
F 3 "" H 750 850 50  0001 C CNN
	1    750  850 
	-1   0    0    -1  
$EndComp
Text Label 750  1200 0    50   ~ 0
GND
Wire Wire Line
	750  1200 750  1050
Text Label 900  850  0    50   ~ 0
VIN
$Comp
L analog-azonenberg:SPLITTER_SUSUMU_PS R?
U 1 1 5C20338C
P 1350 1000
F 0 "R?" H 1600 1375 50  0000 C CNN
F 1 "PS3216GT2-R50-T1â€Ž" H 1600 1284 50  0000 C CNN
F 2 "" H 1350 1000 50  0001 C CNN
F 3 "" H 1350 1000 50  0001 C CNN
	1    1350 1000
	1    0    0    -1  
$EndComp
Wire Wire Line
	1250 850  900  850 
$Sheet
S 2750 1800 1100 800 
U 5C20498F
F0 "ADC" 50
F1 "adc.sch" 50
F2 "ADC_DIN" I L 2750 1900 50 
F3 "ADC_VT" I L 2750 2000 50 
F4 "3V3" I L 2750 2200 50 
F5 "3V0_N" I L 2750 2500 50 
F6 "GND" I L 2750 2400 50 
F7 "1V8" I L 2750 2300 50 
F8 "ADC_OUT_P" O R 3850 1900 50 
F9 "ADC_OUT_N" O R 3850 2000 50 
F10 "ADC_LE_P" I R 3850 2200 50 
F11 "ADC_LE_N" I R 3850 2300 50 
$EndSheet
Wire Wire Line
	7300 1850 7450 1850
Wire Wire Line
	7450 1850 7450 1500
Wire Wire Line
	7450 1500 7300 1500
Wire Wire Line
	7300 1400 7550 1400
Wire Wire Line
	7550 1400 7550 1950
Wire Wire Line
	7550 1950 7300 1950
$Sheet
S 2750 750  1250 800 
U 5C23AE1C
F0 "Level triggering" 50
F1 "leveltrigger.sch" 50
F2 "LTRIG_DIN" I L 2750 850 50 
F3 "LTRIG_DOUT_P" O R 4000 850 50 
F4 "LTRIG_DOUT_N" O R 4000 950 50 
F5 "3V3" I L 2750 1200 50 
F6 "3V0_N" I L 2750 1500 50 
F7 "GND" I L 2750 1400 50 
F8 "1V8" I L 2750 1300 50 
F9 "LTRIG_VT" I L 2750 950 50 
$EndSheet
Text Label 5550 1150 2    50   ~ 0
1V8
Wire Wire Line
	5550 1150 5650 1150
Text Label 5550 1250 2    50   ~ 0
1V0
Wire Wire Line
	5550 1250 5650 1250
Text Label 5550 1350 2    50   ~ 0
GND
Wire Wire Line
	5550 1350 5650 1350
Wire Wire Line
	1950 850  2750 850 
Text Label 2650 1200 2    50   ~ 0
3V3
Wire Wire Line
	2650 1200 2750 1200
Text Label 2650 1300 2    50   ~ 0
1V8
Text Label 2650 1400 2    50   ~ 0
GND
Text Label 2650 1500 2    50   ~ 0
3V0_N
Wire Wire Line
	2650 1500 2750 1500
Wire Wire Line
	2750 1400 2650 1400
Wire Wire Line
	2650 1300 2750 1300
Text Label 2050 850  0    50   ~ 0
VIN_0
Text Label 2050 950  0    50   ~ 0
VIN_1
Wire Wire Line
	1950 950  2050 950 
Wire Wire Line
	2050 950  2050 1900
Wire Wire Line
	2050 1900 2750 1900
Text Label 2650 2200 2    50   ~ 0
3V3
Text Label 2650 2400 2    50   ~ 0
GND
Text Label 2650 2500 2    50   ~ 0
3V0_N
Text Label 2650 2300 2    50   ~ 0
1V8
Wire Wire Line
	2650 2200 2750 2200
Wire Wire Line
	2750 2300 2650 2300
Wire Wire Line
	2650 2400 2750 2400
Wire Wire Line
	2750 2500 2650 2500
Wire Wire Line
	4000 850  5650 850 
Wire Wire Line
	4000 950  5650 950 
Text Label 2650 950  2    50   ~ 0
LTRIG_VT
Text Label 2650 2000 2    50   ~ 0
ADC_VT
Wire Wire Line
	2650 2000 2750 2000
Wire Wire Line
	2650 950  2750 950 
$Sheet
S 2750 4900 850  1600
U 5C24BB3B
F0 "SoM connectors" 50
F1 "som.sch" 50
$EndSheet
Wire Wire Line
	7300 800  8400 800 
Wire Wire Line
	8400 900  7300 900 
$Sheet
S 2750 3900 850  650 
U 5C204CCA
F0 "Power supply" 50
F1 "psu.sch" 50
F2 "5V0" I R 3600 3950 50 
F3 "3V3" O R 3600 4050 50 
F4 "3V0_N" O R 3600 4350 50 
F5 "1V8" O R 3600 4150 50 
F6 "GND" I L 2750 4050 50 
F7 "1V0" O R 3600 4250 50 
F8 "5V0_N" O R 3600 4450 50 
F9 "12V0" I L 2750 3950 50 
$EndSheet
Text Label 8300 1100 2    50   ~ 0
3V3
Wire Wire Line
	8300 1100 8400 1100
Text Label 8300 1200 2    50   ~ 0
GND
Wire Wire Line
	8300 1200 8400 1200
Wire Wire Line
	7300 2150 8400 2150
Wire Wire Line
	8400 2250 7300 2250
Text Label 4000 1900 0    50   ~ 0
ADC_OUT_P
Wire Wire Line
	4000 1900 3850 1900
Text Label 4000 2000 0    50   ~ 0
ADC_OUT_N
Wire Wire Line
	4000 2000 3850 2000
Text Label 4000 3250 0    50   ~ 0
ADC_VT
Wire Wire Line
	4000 3250 3850 3250
Text Label 4000 3150 0    50   ~ 0
REFCLK_SINGLE_VT
Wire Wire Line
	4000 3150 3850 3150
Text Label 4000 3350 0    50   ~ 0
LTRIG_VT
Wire Wire Line
	4000 3350 3850 3350
Text Label 2650 3150 2    50   ~ 0
5V0
Wire Wire Line
	2650 3150 2750 3150
Text Label 2650 3250 2    50   ~ 0
3V3
Wire Wire Line
	2650 3250 2750 3250
Text Label 2650 3350 2    50   ~ 0
GND
Wire Wire Line
	2650 3350 2750 3350
Text Label 2650 3450 2    50   ~ 0
5V0_N
Wire Wire Line
	2650 3450 2750 3450
Text Label 5550 1850 2    50   ~ 0
3V3
Wire Wire Line
	5650 1850 5550 1850
Text Label 5550 1950 2    50   ~ 0
1V8
Wire Wire Line
	5550 1950 5650 1950
Text Label 5550 2050 2    50   ~ 0
GND
Wire Wire Line
	5550 2050 5650 2050
Text Label 5550 2150 2    50   ~ 0
3V0_N
Wire Wire Line
	5550 2150 5650 2150
Text Label 5550 2350 2    50   ~ 0
REFCLK_SINGLE_VT
Wire Wire Line
	5550 2350 5650 2350
Text Label 5550 2450 2    50   ~ 0
EXT_CLK_SEL
Wire Wire Line
	5550 2450 5650 2450
Wire Wire Line
	3850 2200 4850 2200
Wire Wire Line
	4850 2200 4850 2750
Wire Wire Line
	3850 2300 4750 2300
Wire Wire Line
	4750 2300 4750 2850
$Sheet
S 10450 750  1950 1900
U 5C267736
F0 "Sample clock muxing" 50
F1 "sample-clockmux.sch" 50
F2 "PLL_SAMPCLK_P" I L 10450 800 50 
F3 "PLL_SAMPCLK_N" I L 10450 900 50 
F4 "EXT_SAMPCLK_P" I L 10450 2450 50 
F5 "EXT_SAMPCLK_N" I L 10450 2550 50 
F6 "SAMPLE_CLK_P" O R 12400 800 50 
F7 "SAMPLE_CLK_N" O R 12400 900 50 
$EndSheet
Wire Wire Line
	10450 800  10000 800 
Wire Wire Line
	10000 900  10450 900 
Wire Wire Line
	7300 2450 10450 2450
Wire Wire Line
	10450 2550 7300 2550
Text Label 13150 1100 2    50   ~ 0
ONESHOT_RST_P
Wire Wire Line
	13150 1100 13250 1100
Text Label 13150 1200 2    50   ~ 0
ONESHOT_RST_N
Wire Wire Line
	13250 1200 13150 1200
Text Label 13150 1400 2    50   ~ 0
1V8
Wire Wire Line
	13150 1400 13250 1400
Text Label 13150 1500 2    50   ~ 0
GND
Wire Wire Line
	13150 1500 13250 1500
Wire Wire Line
	12400 800  13250 800 
Wire Wire Line
	13250 900  12400 900 
Text Label 15250 800  0    50   ~ 0
TRIGGERED_P
Wire Wire Line
	15250 800  15100 800 
Text Label 15250 900  0    50   ~ 0
TRIGGERED_N
Wire Wire Line
	15250 900  15100 900 
Text Label 4000 5250 0    50   ~ 0
TRIGGERED_P
Text Label 4000 5350 0    50   ~ 0
TRIGGERED_N
Text Label 4000 5450 0    50   ~ 0
ADC_OUT_P
Text Label 4000 5550 0    50   ~ 0
ADC_OUT_N
Text Label 4000 5650 0    50   ~ 0
EXT_CLK_SEL
Wire Wire Line
	15350 2750 15350 1300
Wire Wire Line
	4850 2750 15350 2750
Wire Wire Line
	15100 1300 15350 1300
Wire Wire Line
	15100 1200 15450 1200
Wire Wire Line
	15450 1200 15450 2850
Wire Wire Line
	4750 2850 15450 2850
$EndSCHEMATC
