|slsRISC_vhdl
Reset => slsRISC_DP_vhdl:DP.Reset
Reset => slsRISC_CU_vhdl:CU.Reset
Reset => sls_IW2ASCII_vhdl:ICdecode.Reset
Clock => slsRISC_DP_vhdl:DP.Clock
Clock => slsRISC_CU_vhdl:CU.Clock
Clock => sls_IW2ASCII_vhdl:ICdecode.Clock
PB1 => slsRISC_DP_vhdl:DP.PB1
SW[0] => slsRISC_DP_vhdl:DP.SW[0]
SW[1] => slsRISC_DP_vhdl:DP.SW[1]
SW[2] => slsRISC_DP_vhdl:DP.SW[2]
SW[3] => slsRISC_DP_vhdl:DP.SW[3]
LEDs[0] << slsRISC_DP_vhdl:DP.LEDs[0]
LEDs[1] << slsRISC_DP_vhdl:DP.LEDs[1]
LEDs[2] << slsRISC_DP_vhdl:DP.LEDs[2]
LEDs[3] << slsRISC_DP_vhdl:DP.LEDs[3]
LEDs[4] << slsRISC_DP_vhdl:DP.LEDs[4]
LEDs[5] << slsRISC_DP_vhdl:DP.LEDs[5]
LEDs[6] << slsRISC_DP_vhdl:DP.LEDs[6]
LEDs[7] << slsRISC_DP_vhdl:DP.LEDs[7]
ICis[0] << sls_IW2ASCII_vhdl:ICdecode.ICis[0]
ICis[1] << sls_IW2ASCII_vhdl:ICdecode.ICis[1]
ICis[2] << sls_IW2ASCII_vhdl:ICdecode.ICis[2]
ICis[3] << sls_IW2ASCII_vhdl:ICdecode.ICis[3]
ICis[4] << sls_IW2ASCII_vhdl:ICdecode.ICis[4]
ICis[5] << sls_IW2ASCII_vhdl:ICdecode.ICis[5]
ICis[6] << sls_IW2ASCII_vhdl:ICdecode.ICis[6]
ICis[7] << sls_IW2ASCII_vhdl:ICdecode.ICis[7]
ICis[8] << sls_IW2ASCII_vhdl:ICdecode.ICis[8]
ICis[9] << sls_IW2ASCII_vhdl:ICdecode.ICis[9]
ICis[10] << sls_IW2ASCII_vhdl:ICdecode.ICis[10]
ICis[11] << sls_IW2ASCII_vhdl:ICdecode.ICis[11]
ICis[12] << sls_IW2ASCII_vhdl:ICdecode.ICis[12]
ICis[13] << sls_IW2ASCII_vhdl:ICdecode.ICis[13]
ICis[14] << sls_IW2ASCII_vhdl:ICdecode.ICis[14]
ICis[15] << sls_IW2ASCII_vhdl:ICdecode.ICis[15]
ICis[16] << sls_IW2ASCII_vhdl:ICdecode.ICis[16]
ICis[17] << sls_IW2ASCII_vhdl:ICdecode.ICis[17]
ICis[18] << sls_IW2ASCII_vhdl:ICdecode.ICis[18]
ICis[19] << sls_IW2ASCII_vhdl:ICdecode.ICis[19]
ICis[20] << sls_IW2ASCII_vhdl:ICdecode.ICis[20]
ICis[21] << sls_IW2ASCII_vhdl:ICdecode.ICis[21]
ICis[22] << sls_IW2ASCII_vhdl:ICdecode.ICis[22]
ICis[23] << sls_IW2ASCII_vhdl:ICdecode.ICis[23]
ICis[24] << sls_IW2ASCII_vhdl:ICdecode.ICis[24]
ICis[25] << sls_IW2ASCII_vhdl:ICdecode.ICis[25]
ICis[26] << sls_IW2ASCII_vhdl:ICdecode.ICis[26]
ICis[27] << sls_IW2ASCII_vhdl:ICdecode.ICis[27]
ICis[28] << sls_IW2ASCII_vhdl:ICdecode.ICis[28]
ICis[29] << sls_IW2ASCII_vhdl:ICdecode.ICis[29]
ICis[30] << sls_IW2ASCII_vhdl:ICdecode.ICis[30]
ICis[31] << sls_IW2ASCII_vhdl:ICdecode.ICis[31]
ICis[32] << sls_IW2ASCII_vhdl:ICdecode.ICis[32]
ICis[33] << sls_IW2ASCII_vhdl:ICdecode.ICis[33]
ICis[34] << sls_IW2ASCII_vhdl:ICdecode.ICis[34]
ICis[35] << sls_IW2ASCII_vhdl:ICdecode.ICis[35]
ICis[36] << sls_IW2ASCII_vhdl:ICdecode.ICis[36]
ICis[37] << sls_IW2ASCII_vhdl:ICdecode.ICis[37]
ICis[38] << sls_IW2ASCII_vhdl:ICdecode.ICis[38]
ICis[39] << sls_IW2ASCII_vhdl:ICdecode.ICis[39]
ICis[40] << sls_IW2ASCII_vhdl:ICdecode.ICis[40]
ICis[41] << sls_IW2ASCII_vhdl:ICdecode.ICis[41]
ICis[42] << sls_IW2ASCII_vhdl:ICdecode.ICis[42]
ICis[43] << sls_IW2ASCII_vhdl:ICdecode.ICis[43]
ICis[44] << sls_IW2ASCII_vhdl:ICdecode.ICis[44]
ICis[45] << sls_IW2ASCII_vhdl:ICdecode.ICis[45]
ICis[46] << sls_IW2ASCII_vhdl:ICdecode.ICis[46]
ICis[47] << sls_IW2ASCII_vhdl:ICdecode.ICis[47]
ICis[48] << sls_IW2ASCII_vhdl:ICdecode.ICis[48]
ICis[49] << sls_IW2ASCII_vhdl:ICdecode.ICis[49]
ICis[50] << sls_IW2ASCII_vhdl:ICdecode.ICis[50]
ICis[51] << sls_IW2ASCII_vhdl:ICdecode.ICis[51]
ICis[52] << sls_IW2ASCII_vhdl:ICdecode.ICis[52]
ICis[53] << sls_IW2ASCII_vhdl:ICdecode.ICis[53]
ICis[54] << sls_IW2ASCII_vhdl:ICdecode.ICis[54]
ICis[55] << sls_IW2ASCII_vhdl:ICdecode.ICis[55]
ICis[56] << sls_IW2ASCII_vhdl:ICdecode.ICis[56]
ICis[57] << sls_IW2ASCII_vhdl:ICdecode.ICis[57]
ICis[58] << sls_IW2ASCII_vhdl:ICdecode.ICis[58]
ICis[59] << sls_IW2ASCII_vhdl:ICdecode.ICis[59]
ICis[60] << sls_IW2ASCII_vhdl:ICdecode.ICis[60]
ICis[61] << sls_IW2ASCII_vhdl:ICdecode.ICis[61]
ICis[62] << sls_IW2ASCII_vhdl:ICdecode.ICis[62]
ICis[63] << sls_IW2ASCII_vhdl:ICdecode.ICis[63]
ICis[64] << sls_IW2ASCII_vhdl:ICdecode.ICis[64]
ICis[65] << sls_IW2ASCII_vhdl:ICdecode.ICis[65]
ICis[66] << sls_IW2ASCII_vhdl:ICdecode.ICis[66]
ICis[67] << sls_IW2ASCII_vhdl:ICdecode.ICis[67]
ICis[68] << sls_IW2ASCII_vhdl:ICdecode.ICis[68]
ICis[69] << sls_IW2ASCII_vhdl:ICdecode.ICis[69]
ICis[70] << sls_IW2ASCII_vhdl:ICdecode.ICis[70]
ICis[71] << sls_IW2ASCII_vhdl:ICdecode.ICis[71]
ICis[72] << sls_IW2ASCII_vhdl:ICdecode.ICis[72]
ICis[73] << sls_IW2ASCII_vhdl:ICdecode.ICis[73]
ICis[74] << sls_IW2ASCII_vhdl:ICdecode.ICis[74]
ICis[75] << sls_IW2ASCII_vhdl:ICdecode.ICis[75]
ICis[76] << sls_IW2ASCII_vhdl:ICdecode.ICis[76]
ICis[77] << sls_IW2ASCII_vhdl:ICdecode.ICis[77]
ICis[78] << sls_IW2ASCII_vhdl:ICdecode.ICis[78]
ICis[79] << sls_IW2ASCII_vhdl:ICdecode.ICis[79]
ICis[80] << sls_IW2ASCII_vhdl:ICdecode.ICis[80]
ICis[81] << sls_IW2ASCII_vhdl:ICdecode.ICis[81]
ICis[82] << sls_IW2ASCII_vhdl:ICdecode.ICis[82]
ICis[83] << sls_IW2ASCII_vhdl:ICdecode.ICis[83]
ICis[84] << sls_IW2ASCII_vhdl:ICdecode.ICis[84]
ICis[85] << sls_IW2ASCII_vhdl:ICdecode.ICis[85]
ICis[86] << sls_IW2ASCII_vhdl:ICdecode.ICis[86]
ICis[87] << sls_IW2ASCII_vhdl:ICdecode.ICis[87]
ICis[88] << sls_IW2ASCII_vhdl:ICdecode.ICis[88]
ICis[89] << sls_IW2ASCII_vhdl:ICdecode.ICis[89]
ICis[90] << sls_IW2ASCII_vhdl:ICdecode.ICis[90]
ICis[91] << sls_IW2ASCII_vhdl:ICdecode.ICis[91]
ICis[92] << sls_IW2ASCII_vhdl:ICdecode.ICis[92]
ICis[93] << sls_IW2ASCII_vhdl:ICdecode.ICis[93]
ICis[94] << sls_IW2ASCII_vhdl:ICdecode.ICis[94]
ICis[95] << sls_IW2ASCII_vhdl:ICdecode.ICis[95]
crtMCis[0] << slsRISC_CU_vhdl:CU.crtMCis[0]
crtMCis[1] << slsRISC_CU_vhdl:CU.crtMCis[1]
crtMCis[2] << slsRISC_CU_vhdl:CU.crtMCis[2]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP
Reset => sls_nbit_reg_vhdl:r0.reset
Reset => sls_nbit_reg_vhdl:r1.reset
Reset => sls_nbit_reg_vhdl:r2.reset
Reset => sls_nbit_reg_vhdl:r3.reset
Reset => sls_nbit_reg_vhdl:SR.reset
Reset => sls_nbit_upcnt_vhdl:PC.Reset
Reset => sls_nbit_reg_vhdl:IR.reset
Reset => sls_nbit_reg_vhdl:MABR.reset
Reset => sls_nbit_reg_vhdl:MAXR.reset
Reset => sls_nbit_reg_vhdl:MAR.reset
Reset => sls_nbit_reg_vhdl:IPDR.reset
Reset => sls_nbit_reg_vhdl:OPDR.reset
Reset => sls_8bit_4loc_stack_vhdl:stack.Reset
Clock => sls_nbit_reg_vhdl:r0.clock
Clock => sls_nbit_reg_vhdl:r1.clock
Clock => sls_nbit_reg_vhdl:r2.clock
Clock => sls_nbit_reg_vhdl:r3.clock
Clock => sls_nbit_reg_vhdl:SR.clock
Clock => sls_nbit_upcnt_vhdl:PC.Clock
Clock => sls_nbit_reg_vhdl:IR.clock
Clock => sls_nbit_reg_vhdl:MABR.clock
Clock => sls_nbit_reg_vhdl:MAXR.clock
Clock => sls_nbit_reg_vhdl:MAR.clock
Clock => sls_nbit_reg_vhdl:IPDR.clock
Clock => sls_nbit_reg_vhdl:OPDR.clock
Clock => sls_8bit_4loc_stack_vhdl:stack.Clock
Clock => sls_MM_vhdl:MM.clock
PB1 => sls_nbit_reg_vhdl:IPDR.d[4]
RST_PC => ~NO_FANOUT~
LD_PC => sls_nbit_upcnt_vhdl:PC.LD_EN
CNT_PC => sls_nbit_upcnt_vhdl:PC.Cnt_EN
LD_IR => sls_nbit_reg_vhdl:IR.ld
LD_R0 => sls_nbit_reg_vhdl:r0.ld
LD_R1 => sls_nbit_reg_vhdl:r1.ld
LD_R2 => sls_nbit_reg_vhdl:r2.ld
LD_R3 => sls_nbit_reg_vhdl:r3.ld
LD_SR => sls_nbit_reg_vhdl:SR.ld
LD_MABR => sls_nbit_reg_vhdl:MABR.ld
LD_MAXR => sls_nbit_reg_vhdl:MAXR.ld
LD_MAR => sls_nbit_reg_vhdl:MAR.ld
RW => sls_MM_vhdl:MM.wren
MMASel => MMA_in[9].OUTPUTSELECT
MMASel => MMA_in[8].OUTPUTSELECT
MMASel => MMA_in[7].OUTPUTSELECT
MMASel => MMA_in[6].OUTPUTSELECT
MMASel => MMA_in[5].OUTPUTSELECT
MMASel => MMA_in[4].OUTPUTSELECT
MMASel => MMA_in[3].OUTPUTSELECT
MMASel => MMA_in[2].OUTPUTSELECT
MMASel => MMA_in[1].OUTPUTSELECT
MMASel => MMA_in[0].OUTPUTSELECT
LD_IPDR => sls_nbit_reg_vhdl:IPDR.ld
LD_OPDR => sls_nbit_reg_vhdl:OPDR.ld
push => sls_8bit_4loc_stack_vhdl:stack.push
pop => sls_8bit_4loc_stack_vhdl:stack.pop
ipstksel => sls_nbit_mux2to1_vhdl:stack_mux.s
RF_SD_OS[0] => sls_nbit_mux4to1_vhdl:rfout_sd_mux.s[0]
RF_SD_OS[1] => sls_nbit_mux4to1_vhdl:rfout_sd_mux.s[1]
RF_S_OS[0] => sls_nbit_mux4to1_vhdl:rfout_s_mux.s[0]
RF_S_OS[1] => sls_nbit_mux4to1_vhdl:rfout_s_mux.s[1]
wb_sel[0] => sls_nbit_mux4to1_vhdl:wbBusMux.s[0]
wb_sel[1] => sls_nbit_mux4to1_vhdl:wbBusMux.s[1]
SW[0] => sls_nbit_reg_vhdl:IPDR.d[0]
SW[1] => sls_nbit_reg_vhdl:IPDR.d[1]
SW[2] => sls_nbit_reg_vhdl:IPDR.d[2]
SW[3] => sls_nbit_reg_vhdl:IPDR.d[3]
ALU_FS[0] => sls_8bit_alu_struc_vhdl:ALU.Func_Sel[0]
ALU_FS[1] => sls_8bit_alu_struc_vhdl:ALU.Func_Sel[1]
ALU_FS[2] => sls_8bit_alu_struc_vhdl:ALU.Func_Sel[2]
ALU_FS[3] => sls_8bit_alu_struc_vhdl:ALU.Func_Sel[3]
IW[0] <= sls_nbit_reg_vhdl:IR.q[0]
IW[1] <= sls_nbit_reg_vhdl:IR.q[1]
IW[2] <= sls_nbit_reg_vhdl:IR.q[2]
IW[3] <= sls_nbit_reg_vhdl:IR.q[3]
IW[4] <= sls_nbit_reg_vhdl:IR.q[4]
IW[5] <= sls_nbit_reg_vhdl:IR.q[5]
IW[6] <= sls_nbit_reg_vhdl:IR.q[6]
IW[7] <= sls_nbit_reg_vhdl:IR.q[7]
LEDs[0] <= sls_nbit_reg_vhdl:OPDR.q[0]
LEDs[1] <= sls_nbit_reg_vhdl:OPDR.q[1]
LEDs[2] <= sls_nbit_reg_vhdl:OPDR.q[2]
LEDs[3] <= sls_nbit_reg_vhdl:OPDR.q[3]
LEDs[4] <= sls_nbit_reg_vhdl:OPDR.q[4]
LEDs[5] <= sls_nbit_reg_vhdl:OPDR.q[5]
LEDs[6] <= sls_nbit_reg_vhdl:OPDR.q[6]
LEDs[7] <= sls_nbit_reg_vhdl:OPDR.q[7]
SR_CNVZ[0] <= sls_nbit_reg_vhdl:SR.q[0]
SR_CNVZ[1] <= sls_nbit_reg_vhdl:SR.q[1]
SR_CNVZ[2] <= sls_nbit_reg_vhdl:SR.q[2]
SR_CNVZ[3] <= sls_nbit_reg_vhdl:SR.q[3]
MAR_din[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MAR_din[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
MARout[1] <= MARout[1].DB_MAX_OUTPUT_PORT_TYPE
MARout[2] <= MARout[2].DB_MAX_OUTPUT_PORT_TYPE
MARout[3] <= MARout[3].DB_MAX_OUTPUT_PORT_TYPE
MARout[4] <= MARout[4].DB_MAX_OUTPUT_PORT_TYPE
MARout[5] <= MARout[5].DB_MAX_OUTPUT_PORT_TYPE
MARout[6] <= MARout[6].DB_MAX_OUTPUT_PORT_TYPE
MARout[7] <= MARout[7].DB_MAX_OUTPUT_PORT_TYPE
MARout[8] <= MARout[8].DB_MAX_OUTPUT_PORT_TYPE
MARout[9] <= MARout[9].DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:wbBusMux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:wbBusMux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:wbBusMux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:wbBusMux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:r0
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:r1
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:r2
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:r3
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_sd_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_sd_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_sd_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_sd_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_s_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_s_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_s_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux4to1_vhdl:rfout_s_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU
Func_Sel[0] => sls_8bit_arith_unit_vhdl:arith_unit.Func_Sel[0]
Func_Sel[0] => sls_8bit_logic_unit_vhdl:logic_unit.Func_Sel[0]
Func_Sel[0] => sls_8bit_sr_unit_vhdl:sr_unit.Func_Sel[0]
Func_Sel[0] => sls_8bit_const_unit_vhdl:const_unit.Func_Sel[0]
Func_Sel[1] => sls_8bit_arith_unit_vhdl:arith_unit.Func_Sel[1]
Func_Sel[1] => sls_8bit_logic_unit_vhdl:logic_unit.Func_Sel[1]
Func_Sel[1] => sls_8bit_sr_unit_vhdl:sr_unit.Func_Sel[1]
Func_Sel[1] => sls_8bit_const_unit_vhdl:const_unit.Func_Sel[1]
Func_Sel[2] => sls_nbit_mux4to1_vhdl:result_mux.s[0]
Func_Sel[2] => sls_nbit_mux4to1_vhdl:cnvz_mux.s[0]
Func_Sel[3] => sls_nbit_mux4to1_vhdl:result_mux.s[1]
Func_Sel[3] => sls_nbit_mux4to1_vhdl:cnvz_mux.s[1]
Operand_X[0] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[0]
Operand_X[0] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[0]
Operand_X[0] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[0]
Operand_X[1] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[1]
Operand_X[1] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[1]
Operand_X[1] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[1]
Operand_X[2] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[2]
Operand_X[2] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[2]
Operand_X[2] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[2]
Operand_X[3] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[3]
Operand_X[3] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[3]
Operand_X[3] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[3]
Operand_X[4] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[4]
Operand_X[4] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[4]
Operand_X[4] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[4]
Operand_X[5] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[5]
Operand_X[5] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[5]
Operand_X[5] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[5]
Operand_X[6] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[6]
Operand_X[6] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[6]
Operand_X[6] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[6]
Operand_X[7] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_X[7]
Operand_X[7] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_X[7]
Operand_X[7] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_X[7]
Operand_Y[0] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[0]
Operand_Y[0] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[0]
Operand_Y[0] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[0]
Operand_Y[1] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[1]
Operand_Y[1] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[1]
Operand_Y[1] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[1]
Operand_Y[2] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[2]
Operand_Y[2] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[2]
Operand_Y[2] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[2]
Operand_Y[3] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[3]
Operand_Y[3] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[3]
Operand_Y[3] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[3]
Operand_Y[4] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[4]
Operand_Y[4] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[4]
Operand_Y[4] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[4]
Operand_Y[5] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[5]
Operand_Y[5] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[5]
Operand_Y[5] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[5]
Operand_Y[6] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[6]
Operand_Y[6] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[6]
Operand_Y[6] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[6]
Operand_Y[7] => sls_8bit_arith_unit_vhdl:arith_unit.Operand_Y[7]
Operand_Y[7] => sls_8bit_logic_unit_vhdl:logic_unit.Operand_Y[7]
Operand_Y[7] => sls_8bit_sr_unit_vhdl:sr_unit.Operand_Y[7]
Const_K[0] => sls_8bit_arith_unit_vhdl:arith_unit.Const_K[0]
Const_K[0] => sls_8bit_logic_unit_vhdl:logic_unit.Const_K[0]
Const_K[0] => sls_8bit_sr_unit_vhdl:sr_unit.Const_K[0]
Const_K[1] => sls_8bit_arith_unit_vhdl:arith_unit.Const_K[1]
Const_K[1] => sls_8bit_logic_unit_vhdl:logic_unit.Const_K[1]
Const_K[1] => sls_8bit_sr_unit_vhdl:sr_unit.Const_K[1]
Cin => sls_8bit_sr_unit_vhdl:sr_unit.C_in
ALU_Result[0] <= sls_nbit_mux4to1_vhdl:result_mux.f[0]
ALU_Result[1] <= sls_nbit_mux4to1_vhdl:result_mux.f[1]
ALU_Result[2] <= sls_nbit_mux4to1_vhdl:result_mux.f[2]
ALU_Result[3] <= sls_nbit_mux4to1_vhdl:result_mux.f[3]
ALU_Result[4] <= sls_nbit_mux4to1_vhdl:result_mux.f[4]
ALU_Result[5] <= sls_nbit_mux4to1_vhdl:result_mux.f[5]
ALU_Result[6] <= sls_nbit_mux4to1_vhdl:result_mux.f[6]
ALU_Result[7] <= sls_nbit_mux4to1_vhdl:result_mux.f[7]
ALU_CNVZ[0] <= sls_nbit_mux4to1_vhdl:cnvz_mux.f[0]
ALU_CNVZ[1] <= sls_nbit_mux4to1_vhdl:cnvz_mux.f[1]
ALU_CNVZ[2] <= sls_nbit_mux4to1_vhdl:cnvz_mux.f[2]
ALU_CNVZ[3] <= sls_nbit_mux4to1_vhdl:cnvz_mux.f[3]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:result_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:result_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:result_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:result_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:cnvz_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:cnvz_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:cnvz_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_nbit_mux4to1_vhdl:cnvz_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_arith_unit_vhdl:arith_unit
Func_Sel[0] => sls_8bit_add_sub_vhdl:adder.cin
Func_Sel[1] => sls_nbit_mux2to1_vhdl:yselect_mux.s
Operand_X[0] => sls_8bit_add_sub_vhdl:adder.x[0]
Operand_X[1] => sls_8bit_add_sub_vhdl:adder.x[1]
Operand_X[2] => sls_8bit_add_sub_vhdl:adder.x[2]
Operand_X[3] => sls_8bit_add_sub_vhdl:adder.x[3]
Operand_X[4] => sls_8bit_add_sub_vhdl:adder.x[4]
Operand_X[5] => sls_8bit_add_sub_vhdl:adder.x[5]
Operand_X[6] => sls_8bit_add_sub_vhdl:adder.x[6]
Operand_X[7] => sls_8bit_add_sub_vhdl:adder.x[7]
Operand_Y[0] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[0]
Operand_Y[1] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[1]
Operand_Y[2] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[2]
Operand_Y[3] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[3]
Operand_Y[4] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[4]
Operand_Y[5] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[5]
Operand_Y[6] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[6]
Operand_Y[7] => sls_nbit_mux2to1_vhdl:yselect_mux.d0[7]
Const_K[0] => sls_nbit_mux2to1_vhdl:yselect_mux.d1[0]
Const_K[1] => sls_nbit_mux2to1_vhdl:yselect_mux.d1[1]
Arith_Result[0] <= sls_8bit_add_sub_vhdl:adder.sum[0]
Arith_Result[1] <= sls_8bit_add_sub_vhdl:adder.sum[1]
Arith_Result[2] <= sls_8bit_add_sub_vhdl:adder.sum[2]
Arith_Result[3] <= sls_8bit_add_sub_vhdl:adder.sum[3]
Arith_Result[4] <= sls_8bit_add_sub_vhdl:adder.sum[4]
Arith_Result[5] <= sls_8bit_add_sub_vhdl:adder.sum[5]
Arith_Result[6] <= sls_8bit_add_sub_vhdl:adder.sum[6]
Arith_Result[7] <= sls_8bit_add_sub_vhdl:adder.sum[7]
Arith_CNVZ[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arith_CNVZ[1] <= sls_8bit_add_sub_vhdl:adder.overflow
Arith_CNVZ[2] <= sls_8bit_add_sub_vhdl:adder.sum[7]
Arith_CNVZ[3] <= sls_8bit_add_sub_vhdl:adder.cout


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_arith_unit_vhdl:arith_unit|sls_8bit_add_sub_vhdl:adder
x[0] => sum.IN1
x[0] => c.IN1
x[0] => c.IN0
x[1] => sum.IN1
x[1] => c.IN1
x[1] => c.IN1
x[2] => sum.IN1
x[2] => c.IN1
x[2] => c.IN1
x[3] => sum.IN1
x[3] => c.IN1
x[3] => c.IN1
x[4] => sum.IN1
x[4] => c.IN1
x[4] => c.IN1
x[5] => sum.IN1
x[5] => c.IN1
x[5] => c.IN1
x[6] => sum.IN1
x[6] => c.IN1
x[6] => c.IN1
x[7] => sum.IN1
x[7] => c.IN1
x[7] => c.IN1
y[0] => c.IN0
y[1] => c.IN0
y[2] => c.IN0
y[3] => c.IN0
y[4] => c.IN0
y[5] => c.IN0
y[6] => c.IN0
y[7] => sum.IN0
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => c.IN1
cin => sum.IN1
cin => sum.IN1
cin => c.IN1
cin => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= c.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_arith_unit_vhdl:arith_unit|sls_nbit_mux2to1_vhdl:yselect_mux
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_logic_unit_vhdl:logic_unit
Func_Sel[0] => sls_nbit_mux4to1_vhdl:logic_mux.s[0]
Func_Sel[1] => sls_nbit_mux4to1_vhdl:logic_mux.s[1]
Operand_X[0] => xor_result[0].IN0
Operand_X[0] => and_result[0].IN0
Operand_X[0] => or_result[0].IN0
Operand_X[0] => sls_nbit_mux4to1_vhdl:logic_mux.d3[0]
Operand_X[1] => xor_result[1].IN0
Operand_X[1] => and_result[1].IN0
Operand_X[1] => or_result[1].IN0
Operand_X[1] => sls_nbit_mux4to1_vhdl:logic_mux.d3[1]
Operand_X[2] => xor_result[2].IN0
Operand_X[2] => and_result[2].IN0
Operand_X[2] => or_result[2].IN0
Operand_X[2] => sls_nbit_mux4to1_vhdl:logic_mux.d3[2]
Operand_X[3] => xor_result[3].IN0
Operand_X[3] => and_result[3].IN0
Operand_X[3] => or_result[3].IN0
Operand_X[3] => sls_nbit_mux4to1_vhdl:logic_mux.d3[3]
Operand_X[4] => xor_result[4].IN0
Operand_X[4] => and_result[4].IN0
Operand_X[4] => or_result[4].IN0
Operand_X[4] => sls_nbit_mux4to1_vhdl:logic_mux.d3[4]
Operand_X[5] => xor_result[5].IN0
Operand_X[5] => and_result[5].IN0
Operand_X[5] => or_result[5].IN0
Operand_X[5] => sls_nbit_mux4to1_vhdl:logic_mux.d3[5]
Operand_X[6] => xor_result[6].IN0
Operand_X[6] => and_result[6].IN0
Operand_X[6] => or_result[6].IN0
Operand_X[6] => sls_nbit_mux4to1_vhdl:logic_mux.d3[6]
Operand_X[7] => xor_result[7].IN0
Operand_X[7] => and_result[7].IN0
Operand_X[7] => or_result[7].IN0
Operand_X[7] => sls_nbit_mux4to1_vhdl:logic_mux.d3[7]
Operand_Y[0] => xor_result[0].IN1
Operand_Y[0] => and_result[0].IN1
Operand_Y[0] => or_result[0].IN1
Operand_Y[1] => xor_result[1].IN1
Operand_Y[1] => and_result[1].IN1
Operand_Y[1] => or_result[1].IN1
Operand_Y[2] => xor_result[2].IN1
Operand_Y[2] => and_result[2].IN1
Operand_Y[2] => or_result[2].IN1
Operand_Y[3] => xor_result[3].IN1
Operand_Y[3] => and_result[3].IN1
Operand_Y[3] => or_result[3].IN1
Operand_Y[4] => xor_result[4].IN1
Operand_Y[4] => and_result[4].IN1
Operand_Y[4] => or_result[4].IN1
Operand_Y[5] => xor_result[5].IN1
Operand_Y[5] => and_result[5].IN1
Operand_Y[5] => or_result[5].IN1
Operand_Y[6] => xor_result[6].IN1
Operand_Y[6] => and_result[6].IN1
Operand_Y[6] => or_result[6].IN1
Operand_Y[7] => xor_result[7].IN1
Operand_Y[7] => and_result[7].IN1
Operand_Y[7] => or_result[7].IN1
Const_K[0] => ~NO_FANOUT~
Const_K[1] => ~NO_FANOUT~
Logic_Result[0] <= sls_nbit_mux4to1_vhdl:logic_mux.f[0]
Logic_Result[1] <= sls_nbit_mux4to1_vhdl:logic_mux.f[1]
Logic_Result[2] <= sls_nbit_mux4to1_vhdl:logic_mux.f[2]
Logic_Result[3] <= sls_nbit_mux4to1_vhdl:logic_mux.f[3]
Logic_Result[4] <= sls_nbit_mux4to1_vhdl:logic_mux.f[4]
Logic_Result[5] <= sls_nbit_mux4to1_vhdl:logic_mux.f[5]
Logic_Result[6] <= sls_nbit_mux4to1_vhdl:logic_mux.f[6]
Logic_Result[7] <= sls_nbit_mux4to1_vhdl:logic_mux.f[7]
Logic_CNVZ[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Logic_CNVZ[1] <= <GND>
Logic_CNVZ[2] <= sls_nbit_mux4to1_vhdl:logic_mux.f[7]
Logic_CNVZ[3] <= <GND>


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_logic_unit_vhdl:logic_unit|sls_nbit_mux4to1_vhdl:logic_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_logic_unit_vhdl:logic_unit|sls_nbit_mux4to1_vhdl:logic_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_logic_unit_vhdl:logic_unit|sls_nbit_mux4to1_vhdl:logic_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_logic_unit_vhdl:logic_unit|sls_nbit_mux4to1_vhdl:logic_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit
Func_Sel[0] => Mux23.IN4
Func_Sel[0] => sls_nbit_mux4to1_vhdl:sr_mux.s[0]
Func_Sel[1] => Mux23.IN3
Func_Sel[1] => sls_nbit_mux4to1_vhdl:sr_mux.s[1]
Operand_X[0] => Mux6.IN3
Operand_X[0] => Mux13.IN3
Operand_X[0] => Mux21.IN2
Operand_X[0] => Mux18.IN3
Operand_X[0] => Mux19.IN2
Operand_X[0] => Mux20.IN2
Operand_X[1] => Mux5.IN3
Operand_X[1] => Mux12.IN3
Operand_X[1] => Mux20.IN1
Operand_X[1] => Mux6.IN2
Operand_X[1] => Mux13.IN2
Operand_X[1] => Mux17.IN3
Operand_X[1] => Mux18.IN2
Operand_X[1] => Mux19.IN1
Operand_X[2] => Mux4.IN3
Operand_X[2] => Mux11.IN3
Operand_X[2] => Mux19.IN0
Operand_X[2] => Mux6.IN1
Operand_X[2] => Mux13.IN1
Operand_X[2] => Mux5.IN2
Operand_X[2] => Mux12.IN2
Operand_X[2] => Mux16.IN3
Operand_X[2] => Mux17.IN2
Operand_X[2] => Mux18.IN1
Operand_X[3] => Mux3.IN3
Operand_X[3] => Mux10.IN3
Operand_X[3] => Mux18.IN0
Operand_X[3] => Mux6.IN0
Operand_X[3] => Mux13.IN0
Operand_X[3] => Mux5.IN1
Operand_X[3] => Mux12.IN1
Operand_X[3] => Mux4.IN2
Operand_X[3] => Mux11.IN2
Operand_X[3] => Mux15.IN3
Operand_X[3] => Mux16.IN2
Operand_X[3] => Mux17.IN1
Operand_X[4] => Mux2.IN3
Operand_X[4] => Mux9.IN3
Operand_X[4] => Mux17.IN0
Operand_X[4] => Mux5.IN0
Operand_X[4] => Mux12.IN0
Operand_X[4] => Mux4.IN1
Operand_X[4] => Mux11.IN1
Operand_X[4] => Mux3.IN2
Operand_X[4] => Mux10.IN2
Operand_X[4] => Mux14.IN3
Operand_X[4] => Mux15.IN2
Operand_X[4] => Mux16.IN1
Operand_X[5] => Mux1.IN3
Operand_X[5] => Mux8.IN3
Operand_X[5] => Mux16.IN0
Operand_X[5] => Mux22.IN2
Operand_X[5] => Mux4.IN0
Operand_X[5] => Mux11.IN0
Operand_X[5] => Mux3.IN1
Operand_X[5] => Mux10.IN1
Operand_X[5] => Mux2.IN2
Operand_X[5] => Mux9.IN2
Operand_X[5] => Mux14.IN2
Operand_X[5] => Mux15.IN1
Operand_X[6] => Mux0.IN3
Operand_X[6] => Mux7.IN3
Operand_X[6] => Mux15.IN0
Operand_X[6] => Mux22.IN1
Operand_X[6] => Mux3.IN0
Operand_X[6] => Mux10.IN0
Operand_X[6] => Mux2.IN1
Operand_X[6] => Mux9.IN1
Operand_X[6] => Mux1.IN2
Operand_X[6] => Mux8.IN2
Operand_X[6] => Mux21.IN1
Operand_X[6] => Mux14.IN1
Operand_X[7] => Mux14.IN0
Operand_X[7] => Mux22.IN0
Operand_X[7] => Mux0.IN0
Operand_X[7] => Mux7.IN0
Operand_X[7] => Mux1.IN0
Operand_X[7] => Mux8.IN0
Operand_X[7] => Mux2.IN0
Operand_X[7] => Mux9.IN0
Operand_X[7] => Mux0.IN1
Operand_X[7] => Mux7.IN1
Operand_X[7] => Mux1.IN1
Operand_X[7] => Mux8.IN1
Operand_X[7] => Mux0.IN2
Operand_X[7] => Mux7.IN2
Operand_X[7] => Mux20.IN0
Operand_X[7] => Mux21.IN0
Operand_X[7] => sls_nbit_mux4to1_vhdl:sr_mux.d0[7]
Operand_X[7] => sls_nbit_mux4to1_vhdl:sr_mux.d1[7]
Operand_Y[0] => sls_nbit_mux4to1_vhdl:sr_mux.d3[0]
Operand_Y[1] => sls_nbit_mux4to1_vhdl:sr_mux.d3[1]
Operand_Y[2] => sls_nbit_mux4to1_vhdl:sr_mux.d3[2]
Operand_Y[3] => sls_nbit_mux4to1_vhdl:sr_mux.d3[3]
Operand_Y[4] => sls_nbit_mux4to1_vhdl:sr_mux.d3[4]
Operand_Y[5] => sls_nbit_mux4to1_vhdl:sr_mux.d3[5]
Operand_Y[6] => sls_nbit_mux4to1_vhdl:sr_mux.d3[6]
Operand_Y[7] => sls_nbit_mux4to1_vhdl:sr_mux.d3[7]
Const_K[0] => Mux0.IN5
Const_K[0] => Mux1.IN5
Const_K[0] => Mux2.IN5
Const_K[0] => Mux3.IN5
Const_K[0] => Mux4.IN5
Const_K[0] => Mux5.IN5
Const_K[0] => Mux6.IN5
Const_K[0] => Mux7.IN5
Const_K[0] => Mux8.IN5
Const_K[0] => Mux9.IN5
Const_K[0] => Mux10.IN5
Const_K[0] => Mux11.IN5
Const_K[0] => Mux12.IN5
Const_K[0] => Mux13.IN5
Const_K[0] => Mux14.IN5
Const_K[0] => Mux15.IN5
Const_K[0] => Mux16.IN5
Const_K[0] => Mux17.IN5
Const_K[0] => Mux18.IN5
Const_K[0] => Mux19.IN4
Const_K[0] => Mux20.IN4
Const_K[0] => Mux21.IN4
Const_K[0] => Mux22.IN4
Const_K[1] => Mux0.IN4
Const_K[1] => Mux1.IN4
Const_K[1] => Mux2.IN4
Const_K[1] => Mux3.IN4
Const_K[1] => Mux4.IN4
Const_K[1] => Mux5.IN4
Const_K[1] => Mux6.IN4
Const_K[1] => Mux7.IN4
Const_K[1] => Mux8.IN4
Const_K[1] => Mux9.IN4
Const_K[1] => Mux10.IN4
Const_K[1] => Mux11.IN4
Const_K[1] => Mux12.IN4
Const_K[1] => Mux13.IN4
Const_K[1] => Mux14.IN4
Const_K[1] => Mux15.IN4
Const_K[1] => Mux16.IN4
Const_K[1] => Mux17.IN4
Const_K[1] => Mux18.IN4
Const_K[1] => Mux19.IN3
Const_K[1] => Mux20.IN3
Const_K[1] => Mux21.IN3
Const_K[1] => Mux22.IN3
C_in => Mux22.IN5
C_in => Mux19.IN5
C_in => Mux20.IN5
C_in => Mux21.IN5
SR_Result[0] <= sls_nbit_mux4to1_vhdl:sr_mux.f[0]
SR_Result[1] <= sls_nbit_mux4to1_vhdl:sr_mux.f[1]
SR_Result[2] <= sls_nbit_mux4to1_vhdl:sr_mux.f[2]
SR_Result[3] <= sls_nbit_mux4to1_vhdl:sr_mux.f[3]
SR_Result[4] <= sls_nbit_mux4to1_vhdl:sr_mux.f[4]
SR_Result[5] <= sls_nbit_mux4to1_vhdl:sr_mux.f[5]
SR_Result[6] <= sls_nbit_mux4to1_vhdl:sr_mux.f[6]
SR_Result[7] <= sls_nbit_mux4to1_vhdl:sr_mux.f[7]
SR_CNVZ[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
SR_CNVZ[1] <= <GND>
SR_CNVZ[2] <= sls_nbit_mux4to1_vhdl:sr_mux.f[7]
SR_CNVZ[3] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit|sls_nbit_mux4to1_vhdl:sr_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit|sls_nbit_mux4to1_vhdl:sr_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit|sls_nbit_mux4to1_vhdl:sr_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit|sls_nbit_mux4to1_vhdl:sr_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_const_unit_vhdl:const_unit
Func_Sel[0] => sls_nbit_mux4to1_vhdl:const_mux.s[0]
Func_Sel[1] => sls_nbit_mux4to1_vhdl:const_mux.s[1]
Const_Result[0] <= sls_nbit_mux4to1_vhdl:const_mux.f[0]
Const_Result[1] <= sls_nbit_mux4to1_vhdl:const_mux.f[1]
Const_Result[2] <= sls_nbit_mux4to1_vhdl:const_mux.f[2]
Const_Result[3] <= sls_nbit_mux4to1_vhdl:const_mux.f[3]
Const_Result[4] <= sls_nbit_mux4to1_vhdl:const_mux.f[4]
Const_Result[5] <= sls_nbit_mux4to1_vhdl:const_mux.f[5]
Const_Result[6] <= sls_nbit_mux4to1_vhdl:const_mux.f[6]
Const_Result[7] <= sls_nbit_mux4to1_vhdl:const_mux.f[7]
Const_CNVZ[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Const_CNVZ[1] <= <GND>
Const_CNVZ[2] <= sls_nbit_mux4to1_vhdl:const_mux.f[7]
Const_CNVZ[3] <= <GND>


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_const_unit_vhdl:const_unit|sls_nbit_mux4to1_vhdl:const_mux
d3[0] => sls_nbit_mux2to1_vhdl:upper_bits.d1[0]
d3[1] => sls_nbit_mux2to1_vhdl:upper_bits.d1[1]
d3[2] => sls_nbit_mux2to1_vhdl:upper_bits.d1[2]
d3[3] => sls_nbit_mux2to1_vhdl:upper_bits.d1[3]
d3[4] => sls_nbit_mux2to1_vhdl:upper_bits.d1[4]
d3[5] => sls_nbit_mux2to1_vhdl:upper_bits.d1[5]
d3[6] => sls_nbit_mux2to1_vhdl:upper_bits.d1[6]
d3[7] => sls_nbit_mux2to1_vhdl:upper_bits.d1[7]
d2[0] => sls_nbit_mux2to1_vhdl:upper_bits.d0[0]
d2[1] => sls_nbit_mux2to1_vhdl:upper_bits.d0[1]
d2[2] => sls_nbit_mux2to1_vhdl:upper_bits.d0[2]
d2[3] => sls_nbit_mux2to1_vhdl:upper_bits.d0[3]
d2[4] => sls_nbit_mux2to1_vhdl:upper_bits.d0[4]
d2[5] => sls_nbit_mux2to1_vhdl:upper_bits.d0[5]
d2[6] => sls_nbit_mux2to1_vhdl:upper_bits.d0[6]
d2[7] => sls_nbit_mux2to1_vhdl:upper_bits.d0[7]
d1[0] => sls_nbit_mux2to1_vhdl:lower_bits.d1[0]
d1[1] => sls_nbit_mux2to1_vhdl:lower_bits.d1[1]
d1[2] => sls_nbit_mux2to1_vhdl:lower_bits.d1[2]
d1[3] => sls_nbit_mux2to1_vhdl:lower_bits.d1[3]
d1[4] => sls_nbit_mux2to1_vhdl:lower_bits.d1[4]
d1[5] => sls_nbit_mux2to1_vhdl:lower_bits.d1[5]
d1[6] => sls_nbit_mux2to1_vhdl:lower_bits.d1[6]
d1[7] => sls_nbit_mux2to1_vhdl:lower_bits.d1[7]
d0[0] => sls_nbit_mux2to1_vhdl:lower_bits.d0[0]
d0[1] => sls_nbit_mux2to1_vhdl:lower_bits.d0[1]
d0[2] => sls_nbit_mux2to1_vhdl:lower_bits.d0[2]
d0[3] => sls_nbit_mux2to1_vhdl:lower_bits.d0[3]
d0[4] => sls_nbit_mux2to1_vhdl:lower_bits.d0[4]
d0[5] => sls_nbit_mux2to1_vhdl:lower_bits.d0[5]
d0[6] => sls_nbit_mux2to1_vhdl:lower_bits.d0[6]
d0[7] => sls_nbit_mux2to1_vhdl:lower_bits.d0[7]
s[0] => sls_nbit_mux2to1_vhdl:upper_bits.s
s[0] => sls_nbit_mux2to1_vhdl:lower_bits.s
s[1] => sls_nbit_mux2to1_vhdl:combined.s
f[0] <= sls_nbit_mux2to1_vhdl:combined.f[0]
f[1] <= sls_nbit_mux2to1_vhdl:combined.f[1]
f[2] <= sls_nbit_mux2to1_vhdl:combined.f[2]
f[3] <= sls_nbit_mux2to1_vhdl:combined.f[3]
f[4] <= sls_nbit_mux2to1_vhdl:combined.f[4]
f[5] <= sls_nbit_mux2to1_vhdl:combined.f[5]
f[6] <= sls_nbit_mux2to1_vhdl:combined.f[6]
f[7] <= sls_nbit_mux2to1_vhdl:combined.f[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_const_unit_vhdl:const_unit|sls_nbit_mux4to1_vhdl:const_mux|sls_nbit_mux2to1_vhdl:upper_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_const_unit_vhdl:const_unit|sls_nbit_mux4to1_vhdl:const_mux|sls_nbit_mux2to1_vhdl:lower_bits
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_const_unit_vhdl:const_unit|sls_nbit_mux4to1_vhdl:const_mux|sls_nbit_mux2to1_vhdl:combined
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:SR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_upcnt_vhdl:PC
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Cnt_EN => process_0.IN0
Cnt_EN => process_0.IN0
LD_EN => process_0.IN1
LD_EN => process_0.IN1
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:IR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:MABR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:MAXR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:MAR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_MM_vhdl:MM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_MM_vhdl:MM|altsyncram:altsyncram_component
wren_a => altsyncram_s3s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s3s3:auto_generated.data_a[0]
data_a[1] => altsyncram_s3s3:auto_generated.data_a[1]
data_a[2] => altsyncram_s3s3:auto_generated.data_a[2]
data_a[3] => altsyncram_s3s3:auto_generated.data_a[3]
data_a[4] => altsyncram_s3s3:auto_generated.data_a[4]
data_a[5] => altsyncram_s3s3:auto_generated.data_a[5]
data_a[6] => altsyncram_s3s3:auto_generated.data_a[6]
data_a[7] => altsyncram_s3s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s3s3:auto_generated.address_a[0]
address_a[1] => altsyncram_s3s3:auto_generated.address_a[1]
address_a[2] => altsyncram_s3s3:auto_generated.address_a[2]
address_a[3] => altsyncram_s3s3:auto_generated.address_a[3]
address_a[4] => altsyncram_s3s3:auto_generated.address_a[4]
address_a[5] => altsyncram_s3s3:auto_generated.address_a[5]
address_a[6] => altsyncram_s3s3:auto_generated.address_a[6]
address_a[7] => altsyncram_s3s3:auto_generated.address_a[7]
address_a[8] => altsyncram_s3s3:auto_generated.address_a[8]
address_a[9] => altsyncram_s3s3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s3s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s3s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_s3s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_s3s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_s3s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_s3s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_s3s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_s3s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_s3s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_MM_vhdl:MM|altsyncram:altsyncram_component|altsyncram_s3s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:IPDR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_reg_vhdl:OPDR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
ld => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_4loc_stack_vhdl:stack
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos1.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos2.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => tos3.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
push => dout.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos1.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos2.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
pop => tos3.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos1.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos2.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => tos3.OUTPUTSELECT
Reset => dout[0]~reg0.ENA
Reset => dout[1]~reg0.ENA
Reset => dout[2]~reg0.ENA
Reset => dout[3]~reg0.ENA
Reset => dout[4]~reg0.ENA
Reset => dout[5]~reg0.ENA
Reset => dout[6]~reg0.ENA
Reset => dout[7]~reg0.ENA
Clock => dout[0]~reg0.CLK
Clock => dout[1]~reg0.CLK
Clock => dout[2]~reg0.CLK
Clock => dout[3]~reg0.CLK
Clock => dout[4]~reg0.CLK
Clock => dout[5]~reg0.CLK
Clock => dout[6]~reg0.CLK
Clock => dout[7]~reg0.CLK
Clock => tos3[0].CLK
Clock => tos3[1].CLK
Clock => tos3[2].CLK
Clock => tos3[3].CLK
Clock => tos3[4].CLK
Clock => tos3[5].CLK
Clock => tos3[6].CLK
Clock => tos3[7].CLK
Clock => tos2[0].CLK
Clock => tos2[1].CLK
Clock => tos2[2].CLK
Clock => tos2[3].CLK
Clock => tos2[4].CLK
Clock => tos2[5].CLK
Clock => tos2[6].CLK
Clock => tos2[7].CLK
Clock => tos1[0].CLK
Clock => tos1[1].CLK
Clock => tos1[2].CLK
Clock => tos1[3].CLK
Clock => tos1[4].CLK
Clock => tos1[5].CLK
Clock => tos1[6].CLK
Clock => tos1[7].CLK
Clock => tos[0].CLK
Clock => tos[1].CLK
Clock => tos[2].CLK
Clock => tos[3].CLK
Clock => tos[4].CLK
Clock => tos[5].CLK
Clock => tos[6].CLK
Clock => tos[7].CLK
din[0] => tos.DATAB
din[0] => dout.DATAB
din[1] => tos.DATAB
din[1] => dout.DATAB
din[2] => tos.DATAB
din[2] => dout.DATAB
din[3] => tos.DATAB
din[3] => dout.DATAB
din[4] => tos.DATAB
din[4] => dout.DATAB
din[5] => tos.DATAB
din[5] => dout.DATAB
din[6] => tos.DATAB
din[6] => dout.DATAB
din[7] => tos.DATAB
din[7] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_nbit_mux2to1_vhdl:stack_mux
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|slsRISC_CU_vhdl:CU
Reset => MC.OUTPUTSELECT
Reset => MC.OUTPUTSELECT
Reset => MC.OUTPUTSELECT
Reset => CNT_PC.OUTPUTSELECT
Reset => LD_IR.OUTPUTSELECT
Reset => crtMCis.OUTPUTSELECT
Reset => crtMCis.OUTPUTSELECT
Reset => crtMCis.OUTPUTSELECT
Reset => RF_SD_OS.OUTPUTSELECT
Reset => RF_SD_OS.OUTPUTSELECT
Reset => RF_S_OS.OUTPUTSELECT
Reset => RF_S_OS.OUTPUTSELECT
Reset => LD_R0.OUTPUTSELECT
Reset => LD_R1.OUTPUTSELECT
Reset => LD_R2.OUTPUTSELECT
Reset => LD_R3.OUTPUTSELECT
Reset => LD_SR.OUTPUTSELECT
Reset => WB_SEL.OUTPUTSELECT
Reset => WB_SEL.OUTPUTSELECT
Reset => LD_MABR.OUTPUTSELECT
Reset => LD_MAR.OUTPUTSELECT
Reset => LD_OPDR.OUTPUTSELECT
Reset => MMASel.OUTPUTSELECT
Reset => RW.OUTPUTSELECT
Reset => RST_PC~reg0.DATAIN
Reset => push~reg0.ENA
Reset => ipstksel~reg0.ENA
Reset => pop~reg0.ENA
Clock => pop~reg0.CLK
Clock => ipstksel~reg0.CLK
Clock => push~reg0.CLK
Clock => MC[0].CLK
Clock => MC[1].CLK
Clock => MC[2].CLK
Clock => crtMCis[0]~reg0.CLK
Clock => crtMCis[1]~reg0.CLK
Clock => crtMCis[2]~reg0.CLK
Clock => WB_SEL[0]~reg0.CLK
Clock => WB_SEL[1]~reg0.CLK
Clock => RF_S_OS[0]~reg0.CLK
Clock => RF_S_OS[1]~reg0.CLK
Clock => RF_SD_OS[0]~reg0.CLK
Clock => RF_SD_OS[1]~reg0.CLK
Clock => LD_OPDR~reg0.CLK
Clock => LD_IPDR~reg0.CLK
Clock => MMASel~reg0.CLK
Clock => RW~reg0.CLK
Clock => LD_MAR~reg0.CLK
Clock => LD_MAXR~reg0.CLK
Clock => LD_MABR~reg0.CLK
Clock => ALU_FS[0]~reg0.CLK
Clock => ALU_FS[1]~reg0.CLK
Clock => ALU_FS[2]~reg0.CLK
Clock => ALU_FS[3]~reg0.CLK
Clock => LD_SR~reg0.CLK
Clock => LD_R3~reg0.CLK
Clock => LD_R2~reg0.CLK
Clock => LD_R1~reg0.CLK
Clock => LD_R0~reg0.CLK
Clock => LD_IR~reg0.CLK
Clock => CNT_PC~reg0.CLK
Clock => LD_PC~reg0.CLK
Clock => RST_PC~reg0.CLK
Clock => Rs2[0].CLK
Clock => Rs2[1].CLK
Clock => Rsd[0].CLK
Clock => Rsd[1].CLK
IW[0] => RF_SD_OS.DATAB
IW[0] => RF_S_OS.DATAA
IW[0] => RF_S_OS.DATAB
IW[0] => Rs2[0].DATAIN
IW[1] => RF_SD_OS.DATAB
IW[1] => RF_S_OS.DATAA
IW[1] => RF_S_OS.DATAB
IW[1] => Rs2[1].DATAIN
IW[2] => RF_SD_OS.DATAA
IW[2] => Equal14.IN3
IW[2] => Equal15.IN3
IW[2] => Equal16.IN3
IW[2] => Equal17.IN3
IW[2] => Rsd[0].DATAIN
IW[3] => RF_SD_OS.DATAA
IW[3] => Equal14.IN2
IW[3] => Equal15.IN2
IW[3] => Equal16.IN2
IW[3] => Equal17.IN2
IW[3] => Rsd[1].DATAIN
IW[4] => Equal3.IN7
IW[4] => Equal4.IN7
IW[4] => Equal5.IN7
IW[4] => Equal6.IN7
IW[4] => Equal7.IN7
IW[4] => Equal8.IN7
IW[4] => Equal9.IN7
IW[4] => Equal10.IN7
IW[4] => Equal11.IN7
IW[4] => Equal12.IN7
IW[4] => Equal13.IN7
IW[4] => Equal18.IN7
IW[4] => Equal19.IN7
IW[4] => Equal20.IN7
IW[4] => Equal21.IN7
IW[4] => Equal22.IN7
IW[4] => ALU_FS[0]~reg0.DATAIN
IW[5] => Equal3.IN6
IW[5] => Equal4.IN6
IW[5] => Equal5.IN6
IW[5] => Equal6.IN6
IW[5] => Equal7.IN6
IW[5] => Equal8.IN6
IW[5] => Equal9.IN6
IW[5] => Equal10.IN6
IW[5] => Equal11.IN6
IW[5] => Equal12.IN6
IW[5] => Equal13.IN6
IW[5] => Equal18.IN6
IW[5] => Equal19.IN6
IW[5] => Equal20.IN6
IW[5] => Equal21.IN6
IW[5] => Equal22.IN6
IW[5] => ALU_FS[1]~reg0.DATAIN
IW[6] => Equal3.IN5
IW[6] => Equal4.IN5
IW[6] => Equal5.IN5
IW[6] => Equal6.IN5
IW[6] => Equal7.IN5
IW[6] => Equal8.IN5
IW[6] => Equal9.IN5
IW[6] => Equal10.IN5
IW[6] => Equal11.IN5
IW[6] => Equal12.IN5
IW[6] => Equal13.IN5
IW[6] => Equal18.IN5
IW[6] => Equal19.IN5
IW[6] => Equal20.IN5
IW[6] => Equal21.IN5
IW[6] => Equal22.IN5
IW[6] => ALU_FS[2]~reg0.DATAIN
IW[7] => Equal3.IN4
IW[7] => Equal4.IN4
IW[7] => Equal5.IN4
IW[7] => Equal6.IN4
IW[7] => Equal7.IN4
IW[7] => Equal8.IN4
IW[7] => Equal9.IN4
IW[7] => Equal10.IN4
IW[7] => Equal11.IN4
IW[7] => Equal12.IN4
IW[7] => Equal13.IN4
IW[7] => Equal18.IN4
IW[7] => Equal19.IN4
IW[7] => Equal20.IN4
IW[7] => Equal21.IN4
IW[7] => Equal22.IN4
IW[7] => ALU_FS[3]~reg0.DATAIN
SR_CNVZ[0] => ~NO_FANOUT~
SR_CNVZ[1] => ~NO_FANOUT~
SR_CNVZ[2] => ~NO_FANOUT~
SR_CNVZ[3] => ~NO_FANOUT~
MAR_din[0] => ~NO_FANOUT~
MAR_din[1] => ~NO_FANOUT~
MAR_din[2] => ~NO_FANOUT~
MAR_din[3] => ~NO_FANOUT~
MAR_din[4] => ~NO_FANOUT~
MAR_din[5] => ~NO_FANOUT~
MAR_din[6] => ~NO_FANOUT~
MAR_din[7] => ~NO_FANOUT~
MAR_din[8] => ~NO_FANOUT~
MAR_din[9] => ~NO_FANOUT~
MARout[0] => LessThan0.IN24
MARout[1] => LessThan0.IN23
MARout[2] => LessThan0.IN22
MARout[3] => LessThan0.IN21
MARout[4] => LessThan0.IN20
MARout[5] => LessThan0.IN19
MARout[6] => LessThan0.IN18
MARout[7] => LessThan0.IN17
MARout[8] => LessThan0.IN16
MARout[9] => LessThan0.IN13
MARout[9] => LessThan0.IN14
MARout[9] => LessThan0.IN15
RST_PC <= RST_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= LD_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT_PC <= CNT_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_IR <= LD_IR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_R0 <= LD_R0~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_R1 <= LD_R1~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_R2 <= LD_R2~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_R3 <= LD_R3~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_SR <= LD_SR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_MABR <= LD_MABR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_MAXR <= LD_MAXR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_MAR <= LD_MAR~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
MMASel <= MMASel~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_IPDR <= LD_IPDR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_OPDR <= LD_OPDR~reg0.DB_MAX_OUTPUT_PORT_TYPE
push <= push~reg0.DB_MAX_OUTPUT_PORT_TYPE
pop <= pop~reg0.DB_MAX_OUTPUT_PORT_TYPE
ipstksel <= ipstksel~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_SD_OS[0] <= RF_SD_OS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_SD_OS[1] <= RF_SD_OS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_S_OS[0] <= RF_S_OS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RF_S_OS[1] <= RF_S_OS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_SEL[0] <= WB_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_SEL[1] <= WB_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_FS[0] <= ALU_FS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_FS[1] <= ALU_FS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_FS[2] <= ALU_FS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_FS[3] <= ALU_FS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crtMCis[0] <= crtMCis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crtMCis[1] <= crtMCis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crtMCis[2] <= crtMCis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode
IW[0] => Mux50.IN9
IW[0] => Mux50.IN10
IW[0] => Mux50.IN11
IW[0] => Mux50.IN12
IW[0] => Mux50.IN13
IW[0] => Mux50.IN14
IW[0] => Mux50.IN15
IW[0] => Mux50.IN16
IW[0] => Mux50.IN17
IW[0] => Mux50.IN18
IW[0] => Mux50.IN19
IW[0] => Equal0.IN7
IW[0] => Equal1.IN7
IW[0] => Equal2.IN7
IW[0] => Equal3.IN7
IW[0] => Equal4.IN7
IW[1] => Mux49.IN9
IW[1] => Mux49.IN10
IW[1] => Mux49.IN11
IW[1] => Mux49.IN12
IW[1] => Mux49.IN13
IW[1] => Mux49.IN14
IW[1] => Mux49.IN15
IW[1] => Mux49.IN16
IW[1] => Mux49.IN17
IW[1] => Mux49.IN18
IW[1] => Mux49.IN19
IW[1] => Equal0.IN6
IW[1] => Equal1.IN6
IW[1] => Equal2.IN6
IW[1] => Equal3.IN6
IW[1] => Equal4.IN6
IW[2] => Mux28.IN19
IW[2] => Mux31.IN6
IW[2] => Mux31.IN7
IW[2] => Mux31.IN8
IW[2] => Mux31.IN9
IW[2] => Mux31.IN10
IW[2] => Mux31.IN11
IW[2] => Mux31.IN12
IW[2] => Mux31.IN13
IW[2] => Mux31.IN14
IW[2] => Mux31.IN15
IW[2] => Mux31.IN16
IW[2] => Mux31.IN17
IW[2] => Mux31.IN18
IW[2] => Mux31.IN19
IW[2] => Equal0.IN5
IW[2] => Equal1.IN5
IW[2] => Equal2.IN5
IW[2] => Equal3.IN5
IW[2] => Equal4.IN5
IW[3] => Mux27.IN19
IW[3] => Mux30.IN6
IW[3] => Mux30.IN7
IW[3] => Mux30.IN8
IW[3] => Mux30.IN9
IW[3] => Mux30.IN10
IW[3] => Mux30.IN11
IW[3] => Mux30.IN12
IW[3] => Mux30.IN13
IW[3] => Mux30.IN14
IW[3] => Mux30.IN15
IW[3] => Mux30.IN16
IW[3] => Mux30.IN17
IW[3] => Mux30.IN18
IW[3] => Mux30.IN19
IW[3] => Equal0.IN4
IW[3] => Equal1.IN4
IW[3] => Equal2.IN4
IW[3] => Equal3.IN4
IW[3] => Equal4.IN4
IW[4] => Mux0.IN19
IW[4] => Mux1.IN19
IW[4] => Mux2.IN19
IW[4] => Mux3.IN19
IW[4] => Mux4.IN19
IW[4] => Mux5.IN19
IW[4] => Mux6.IN19
IW[4] => Mux7.IN19
IW[4] => Mux8.IN19
IW[4] => Mux9.IN19
IW[4] => Mux10.IN19
IW[4] => Mux11.IN19
IW[4] => Mux12.IN19
IW[4] => Mux13.IN19
IW[4] => Mux14.IN19
IW[4] => Mux15.IN19
IW[4] => Mux16.IN19
IW[4] => Mux17.IN19
IW[4] => Mux18.IN19
IW[4] => Mux19.IN19
IW[4] => Mux20.IN19
IW[4] => Mux21.IN19
IW[4] => Mux22.IN19
IW[4] => Mux23.IN19
IW[4] => Mux24.IN19
IW[4] => Mux25.IN19
IW[4] => Mux26.IN19
IW[4] => Mux27.IN18
IW[4] => Mux28.IN18
IW[4] => Mux29.IN19
IW[4] => Mux30.IN5
IW[4] => Mux31.IN5
IW[4] => Mux32.IN19
IW[4] => Mux33.IN18
IW[4] => Mux34.IN18
IW[4] => Mux35.IN18
IW[4] => Mux36.IN18
IW[4] => Mux37.IN18
IW[4] => Mux38.IN18
IW[4] => Mux39.IN18
IW[4] => Mux40.IN19
IW[4] => Mux41.IN19
IW[4] => Mux42.IN19
IW[4] => Mux43.IN19
IW[4] => Mux44.IN19
IW[4] => Mux46.IN19
IW[4] => Mux47.IN19
IW[4] => Mux48.IN19
IW[4] => Mux49.IN8
IW[4] => Mux50.IN8
IW[5] => Mux0.IN18
IW[5] => Mux1.IN18
IW[5] => Mux2.IN18
IW[5] => Mux3.IN18
IW[5] => Mux4.IN18
IW[5] => Mux5.IN18
IW[5] => Mux6.IN18
IW[5] => Mux7.IN18
IW[5] => Mux8.IN18
IW[5] => Mux9.IN18
IW[5] => Mux10.IN18
IW[5] => Mux11.IN18
IW[5] => Mux12.IN18
IW[5] => Mux13.IN18
IW[5] => Mux14.IN18
IW[5] => Mux15.IN18
IW[5] => Mux16.IN18
IW[5] => Mux17.IN18
IW[5] => Mux18.IN18
IW[5] => Mux19.IN18
IW[5] => Mux20.IN18
IW[5] => Mux21.IN18
IW[5] => Mux22.IN18
IW[5] => Mux23.IN18
IW[5] => Mux24.IN18
IW[5] => Mux25.IN18
IW[5] => Mux26.IN18
IW[5] => Mux27.IN17
IW[5] => Mux28.IN17
IW[5] => Mux29.IN18
IW[5] => Mux30.IN4
IW[5] => Mux31.IN4
IW[5] => Mux32.IN18
IW[5] => Mux33.IN17
IW[5] => Mux34.IN17
IW[5] => Mux35.IN17
IW[5] => Mux36.IN17
IW[5] => Mux37.IN17
IW[5] => Mux38.IN17
IW[5] => Mux39.IN17
IW[5] => Mux40.IN18
IW[5] => Mux41.IN18
IW[5] => Mux42.IN18
IW[5] => Mux43.IN18
IW[5] => Mux44.IN18
IW[5] => Mux45.IN10
IW[5] => Mux46.IN18
IW[5] => Mux47.IN18
IW[5] => Mux48.IN18
IW[5] => Mux49.IN7
IW[5] => Mux50.IN7
IW[5] => Mux51.IN10
IW[6] => Mux0.IN17
IW[6] => Mux1.IN17
IW[6] => Mux2.IN17
IW[6] => Mux3.IN17
IW[6] => Mux4.IN17
IW[6] => Mux5.IN17
IW[6] => Mux6.IN17
IW[6] => Mux7.IN17
IW[6] => Mux8.IN17
IW[6] => Mux9.IN17
IW[6] => Mux10.IN17
IW[6] => Mux11.IN17
IW[6] => Mux12.IN17
IW[6] => Mux13.IN17
IW[6] => Mux14.IN17
IW[6] => Mux15.IN17
IW[6] => Mux16.IN17
IW[6] => Mux17.IN17
IW[6] => Mux18.IN17
IW[6] => Mux19.IN17
IW[6] => Mux20.IN17
IW[6] => Mux21.IN17
IW[6] => Mux22.IN17
IW[6] => Mux23.IN17
IW[6] => Mux24.IN17
IW[6] => Mux25.IN17
IW[6] => Mux26.IN17
IW[6] => Mux27.IN16
IW[6] => Mux28.IN16
IW[6] => Mux29.IN17
IW[6] => Mux30.IN3
IW[6] => Mux31.IN3
IW[6] => Mux32.IN17
IW[6] => Mux33.IN16
IW[6] => Mux34.IN16
IW[6] => Mux35.IN16
IW[6] => Mux36.IN16
IW[6] => Mux37.IN16
IW[6] => Mux38.IN16
IW[6] => Mux39.IN16
IW[6] => Mux40.IN17
IW[6] => Mux41.IN17
IW[6] => Mux42.IN17
IW[6] => Mux43.IN17
IW[6] => Mux44.IN17
IW[6] => Mux45.IN9
IW[6] => Mux46.IN17
IW[6] => Mux47.IN17
IW[6] => Mux48.IN17
IW[6] => Mux49.IN6
IW[6] => Mux50.IN6
IW[6] => Mux51.IN9
IW[7] => Mux0.IN16
IW[7] => Mux1.IN16
IW[7] => Mux2.IN16
IW[7] => Mux3.IN16
IW[7] => Mux4.IN16
IW[7] => Mux5.IN16
IW[7] => Mux6.IN16
IW[7] => Mux7.IN16
IW[7] => Mux8.IN16
IW[7] => Mux9.IN16
IW[7] => Mux10.IN16
IW[7] => Mux11.IN16
IW[7] => Mux12.IN16
IW[7] => Mux13.IN16
IW[7] => Mux14.IN16
IW[7] => Mux15.IN16
IW[7] => Mux16.IN16
IW[7] => Mux17.IN16
IW[7] => Mux18.IN16
IW[7] => Mux19.IN16
IW[7] => Mux20.IN16
IW[7] => Mux21.IN16
IW[7] => Mux22.IN16
IW[7] => Mux23.IN16
IW[7] => Mux24.IN16
IW[7] => Mux25.IN16
IW[7] => Mux26.IN16
IW[7] => Mux27.IN15
IW[7] => Mux28.IN15
IW[7] => Mux29.IN16
IW[7] => Mux30.IN2
IW[7] => Mux31.IN2
IW[7] => Mux32.IN16
IW[7] => Mux33.IN15
IW[7] => Mux34.IN15
IW[7] => Mux35.IN15
IW[7] => Mux36.IN15
IW[7] => Mux37.IN15
IW[7] => Mux38.IN15
IW[7] => Mux39.IN15
IW[7] => Mux40.IN16
IW[7] => Mux41.IN16
IW[7] => Mux42.IN16
IW[7] => Mux43.IN16
IW[7] => Mux44.IN16
IW[7] => Mux45.IN8
IW[7] => Mux46.IN16
IW[7] => Mux47.IN16
IW[7] => Mux48.IN16
IW[7] => Mux49.IN5
IW[7] => Mux50.IN5
IW[7] => Mux51.IN8
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Reset => ICis.OUTPUTSELECT
Clock => ICis[0]~reg0.CLK
Clock => ICis[1]~reg0.CLK
Clock => ICis[2]~reg0.CLK
Clock => ICis[3]~reg0.CLK
Clock => ICis[4]~reg0.CLK
Clock => ICis[5]~reg0.CLK
Clock => ICis[6]~reg0.CLK
Clock => ICis[7]~reg0.CLK
Clock => ICis[8]~reg0.CLK
Clock => ICis[9]~reg0.CLK
Clock => ICis[10]~reg0.CLK
Clock => ICis[11]~reg0.CLK
Clock => ICis[12]~reg0.CLK
Clock => ICis[13]~reg0.CLK
Clock => ICis[14]~reg0.CLK
Clock => ICis[15]~reg0.CLK
Clock => ICis[16]~reg0.CLK
Clock => ICis[17]~reg0.CLK
Clock => ICis[18]~reg0.CLK
Clock => ICis[19]~reg0.CLK
Clock => ICis[20]~reg0.CLK
Clock => ICis[21]~reg0.CLK
Clock => ICis[22]~reg0.CLK
Clock => ICis[23]~reg0.CLK
Clock => ICis[24]~reg0.CLK
Clock => ICis[25]~reg0.CLK
Clock => ICis[26]~reg0.CLK
Clock => ICis[27]~reg0.CLK
Clock => ICis[28]~reg0.CLK
Clock => ICis[29]~reg0.CLK
Clock => ICis[30]~reg0.CLK
Clock => ICis[31]~reg0.CLK
Clock => ICis[32]~reg0.CLK
Clock => ICis[33]~reg0.CLK
Clock => ICis[34]~reg0.CLK
Clock => ICis[35]~reg0.CLK
Clock => ICis[36]~reg0.CLK
Clock => ICis[37]~reg0.CLK
Clock => ICis[38]~reg0.CLK
Clock => ICis[39]~reg0.CLK
Clock => ICis[40]~reg0.CLK
Clock => ICis[41]~reg0.CLK
Clock => ICis[42]~reg0.CLK
Clock => ICis[43]~reg0.CLK
Clock => ICis[44]~reg0.CLK
Clock => ICis[45]~reg0.CLK
Clock => ICis[46]~reg0.CLK
Clock => ICis[47]~reg0.CLK
Clock => ICis[48]~reg0.CLK
Clock => ICis[49]~reg0.CLK
Clock => ICis[50]~reg0.CLK
Clock => ICis[51]~reg0.CLK
Clock => ICis[52]~reg0.CLK
Clock => ICis[53]~reg0.CLK
Clock => ICis[54]~reg0.CLK
Clock => ICis[55]~reg0.CLK
Clock => ICis[56]~reg0.CLK
Clock => ICis[57]~reg0.CLK
Clock => ICis[58]~reg0.CLK
Clock => ICis[59]~reg0.CLK
Clock => ICis[60]~reg0.CLK
Clock => ICis[61]~reg0.CLK
Clock => ICis[62]~reg0.CLK
Clock => ICis[63]~reg0.CLK
Clock => ICis[64]~reg0.CLK
Clock => ICis[65]~reg0.CLK
Clock => ICis[66]~reg0.CLK
Clock => ICis[67]~reg0.CLK
Clock => ICis[68]~reg0.CLK
Clock => ICis[69]~reg0.CLK
Clock => ICis[70]~reg0.CLK
Clock => ICis[71]~reg0.CLK
Clock => ICis[72]~reg0.CLK
Clock => ICis[73]~reg0.CLK
Clock => ICis[74]~reg0.CLK
Clock => ICis[75]~reg0.CLK
Clock => ICis[76]~reg0.CLK
Clock => ICis[77]~reg0.CLK
Clock => ICis[78]~reg0.CLK
Clock => ICis[79]~reg0.CLK
Clock => ICis[80]~reg0.CLK
Clock => ICis[81]~reg0.CLK
Clock => ICis[82]~reg0.CLK
Clock => ICis[83]~reg0.CLK
Clock => ICis[84]~reg0.CLK
Clock => ICis[85]~reg0.CLK
Clock => ICis[86]~reg0.CLK
Clock => ICis[87]~reg0.CLK
Clock => ICis[88]~reg0.CLK
Clock => ICis[89]~reg0.CLK
Clock => ICis[90]~reg0.CLK
Clock => ICis[91]~reg0.CLK
Clock => ICis[92]~reg0.CLK
Clock => ICis[93]~reg0.CLK
Clock => ICis[94]~reg0.CLK
Clock => ICis[95]~reg0.CLK
ICis[0] <= ICis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[1] <= ICis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[2] <= ICis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[3] <= ICis[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[4] <= ICis[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[5] <= ICis[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[6] <= ICis[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[7] <= ICis[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[8] <= ICis[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[9] <= ICis[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[10] <= ICis[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[11] <= ICis[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[12] <= ICis[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[13] <= ICis[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[14] <= ICis[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[15] <= ICis[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[16] <= ICis[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[17] <= ICis[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[18] <= ICis[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[19] <= ICis[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[20] <= ICis[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[21] <= ICis[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[22] <= ICis[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[23] <= ICis[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[24] <= ICis[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[25] <= ICis[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[26] <= ICis[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[27] <= ICis[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[28] <= ICis[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[29] <= ICis[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[30] <= ICis[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[31] <= ICis[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[32] <= ICis[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[33] <= ICis[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[34] <= ICis[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[35] <= ICis[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[36] <= ICis[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[37] <= ICis[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[38] <= ICis[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[39] <= ICis[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[40] <= ICis[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[41] <= ICis[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[42] <= ICis[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[43] <= ICis[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[44] <= ICis[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[45] <= ICis[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[46] <= ICis[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[47] <= ICis[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[48] <= ICis[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[49] <= ICis[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[50] <= ICis[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[51] <= ICis[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[52] <= ICis[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[53] <= ICis[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[54] <= ICis[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[55] <= ICis[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[56] <= ICis[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[57] <= ICis[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[58] <= ICis[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[59] <= ICis[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[60] <= ICis[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[61] <= ICis[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[62] <= ICis[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[63] <= ICis[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[64] <= ICis[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[65] <= ICis[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[66] <= ICis[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[67] <= ICis[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[68] <= ICis[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[69] <= ICis[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[70] <= ICis[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[71] <= ICis[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[72] <= ICis[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[73] <= ICis[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[74] <= ICis[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[75] <= ICis[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[76] <= ICis[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[77] <= ICis[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[78] <= ICis[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[79] <= ICis[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[80] <= ICis[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[81] <= ICis[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[82] <= ICis[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[83] <= ICis[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[84] <= ICis[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[85] <= ICis[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[86] <= ICis[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[87] <= ICis[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[88] <= ICis[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[89] <= ICis[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[90] <= ICis[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[91] <= ICis[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[92] <= ICis[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[93] <= ICis[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[94] <= ICis[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICis[95] <= ICis[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE


