module test4_module(
  input wire clk,
  input wire reset,
  input wire [7:0] user_module__reading_data,
  input wire user_module__reading_valid,
  input wire user_module__output_ready,
  output wire [7:0] user_module__output_data,
  output wire user_module__output_valid,
  output wire user_module__reading_ready
);
  wire [63:0] ____state_2_init[7];
  assign ____state_2_init = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  wire [2:0] literal_2735[5];
  assign literal_2735 = '{3'h0, 3'h0, 3'h0, 3'h0, 3'h7};
  wire [63:0] literal_2836[7];
  assign literal_2836 = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  reg [3:0] ____state_3;
  reg [3:0] ____state_6;
  reg [3:0] ____state_0;
  reg [63:0] ____state_2[7];
  reg ____state_4;
  reg [63:0] ____state_1;
  reg [63:0] ____state_5;
  reg [63:0] ____state_7;
  wire eq_2656;
  wire or_reduce_2657;
  wire nor_2672;
  wire [63:0] array_index_2673;
  wire or_2690;
  wire [3:0] new_count__4;
  wire eq_2712;
  wire eq_2713;
  wire eq_2700;
  wire eq_2699;
  wire eq_2697;
  wire ne_2715;
  wire eq_2695;
  wire eq_2716;
  wire eq_2717;
  wire eq_2698;
  wire eq_2663;
  wire eq_2696;
  wire [3:0] new_count__1;
  wire and_2738;
  wire or_2984;
  wire and_2745;
  wire [3:0] new_count;
  wire nor_2681;
  wire and_2795;
  wire p0_stage_done;
  wire and_2774;
  wire and_2775;
  wire and_2776;
  wire nor_2788;
  wire and_2777;
  wire and_2778;
  wire and_2779;
  wire nor_2789;
  wire and_2780;
  wire and_2781;
  wire and_2790;
  wire and_2782;
  wire and_2783;
  wire and_2784;
  wire nor_2791;
  wire nor_2792;
  wire and_2785;
  wire nor_2793;
  wire and_2794;
  wire and_2796;
  wire [63:0] new_first;
  wire [3:0] new_count__8;
  wire nor_2798;
  wire nor_2802;
  wire and_2799;
  wire nor_2803;
  wire nor_2804;
  wire and_2800;
  wire and_2801;
  wire and_2787;
  wire [3:0] new_count__3;
  wire [3:0] new_count__2;
  wire [20:0] concat_2897;
  wire [3:0] new_count__6;
  wire [3:0] new_count__5;
  wire [1:0] concat_2903;
  wire [6:0] concat_2918;
  wire [63:0] array_update_2833[7];
  wire [63:0] array_update_2829[7];
  wire [63:0] new_regs[7];
  wire [63:0] new_regs__1[7];
  wire [63:0] array_update_2823[7];
  wire [63:0] array_update_2818[7];
  wire [4:0] concat_2749;
  wire [22:0] concat_2948;
  wire [63:0] new_output__1;
  wire [63:0] new_output;
  wire [1:0] concat_2954;
  wire [3:0] new_delay__9;
  wire [7:0] output_out;
  wire [3:0] one_hot_sel_2898;
  wire and_2965;
  wire [63:0] one_hot_sel_2904;
  wire [63:0] one_hot_sel_2919[7];
  wire and_2971;
  wire [3:0] one_hot_sel_2806;
  wire nor_2807;
  wire [63:0] one_hot_sel_2949;
  wire and_2976;
  wire [3:0] one_hot_sel_2955;
  wire [63:0] new_order;
  wire and_2981;
  assign eq_2656 = ____state_6 == 4'h7;
  assign or_reduce_2657 = |____state_3[3:1];
  assign nor_2672 = ~(or_reduce_2657 | ____state_3[0]);
  assign array_index_2673 = ____state_2[3'h5];
  assign or_2690 = ~eq_2656 | nor_2672;
  assign new_count__4 = 4'h1;
  assign eq_2712 = ____state_1[55:0] == 56'h55_5555_5555_5555;
  assign eq_2713 = user_module__reading_data == 8'h5d;
  assign eq_2700 = ____state_0 == 4'h2;
  assign eq_2699 = ____state_0 == 4'h4;
  assign eq_2697 = ____state_0 == 4'h5;
  assign ne_2715 = array_index_2673[15:8] != 8'h04;
  assign eq_2695 = ____state_0 == 4'h7;
  assign eq_2716 = ____state_0 == 4'h0;
  assign eq_2717 = ____state_0 == new_count__4;
  assign eq_2698 = ____state_0 == 4'h3;
  assign eq_2663 = ____state_0 == 4'h6;
  assign eq_2696 = ____state_0 == 4'h8;
  assign new_count__1 = 4'h1;
  assign and_2738 = eq_2697 & ~or_2690;
  assign or_2984 = eq_2716 | eq_2717 | eq_2700 | eq_2698 | eq_2699 | eq_2697 | eq_2663 | eq_2695 | eq_2696 | ~eq_2656;
  assign and_2745 = eq_2717 & eq_2656;
  assign new_count = 4'h1;
  assign nor_2681 = ~(____state_3[2] | ____state_3[3]);
  assign and_2795 = eq_2716 & eq_2656 & eq_2712 & eq_2713;
  assign p0_stage_done = user_module__reading_valid & user_module__output_ready;
  assign and_2774 = eq_2716 & ~(eq_2656 & eq_2712 & eq_2713);
  assign and_2775 = eq_2717 & ~or_2690;
  assign and_2776 = eq_2717 & or_2690;
  assign nor_2788 = ~(~eq_2700 | eq_2656);
  assign and_2777 = eq_2700 & eq_2656;
  assign and_2778 = eq_2698 & ~or_2690;
  assign and_2779 = eq_2698 & or_2690;
  assign nor_2789 = ~(~eq_2699 | eq_2656);
  assign and_2780 = eq_2699 & eq_2656;
  assign and_2781 = eq_2697 & or_2690;
  assign and_2790 = eq_2663 & eq_2656 & or_reduce_2657;
  assign and_2782 = eq_2663 & ~(eq_2656 & or_reduce_2657);
  assign and_2783 = and_2738 & ~ne_2715;
  assign and_2784 = and_2738 & ne_2715;
  assign nor_2791 = ~(~eq_2695 | eq_2656);
  assign nor_2792 = ~(~eq_2696 | eq_2656);
  assign and_2785 = eq_2696 & eq_2656;
  assign nor_2793 = ~(~eq_2695 | ~eq_2656 | ____state_4);
  assign and_2794 = eq_2695 & eq_2656 & ____state_4;
  assign and_2796 = and_2745 & nor_2672;
  assign new_first = {____state_1[55:0], user_module__reading_data};
  assign new_count__8 = ____state_3 + new_count;
  assign nor_2798 = ~(~eq_2717 | eq_2656);
  assign nor_2802 = ~(~eq_2698 | eq_2656);
  assign and_2799 = eq_2698 & eq_2656;
  assign nor_2803 = ~(~eq_2697 | eq_2656);
  assign nor_2804 = ~(~eq_2663 | eq_2656);
  assign and_2800 = eq_2663 & eq_2656;
  assign and_2801 = eq_2697 & eq_2656 & nor_2672;
  assign and_2787 = ____state_0 > 4'h5 & ~eq_2663 & ~eq_2695 & ~eq_2696 & ~eq_2656;
  assign new_count__3 = 4'h1;
  assign new_count__2 = 4'h1;
  assign concat_2897 = {and_2795 & p0_stage_done, and_2774 & p0_stage_done, and_2775 & p0_stage_done, and_2776 & p0_stage_done, nor_2788 & p0_stage_done, and_2777 & p0_stage_done, and_2778 & p0_stage_done, and_2779 & p0_stage_done, nor_2789 & p0_stage_done, and_2780 & p0_stage_done, and_2781 & p0_stage_done, and_2790 & p0_stage_done, and_2782 & p0_stage_done, and_2783 & p0_stage_done, and_2784 & p0_stage_done, nor_2791 & p0_stage_done, ~or_2984 & p0_stage_done, nor_2792 & p0_stage_done, and_2785 & p0_stage_done, nor_2793 & p0_stage_done, and_2794 & p0_stage_done};
  assign new_count__6 = 4'h1;
  assign new_count__5 = 4'h1;
  assign concat_2903 = {~or_2984 & p0_stage_done, or_2984 & p0_stage_done};
  assign concat_2918 = {eq_2700 & p0_stage_done, eq_2698 & p0_stage_done, and_2775 & p0_stage_done, and_2796 & p0_stage_done, eq_2699 & p0_stage_done, eq_2697 & p0_stage_done, ~or_2984 & p0_stage_done};
  assign array_update_2833[0] = ____state_2[0];
  assign array_update_2833[1] = ____state_2[1];
  assign array_update_2833[2] = ____state_2[2];
  assign array_update_2833[3] = ____state_2[3];
  assign array_update_2833[4] = ____state_2[4];
  assign array_update_2833[5] = ____state_2[5];
  assign array_update_2833[6] = ~(eq_2656 & ~or_reduce_2657 & ~____state_3[0]) ? ____state_2[3'h6] : new_first;
  assign array_update_2829[0] = ____state_2[0];
  assign array_update_2829[1] = ____state_2[1];
  assign array_update_2829[2] = ____state_2[2];
  assign array_update_2829[3] = ____state_2[3];
  assign array_update_2829[4] = ____state_2[4];
  assign array_update_2829[5] = eq_2656 ? new_first : array_index_2673;
  assign array_update_2829[6] = ____state_2[6];
  assign new_regs[0] = new_first;
  assign new_regs[1] = ____state_2[1];
  assign new_regs[2] = ____state_2[2];
  assign new_regs[3] = ____state_2[3];
  assign new_regs[4] = ____state_2[4];
  assign new_regs[5] = ____state_2[5];
  assign new_regs[6] = ____state_2[6];
  assign new_regs__1[0] = new_count__3 == 4'h0 ? new_first : ____state_2[0];
  assign new_regs__1[1] = new_count__3 == 4'h1 ? new_first : ____state_2[1];
  assign new_regs__1[2] = new_count__3 == 4'h2 ? new_first : ____state_2[2];
  assign new_regs__1[3] = new_count__3 == 4'h3 ? new_first : ____state_2[3];
  assign new_regs__1[4] = new_count__3 == 4'h4 ? new_first : ____state_2[4];
  assign new_regs__1[5] = new_count__3 == 4'h5 ? new_first : ____state_2[5];
  assign new_regs__1[6] = new_count__3 == 4'h6 ? new_first : ____state_2[6];
  assign array_update_2823[0] = ____state_2[0];
  assign array_update_2823[1] = ____state_2[1];
  assign array_update_2823[2] = ____state_2[2];
  assign array_update_2823[3] = eq_2656 ? new_first : ____state_2[3'h3];
  assign array_update_2823[4] = ____state_2[4];
  assign array_update_2823[5] = ____state_2[5];
  assign array_update_2823[6] = ____state_2[6];
  assign array_update_2818[0] = ____state_2[0];
  assign array_update_2818[1] = ____state_2[1];
  assign array_update_2818[2] = eq_2656 ? new_first : ____state_2[3'h2];
  assign array_update_2818[3] = ____state_2[3];
  assign array_update_2818[4] = ____state_2[4];
  assign array_update_2818[5] = ____state_2[5];
  assign array_update_2818[6] = ____state_2[6];
  assign concat_2749 = {eq_2717, eq_2697 | eq_2698, eq_2663, eq_2695 | eq_2699 | eq_2700, eq_2696};
  assign concat_2948 = {and_2795 & p0_stage_done, and_2774 & p0_stage_done, nor_2798 & p0_stage_done, and_2745 & p0_stage_done, nor_2788 & p0_stage_done, and_2777 & p0_stage_done, nor_2802 & p0_stage_done, and_2799 & p0_stage_done, nor_2789 & p0_stage_done, and_2780 & p0_stage_done, nor_2803 & p0_stage_done, nor_2804 & p0_stage_done, and_2800 & p0_stage_done, and_2801 & p0_stage_done, nor_2791 & p0_stage_done, and_2783 & p0_stage_done, and_2784 & p0_stage_done, and_2787 & p0_stage_done, ~or_2984 & p0_stage_done, nor_2792 & p0_stage_done, and_2785 & p0_stage_done, nor_2793 & p0_stage_done, and_2794 & p0_stage_done};
  assign new_output__1 = 64'h5555_5555_5555_555d;
  assign new_output = {____state_5[63:8], 8'h00};
  assign concat_2954 = {~eq_2656 & p0_stage_done, eq_2656 & p0_stage_done};
  assign new_delay__9 = ____state_6 + new_count__2;
  assign output_out = ____state_5[7:0];
  assign one_hot_sel_2898 = 4'h8 & {4{concat_2897[0]}} | 4'hf & {4{concat_2897[1]}} | {1'h1, literal_2735[____state_3 > 4'h4 ? 3'h4 : ____state_3[2:0]]} & {4{concat_2897[2]}} | 4'h8 & {4{concat_2897[3]}} | 4'h0 & {4{concat_2897[4]}} | 4'h7 & {4{concat_2897[5]}} | 4'hf & {4{concat_2897[6]}} | 4'h6 & {4{concat_2897[7]}} | 4'h6 & {4{concat_2897[8]}} | 4'h7 & {4{concat_2897[9]}} | 4'h5 & {4{concat_2897[10]}} | 4'h5 & {4{concat_2897[11]}} | 4'h4 & {4{concat_2897[12]}} | 4'h3 & {4{concat_2897[13]}} | 4'h4 & {4{concat_2897[14]}} | 4'h3 & {4{concat_2897[15]}} | 4'h2 & {4{concat_2897[16]}} | new_count__6 & {4{concat_2897[17]}} | 4'h2 & {4{concat_2897[18]}} | 4'h0 & {4{concat_2897[19]}} | new_count__5 & {4{concat_2897[20]}};
  assign and_2965 = (and_2774 | and_2775 | and_2776 | and_2777 | and_2778 | and_2779 | and_2780 | and_2781 | and_2782 | and_2783 | and_2784 | and_2785 | ~or_2984 | nor_2788 | nor_2789 | and_2790 | nor_2791 | nor_2792 | nor_2793 | and_2794 | and_2795) & p0_stage_done;
  assign one_hot_sel_2904 = new_first & {64{concat_2903[0]}} | 64'h0000_0000_0000_0000 & {64{concat_2903[1]}};
  assign one_hot_sel_2919[0] = literal_2836[0] & {64{concat_2918[0]}} | array_update_2833[0] & {64{concat_2918[1]}} | array_update_2829[0] & {64{concat_2918[2]}} | new_regs[0] & {64{concat_2918[3]}} | new_regs__1[0] & {64{concat_2918[4]}} | array_update_2823[0] & {64{concat_2918[5]}} | array_update_2818[0] & {64{concat_2918[6]}};
  assign one_hot_sel_2919[1] = literal_2836[1] & {64{concat_2918[0]}} | array_update_2833[1] & {64{concat_2918[1]}} | array_update_2829[1] & {64{concat_2918[2]}} | new_regs[1] & {64{concat_2918[3]}} | new_regs__1[1] & {64{concat_2918[4]}} | array_update_2823[1] & {64{concat_2918[5]}} | array_update_2818[1] & {64{concat_2918[6]}};
  assign one_hot_sel_2919[2] = literal_2836[2] & {64{concat_2918[0]}} | array_update_2833[2] & {64{concat_2918[1]}} | array_update_2829[2] & {64{concat_2918[2]}} | new_regs[2] & {64{concat_2918[3]}} | new_regs__1[2] & {64{concat_2918[4]}} | array_update_2823[2] & {64{concat_2918[5]}} | array_update_2818[2] & {64{concat_2918[6]}};
  assign one_hot_sel_2919[3] = literal_2836[3] & {64{concat_2918[0]}} | array_update_2833[3] & {64{concat_2918[1]}} | array_update_2829[3] & {64{concat_2918[2]}} | new_regs[3] & {64{concat_2918[3]}} | new_regs__1[3] & {64{concat_2918[4]}} | array_update_2823[3] & {64{concat_2918[5]}} | array_update_2818[3] & {64{concat_2918[6]}};
  assign one_hot_sel_2919[4] = literal_2836[4] & {64{concat_2918[0]}} | array_update_2833[4] & {64{concat_2918[1]}} | array_update_2829[4] & {64{concat_2918[2]}} | new_regs[4] & {64{concat_2918[3]}} | new_regs__1[4] & {64{concat_2918[4]}} | array_update_2823[4] & {64{concat_2918[5]}} | array_update_2818[4] & {64{concat_2918[6]}};
  assign one_hot_sel_2919[5] = literal_2836[5] & {64{concat_2918[0]}} | array_update_2833[5] & {64{concat_2918[1]}} | array_update_2829[5] & {64{concat_2918[2]}} | new_regs[5] & {64{concat_2918[3]}} | new_regs__1[5] & {64{concat_2918[4]}} | array_update_2823[5] & {64{concat_2918[5]}} | array_update_2818[5] & {64{concat_2918[6]}};
  assign one_hot_sel_2919[6] = literal_2836[6] & {64{concat_2918[0]}} | array_update_2833[6] & {64{concat_2918[1]}} | array_update_2829[6] & {64{concat_2918[2]}} | new_regs[6] & {64{concat_2918[3]}} | new_regs__1[6] & {64{concat_2918[4]}} | array_update_2823[6] & {64{concat_2918[5]}} | array_update_2818[6] & {64{concat_2918[6]}};
  assign and_2971 = (eq_2697 | eq_2698 | eq_2699 | eq_2700 | and_2775 | ~or_2984 | and_2796) & p0_stage_done;
  assign one_hot_sel_2806 = (eq_2656 ? new_count__8 & {4{nor_2681}} : ____state_3) & {4{concat_2749[0]}} | ____state_3 & {4{~eq_2656}} & {4{concat_2749[1]}} | (eq_2656 ? new_count__8 & {4{~or_reduce_2657}} : ____state_3) & {4{concat_2749[2]}} | (eq_2656 ? new_count__8 & {4{nor_2672}} : ____state_3) & {4{concat_2749[3]}} | (eq_2656 ? {3'h0, nor_2672} : ____state_3) & {4{concat_2749[4]}};
  assign nor_2807 = ~(eq_2716 | ~(~eq_2663 | ~eq_2656 | nor_2672 ? ____state_4 : ~(____state_3 == new_count__1 & ~____state_4)));
  assign one_hot_sel_2949 = 64'h0000_0000_0000_0007 & {64{concat_2948[0]}} | 64'h0000_0000_0000_0017 & {64{concat_2948[1]}} | 64'h0000_0000_0000_0008 & {64{concat_2948[2]}} | new_output & {64{concat_2948[3]}} | 64'h0000_0000_0000_0009 & {64{concat_2948[4]}} | new_output & {64{concat_2948[5]}} | 64'h0888_8888_8888_8888 & {64{concat_2948[6]}} | new_output__1 & {64{concat_2948[7]}} | new_output & {64{concat_2948[8]}} | 64'h0000_0000_0000_0006 & {64{concat_2948[9]}} | 64'h0000_0000_0000_0006 & {64{concat_2948[10]}} | new_output & {64{concat_2948[11]}} | new_output & {64{concat_2948[12]}} | 64'h0000_0000_0000_0005 & {64{concat_2948[13]}} | new_output & {64{concat_2948[14]}} | 64'h0000_0000_0000_0004 & {64{concat_2948[15]}} | new_output & {64{concat_2948[16]}} | 64'h0000_0000_0000_0003 & {64{concat_2948[17]}} | new_output & {64{concat_2948[18]}} | 64'h0000_0000_0000_0002 & {64{concat_2948[19]}} | new_output & {64{concat_2948[20]}} | new_first & {64{concat_2948[21]}} | 64'h0000_0000_0000_0001 & {64{concat_2948[22]}};
  assign and_2976 = (and_2745 | and_2774 | and_2777 | and_2780 | and_2783 | and_2784 | and_2785 | ~or_2984 | and_2787 | nor_2788 | nor_2789 | nor_2791 | nor_2792 | nor_2793 | and_2794 | and_2795 | nor_2798 | and_2799 | and_2800 | and_2801 | nor_2802 | nor_2803 | nor_2804) & p0_stage_done;
  assign one_hot_sel_2955 = 4'h0 & {4{concat_2954[0]}} | new_delay__9 & {4{concat_2954[1]}};
  assign new_order = ____state_7 + 64'h0000_0000_0000_0001;
  assign and_2981 = ~(eq_2716 | eq_2717 | eq_2700 | eq_2698 | eq_2699 | eq_2697 | eq_2663 | eq_2695 | ~eq_2696 | ~eq_2656 | nor_2681) & p0_stage_done;
  always_ff @ (posedge clk) begin
    if (reset) begin
      ____state_3 <= 4'h0;
      ____state_6 <= 4'h0;
      ____state_0 <= 4'h0;
      ____state_2 <= ____state_2_init;
      ____state_4 <= 1'h0;
      ____state_1 <= 64'h0000_0000_0000_0000;
      ____state_5 <= 64'h0000_0000_0000_0000;
      ____state_7 <= 64'h0000_0000_0000_0000;
    end else begin
      ____state_3 <= p0_stage_done ? one_hot_sel_2806 : ____state_3;
      ____state_6 <= p0_stage_done ? one_hot_sel_2955 : ____state_6;
      ____state_0 <= and_2965 ? one_hot_sel_2898 : ____state_0;
      ____state_2 <= and_2971 ? one_hot_sel_2919 : ____state_2;
      ____state_4 <= p0_stage_done ? nor_2807 : ____state_4;
      ____state_1 <= p0_stage_done ? one_hot_sel_2904 : ____state_1;
      ____state_5 <= and_2976 ? one_hot_sel_2949 : ____state_5;
      ____state_7 <= and_2981 ? new_order : ____state_7;
    end
  end
  assign user_module__output_data = output_out;
  assign user_module__output_valid = user_module__reading_valid;
  assign user_module__reading_ready = p0_stage_done;
endmodule