Address,RegName,BitName,Access,HW,MSB,LSB,Reset,Description
4'h0,CTRL,,,,,,,Control register for SPI unit
,,EN,rw,cfg,0,0,1'b0,SPI enable
4'h4,CFG,,,,,,,SPI configuration register
,,CPOL,rw,cfg,0,0,1'b0,"Clock polarity
  0: CK to 0 when idle
  1: CK to 1 when idle"
,,LSBFIRST,rw,cfg,1,1,1'b0,"Frame format
  0: MSB transmitted first
  1: LSB transmitted first"
,,DFF,rw,cfg,3,2,2'b00,"Data frame format
  00: 8bit
  01: 16bit
  10: 24bit
  11: 32bit"
,,SSPOL,rw,cfg,4,4,1'b0,"Slave select polarity
  0: Active low
  1: Active high"
,,CORE_SEL,rw,cfg,5,5,1'b0,"0 : core
1 : subcore"
4'h8,CLKCFG,,,,,,,SPI clock configuration register
,,DIV,rw,cfg,7,0,0,"SPI Clock divider.
Divider ratio is 2*DIV+1"
