Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar  5 19:09:15 2024
| Host         : U211168 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file Implement/Config_wbs_mult_import/top_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.804        0.000                      0                 1105        0.098        0.000                      0                 1105        3.750        0.000                       0                   490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
PIN_CLOCK_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PIN_CLOCK_100        0.804        0.000                      0                 1105        0.098        0.000                      0                 1105        3.750        0.000                       0                   490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PIN_CLOCK_100
  To Clock:  PIN_CLOCK_100

Setup :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 inst_wbs/REGISTERS_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/DATA_WB_IN_15_8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 4.999ns (56.211%)  route 3.894ns (43.789%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.656     5.418    boundary       inst_wbs/CLK_I
    SLICE_X38Y51         FDCE                                         r  reconfigurable inst_wbs/REGISTERS_reg[1][12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  reconfigurable inst_wbs/REGISTERS_reg[1][12]/Q
                         net (fo=2, routed)           0.706     6.642    reconfigurable inst_wbs/REGISTERS_reg[1]__0[12]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841    10.483 r  reconfigurable inst_wbs/multOp/P[10]
                         net (fo=1, routed)           0.933    11.416    reconfigurable inst_wbs/multOp_n_95
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.540 r  reconfigurable inst_wbs/DAT_O[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.540    reconfigurable inst_wbs/DAT_O[10]_INST_0_i_4_n_0
    SLICE_X41Y52         MUXF7 (Prop_muxf7_I1_O)      0.217    11.757 r  reconfigurable inst_wbs/DAT_O[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.807    12.564    reconfigurable inst_wbs/DAT_O[10]_INST_0_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I1_O)        0.299    12.863 r  reconfigurable inst_wbs/DAT_O[10]_INST_0/O
                         net (fo=1, routed)           1.449    14.312    boundary       Inst_wbm_uart_kcpsm6/DAT_O[10]
    SLICE_X43Y49         FDRE                                         r  static         Inst_wbm_uart_kcpsm6/DATA_WB_IN_15_8_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r                 
    Y9                                                0.000    10.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.493    14.976    static         Inst_wbm_uart_kcpsm6/CLK
    SLICE_X43Y49         FDRE                                         r  static         Inst_wbm_uart_kcpsm6/DATA_WB_IN_15_8_reg[2]/C
                         clock pessimism              0.280    15.256                     
                         clock uncertainty           -0.035    15.220                     
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.105    15.115    static           Inst_wbm_uart_kcpsm6/DATA_WB_IN_15_8_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115                     
                         arrival time                         -14.312                     
  -------------------------------------------------------------------
                         slack                                  0.804                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.855%)  route 0.136ns (49.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.560     1.507    static         Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X33Y39         FDRE                                         r  static         Inst_wbm_uart_kcpsm6/processor/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  static         Inst_wbm_uart_kcpsm6/processor/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.136     1.784    static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/DIB0
    SLICE_X34Y39         RAMD32                                       r  static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.826     2.020    static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X34Y39         RAMD32                                       r  static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.480     1.540                     
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.686    static           Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.686                     
                         arrival time                           1.784                     
  -------------------------------------------------------------------
                         slack                                  0.098                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PIN_CLOCK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIN_CLOCK_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y40  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



