#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d99ad49f60 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d99afaced0_0 .net "PC", 31 0, L_000001d99b030a20;  1 drivers
v000001d99afadfb0_0 .net "cycles_consumed", 31 0, v000001d99afaeff0_0;  1 drivers
v000001d99afae050_0 .var "input_clk", 0 0;
v000001d99afae9b0_0 .var "rst", 0 0;
S_000001d99accd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d99ad49f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d99aef22e0 .functor NOR 1, v000001d99afae050_0, v000001d99af9fb00_0, C4<0>, C4<0>;
L_000001d99aef17f0 .functor AND 1, v000001d99af84140_0, v000001d99af854a0_0, C4<1>, C4<1>;
L_000001d99aef1e10 .functor AND 1, L_000001d99aef17f0, L_000001d99afae370, C4<1>, C4<1>;
L_000001d99aef1780 .functor AND 1, v000001d99af72540_0, v000001d99af72c20_0, C4<1>, C4<1>;
L_000001d99aef2270 .functor AND 1, L_000001d99aef1780, L_000001d99afae410, C4<1>, C4<1>;
L_000001d99aef2120 .functor AND 1, v000001d99afa0500_0, v000001d99afa1b80_0, C4<1>, C4<1>;
L_000001d99aef2190 .functor AND 1, L_000001d99aef2120, L_000001d99afaea50, C4<1>, C4<1>;
L_000001d99aef1940 .functor AND 1, v000001d99af84140_0, v000001d99af854a0_0, C4<1>, C4<1>;
L_000001d99aef11d0 .functor AND 1, L_000001d99aef1940, L_000001d99afacf70, C4<1>, C4<1>;
L_000001d99aef0910 .functor AND 1, v000001d99af72540_0, v000001d99af72c20_0, C4<1>, C4<1>;
L_000001d99aef0980 .functor AND 1, L_000001d99aef0910, L_000001d99afad330, C4<1>, C4<1>;
L_000001d99aef12b0 .functor AND 1, v000001d99afa0500_0, v000001d99afa1b80_0, C4<1>, C4<1>;
L_000001d99aef1ef0 .functor AND 1, L_000001d99aef12b0, L_000001d99afaeb90, C4<1>, C4<1>;
L_000001d99afb6b60 .functor NOT 1, L_000001d99aef22e0, C4<0>, C4<0>, C4<0>;
L_000001d99afb6540 .functor NOT 1, L_000001d99aef22e0, C4<0>, C4<0>, C4<0>;
L_000001d99afcbfb0 .functor NOT 1, L_000001d99aef22e0, C4<0>, C4<0>, C4<0>;
L_000001d99afcd4b0 .functor NOT 1, L_000001d99aef22e0, C4<0>, C4<0>, C4<0>;
L_000001d99afcd280 .functor NOT 1, L_000001d99aef22e0, C4<0>, C4<0>, C4<0>;
L_000001d99b030a20 .functor BUFZ 32, v000001d99af9dc60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99afa2440_0 .net "EX1_ALU_OPER1", 31 0, L_000001d99afb6fc0;  1 drivers
v000001d99afa2260_0 .net "EX1_ALU_OPER2", 31 0, L_000001d99afcc9c0;  1 drivers
v000001d99afa26c0_0 .net "EX1_PC", 31 0, v000001d99af82020_0;  1 drivers
v000001d99afa2760_0 .net "EX1_PFC", 31 0, v000001d99af81d00_0;  1 drivers
v000001d99afa2620_0 .net "EX1_PFC_to_IF", 31 0, L_000001d99afb34b0;  1 drivers
v000001d99afa2800_0 .net "EX1_forward_to_B", 31 0, v000001d99af82de0_0;  1 drivers
v000001d99afa2120_0 .net "EX1_is_beq", 0 0, v000001d99af837e0_0;  1 drivers
v000001d99afa21c0_0 .net "EX1_is_bne", 0 0, v000001d99af83ec0_0;  1 drivers
v000001d99af9c900_0 .net "EX1_is_jal", 0 0, v000001d99af83a60_0;  1 drivers
v000001d99af9a920_0 .net "EX1_is_jr", 0 0, v000001d99af83560_0;  1 drivers
v000001d99af9ca40_0 .net "EX1_is_oper2_immed", 0 0, v000001d99af83ce0_0;  1 drivers
v000001d99af9c860_0 .net "EX1_memread", 0 0, v000001d99af81e40_0;  1 drivers
v000001d99af9d080_0 .net "EX1_memwrite", 0 0, v000001d99af82ac0_0;  1 drivers
v000001d99af9b820_0 .net "EX1_opcode", 11 0, v000001d99af81940_0;  1 drivers
v000001d99af9b000_0 .net "EX1_predicted", 0 0, v000001d99af82c00_0;  1 drivers
v000001d99af9ba00_0 .net "EX1_rd_ind", 4 0, v000001d99af83240_0;  1 drivers
v000001d99af9b1e0_0 .net "EX1_rd_indzero", 0 0, v000001d99af83b00_0;  1 drivers
v000001d99af9c7c0_0 .net "EX1_regwrite", 0 0, v000001d99af82b60_0;  1 drivers
v000001d99af9ce00_0 .net "EX1_rs1", 31 0, v000001d99af83380_0;  1 drivers
v000001d99af9c040_0 .net "EX1_rs1_ind", 4 0, v000001d99af83ba0_0;  1 drivers
v000001d99af9b3c0_0 .net "EX1_rs2", 31 0, v000001d99af823e0_0;  1 drivers
v000001d99af9cc20_0 .net "EX1_rs2_ind", 4 0, v000001d99af82d40_0;  1 drivers
v000001d99af9aec0_0 .net "EX1_rs2_out", 31 0, L_000001d99afcbd80;  1 drivers
v000001d99af9bbe0_0 .net "EX2_ALU_OPER1", 31 0, v000001d99af84000_0;  1 drivers
v000001d99af9cae0_0 .net "EX2_ALU_OPER2", 31 0, v000001d99af84c80_0;  1 drivers
v000001d99af9b780_0 .net "EX2_ALU_OUT", 31 0, L_000001d99afb3690;  1 drivers
v000001d99af9b8c0_0 .net "EX2_PC", 31 0, v000001d99af840a0_0;  1 drivers
v000001d99af9cd60_0 .net "EX2_PFC_to_IF", 31 0, v000001d99af84e60_0;  1 drivers
v000001d99af9af60_0 .net "EX2_forward_to_B", 31 0, v000001d99af84f00_0;  1 drivers
v000001d99af9c4a0_0 .net "EX2_is_beq", 0 0, v000001d99af84fa0_0;  1 drivers
v000001d99af9ccc0_0 .net "EX2_is_bne", 0 0, v000001d99af84820_0;  1 drivers
v000001d99af9cb80_0 .net "EX2_is_jal", 0 0, v000001d99af85220_0;  1 drivers
v000001d99af9cea0_0 .net "EX2_is_jr", 0 0, v000001d99af848c0_0;  1 drivers
v000001d99af9bf00_0 .net "EX2_is_oper2_immed", 0 0, v000001d99af852c0_0;  1 drivers
v000001d99af9c540_0 .net "EX2_memread", 0 0, v000001d99af85040_0;  1 drivers
v000001d99af9b500_0 .net "EX2_memwrite", 0 0, v000001d99af84460_0;  1 drivers
v000001d99af9c5e0_0 .net "EX2_opcode", 11 0, v000001d99af85360_0;  1 drivers
v000001d99af9bdc0_0 .net "EX2_predicted", 0 0, v000001d99af850e0_0;  1 drivers
v000001d99af9b0a0_0 .net "EX2_rd_ind", 4 0, v000001d99af85400_0;  1 drivers
v000001d99af9cf40_0 .net "EX2_rd_indzero", 0 0, v000001d99af854a0_0;  1 drivers
v000001d99af9c680_0 .net "EX2_regwrite", 0 0, v000001d99af84140_0;  1 drivers
v000001d99af9c0e0_0 .net "EX2_rs1", 31 0, v000001d99af84280_0;  1 drivers
v000001d99af9b140_0 .net "EX2_rs1_ind", 4 0, v000001d99af84320_0;  1 drivers
v000001d99af9b640_0 .net "EX2_rs2_ind", 4 0, v000001d99af843c0_0;  1 drivers
v000001d99af9bfa0_0 .net "EX2_rs2_out", 31 0, v000001d99af845a0_0;  1 drivers
v000001d99af9c9a0_0 .net "ID_INST", 31 0, v000001d99af8de30_0;  1 drivers
v000001d99af9c180_0 .net "ID_PC", 31 0, v000001d99af8df70_0;  1 drivers
v000001d99af9c220_0 .net "ID_PFC_to_EX", 31 0, L_000001d99afb00d0;  1 drivers
v000001d99af9b460_0 .net "ID_PFC_to_IF", 31 0, L_000001d99afb0c10;  1 drivers
v000001d99af9cfe0_0 .net "ID_forward_to_B", 31 0, L_000001d99afaf950;  1 drivers
v000001d99af9b280_0 .net "ID_is_beq", 0 0, L_000001d99afb07b0;  1 drivers
v000001d99af9baa0_0 .net "ID_is_bne", 0 0, L_000001d99afafbd0;  1 drivers
v000001d99af9bc80_0 .net "ID_is_j", 0 0, L_000001d99afb14d0;  1 drivers
v000001d99af9a9c0_0 .net "ID_is_jal", 0 0, L_000001d99afaf810;  1 drivers
v000001d99af9aa60_0 .net "ID_is_jr", 0 0, L_000001d99afb11b0;  1 drivers
v000001d99af9b960_0 .net "ID_is_oper2_immed", 0 0, L_000001d99afb5580;  1 drivers
v000001d99af9ab00_0 .net "ID_memread", 0 0, L_000001d99afafe50;  1 drivers
v000001d99af9bb40_0 .net "ID_memwrite", 0 0, L_000001d99afb0030;  1 drivers
v000001d99af9c720_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  1 drivers
v000001d99af9aba0_0 .net "ID_predicted", 0 0, v000001d99af87670_0;  1 drivers
v000001d99af9bd20_0 .net "ID_rd_ind", 4 0, v000001d99af9e7a0_0;  1 drivers
v000001d99af9ac40_0 .net "ID_regwrite", 0 0, L_000001d99afafa90;  1 drivers
v000001d99af9ace0_0 .net "ID_rs1", 31 0, v000001d99af8c3f0_0;  1 drivers
v000001d99af9ad80_0 .net "ID_rs1_ind", 4 0, v000001d99af9f1a0_0;  1 drivers
v000001d99af9c2c0_0 .net "ID_rs2", 31 0, v000001d99af8d6b0_0;  1 drivers
v000001d99af9ae20_0 .net "ID_rs2_ind", 4 0, v000001d99af9e840_0;  1 drivers
v000001d99af9b5a0_0 .net "IF_INST", 31 0, L_000001d99afb5c10;  1 drivers
v000001d99af9b320_0 .net "IF_pc", 31 0, v000001d99af9dc60_0;  1 drivers
v000001d99af9be60_0 .net "MEM_ALU_OUT", 31 0, v000001d99af72180_0;  1 drivers
v000001d99af9c360_0 .net "MEM_Data_mem_out", 31 0, v000001d99afa1180_0;  1 drivers
v000001d99af9b6e0_0 .net "MEM_memread", 0 0, v000001d99af745c0_0;  1 drivers
v000001d99af9c400_0 .net "MEM_memwrite", 0 0, v000001d99af739e0_0;  1 drivers
v000001d99afb4c70_0 .net "MEM_opcode", 11 0, v000001d99af72ae0_0;  1 drivers
v000001d99afb49f0_0 .net "MEM_rd_ind", 4 0, v000001d99af724a0_0;  1 drivers
v000001d99afb46d0_0 .net "MEM_rd_indzero", 0 0, v000001d99af72c20_0;  1 drivers
v000001d99afb4950_0 .net "MEM_regwrite", 0 0, v000001d99af72540_0;  1 drivers
v000001d99afb4bd0_0 .net "MEM_rs2", 31 0, v000001d99af72b80_0;  1 drivers
v000001d99afb4770_0 .net "PC", 31 0, L_000001d99b030a20;  alias, 1 drivers
v000001d99afb4d10_0 .net "STALL_ID1_FLUSH", 0 0, v000001d99af87fd0_0;  1 drivers
v000001d99afb4db0_0 .net "STALL_ID2_FLUSH", 0 0, v000001d99af88070_0;  1 drivers
v000001d99afb4a90_0 .net "STALL_IF_FLUSH", 0 0, v000001d99af89010_0;  1 drivers
v000001d99afb4810_0 .net "WB_ALU_OUT", 31 0, v000001d99afa1860_0;  1 drivers
v000001d99afb48b0_0 .net "WB_Data_mem_out", 31 0, v000001d99afa1ae0_0;  1 drivers
v000001d99afb4b30_0 .net "WB_memread", 0 0, v000001d99afa0960_0;  1 drivers
v000001d99afae690_0 .net "WB_rd_ind", 4 0, v000001d99afa0b40_0;  1 drivers
v000001d99afaf090_0 .net "WB_rd_indzero", 0 0, v000001d99afa1b80_0;  1 drivers
v000001d99afad8d0_0 .net "WB_regwrite", 0 0, v000001d99afa0500_0;  1 drivers
v000001d99afae4b0_0 .net "Wrong_prediction", 0 0, L_000001d99afcd210;  1 drivers
v000001d99afad6f0_0 .net *"_ivl_1", 0 0, L_000001d99aef17f0;  1 drivers
v000001d99afaf590_0 .net *"_ivl_13", 0 0, L_000001d99aef2120;  1 drivers
v000001d99afad970_0 .net *"_ivl_14", 0 0, L_000001d99afaea50;  1 drivers
v000001d99afada10_0 .net *"_ivl_19", 0 0, L_000001d99aef1940;  1 drivers
v000001d99afae550_0 .net *"_ivl_2", 0 0, L_000001d99afae370;  1 drivers
v000001d99afad790_0 .net *"_ivl_20", 0 0, L_000001d99afacf70;  1 drivers
v000001d99afadbf0_0 .net *"_ivl_25", 0 0, L_000001d99aef0910;  1 drivers
v000001d99afadc90_0 .net *"_ivl_26", 0 0, L_000001d99afad330;  1 drivers
v000001d99afae910_0 .net *"_ivl_31", 0 0, L_000001d99aef12b0;  1 drivers
v000001d99afad830_0 .net *"_ivl_32", 0 0, L_000001d99afaeb90;  1 drivers
v000001d99afaeeb0_0 .net *"_ivl_40", 31 0, L_000001d99afb02b0;  1 drivers
L_000001d99afd0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afad010_0 .net *"_ivl_43", 26 0, L_000001d99afd0c58;  1 drivers
L_000001d99afd0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afae5f0_0 .net/2u *"_ivl_44", 31 0, L_000001d99afd0ca0;  1 drivers
v000001d99afaf130_0 .net *"_ivl_52", 31 0, L_000001d99b021bb0;  1 drivers
L_000001d99afd0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afaf630_0 .net *"_ivl_55", 26 0, L_000001d99afd0d30;  1 drivers
L_000001d99afd0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afadb50_0 .net/2u *"_ivl_56", 31 0, L_000001d99afd0d78;  1 drivers
v000001d99afadab0_0 .net *"_ivl_7", 0 0, L_000001d99aef1780;  1 drivers
v000001d99afaef50_0 .net *"_ivl_8", 0 0, L_000001d99afae410;  1 drivers
v000001d99afaf270_0 .net "alu_selA", 1 0, L_000001d99afaf450;  1 drivers
v000001d99afae230_0 .net "alu_selB", 1 0, L_000001d99afaf3b0;  1 drivers
v000001d99afad0b0_0 .net "clk", 0 0, L_000001d99aef22e0;  1 drivers
v000001d99afaeff0_0 .var "cycles_consumed", 31 0;
v000001d99afad650_0 .net "exhaz", 0 0, L_000001d99aef2270;  1 drivers
v000001d99afade70_0 .net "exhaz2", 0 0, L_000001d99aef0980;  1 drivers
v000001d99afaf1d0_0 .net "hlt", 0 0, v000001d99af9fb00_0;  1 drivers
v000001d99afae2d0_0 .net "idhaz", 0 0, L_000001d99aef1e10;  1 drivers
v000001d99afaeaf0_0 .net "idhaz2", 0 0, L_000001d99aef11d0;  1 drivers
v000001d99afadf10_0 .net "if_id_write", 0 0, v000001d99af8aa50_0;  1 drivers
v000001d99afaf310_0 .net "input_clk", 0 0, v000001d99afae050_0;  1 drivers
v000001d99afae730_0 .net "is_branch_and_taken", 0 0, L_000001d99afb6e00;  1 drivers
v000001d99afae0f0_0 .net "memhaz", 0 0, L_000001d99aef2190;  1 drivers
v000001d99afadd30_0 .net "memhaz2", 0 0, L_000001d99aef1ef0;  1 drivers
v000001d99afaddd0_0 .net "pc_src", 2 0, L_000001d99afb1d90;  1 drivers
v000001d99afae7d0_0 .net "pc_write", 0 0, v000001d99af89a10_0;  1 drivers
v000001d99afae870_0 .net "rst", 0 0, v000001d99afae9b0_0;  1 drivers
v000001d99afad150_0 .net "store_rs2_forward", 1 0, L_000001d99afaec30;  1 drivers
v000001d99afae190_0 .net "wdata_to_reg_file", 31 0, L_000001d99afcd440;  1 drivers
E_000001d99af0b820/0 .event negedge, v000001d99af88930_0;
E_000001d99af0b820/1 .event posedge, v000001d99af72220_0;
E_000001d99af0b820 .event/or E_000001d99af0b820/0, E_000001d99af0b820/1;
L_000001d99afae370 .cmp/eq 5, v000001d99af85400_0, v000001d99af83ba0_0;
L_000001d99afae410 .cmp/eq 5, v000001d99af724a0_0, v000001d99af83ba0_0;
L_000001d99afaea50 .cmp/eq 5, v000001d99afa0b40_0, v000001d99af83ba0_0;
L_000001d99afacf70 .cmp/eq 5, v000001d99af85400_0, v000001d99af82d40_0;
L_000001d99afad330 .cmp/eq 5, v000001d99af724a0_0, v000001d99af82d40_0;
L_000001d99afaeb90 .cmp/eq 5, v000001d99afa0b40_0, v000001d99af82d40_0;
L_000001d99afb02b0 .concat [ 5 27 0 0], v000001d99af9e7a0_0, L_000001d99afd0c58;
L_000001d99afb05d0 .cmp/ne 32, L_000001d99afb02b0, L_000001d99afd0ca0;
L_000001d99b021bb0 .concat [ 5 27 0 0], v000001d99af85400_0, L_000001d99afd0d30;
L_000001d99b020170 .cmp/ne 32, L_000001d99b021bb0, L_000001d99afd0d78;
S_000001d99accd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d99aef1860 .functor NOT 1, L_000001d99aef2270, C4<0>, C4<0>, C4<0>;
L_000001d99aef1d30 .functor AND 1, L_000001d99aef2190, L_000001d99aef1860, C4<1>, C4<1>;
L_000001d99aef1010 .functor OR 1, L_000001d99aef1e10, L_000001d99aef1d30, C4<0>, C4<0>;
L_000001d99aef2430 .functor OR 1, L_000001d99aef1e10, L_000001d99aef2270, C4<0>, C4<0>;
v000001d99af17390_0 .net *"_ivl_12", 0 0, L_000001d99aef2430;  1 drivers
v000001d99af17570_0 .net *"_ivl_2", 0 0, L_000001d99aef1860;  1 drivers
v000001d99af18650_0 .net *"_ivl_5", 0 0, L_000001d99aef1d30;  1 drivers
v000001d99af18010_0 .net *"_ivl_7", 0 0, L_000001d99aef1010;  1 drivers
v000001d99af17890_0 .net "alu_selA", 1 0, L_000001d99afaf450;  alias, 1 drivers
v000001d99af17930_0 .net "exhaz", 0 0, L_000001d99aef2270;  alias, 1 drivers
v000001d99af17d90_0 .net "idhaz", 0 0, L_000001d99aef1e10;  alias, 1 drivers
v000001d99af16cb0_0 .net "memhaz", 0 0, L_000001d99aef2190;  alias, 1 drivers
L_000001d99afaf450 .concat8 [ 1 1 0 0], L_000001d99aef1010, L_000001d99aef2430;
S_000001d99acc69a0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d99aef1da0 .functor NOT 1, L_000001d99aef0980, C4<0>, C4<0>, C4<0>;
L_000001d99aef1080 .functor AND 1, L_000001d99aef1ef0, L_000001d99aef1da0, C4<1>, C4<1>;
L_000001d99aef1fd0 .functor OR 1, L_000001d99aef11d0, L_000001d99aef1080, C4<0>, C4<0>;
L_000001d99aef0a60 .functor NOT 1, v000001d99af83ce0_0, C4<0>, C4<0>, C4<0>;
L_000001d99aef2040 .functor AND 1, L_000001d99aef1fd0, L_000001d99aef0a60, C4<1>, C4<1>;
L_000001d99aef10f0 .functor OR 1, L_000001d99aef11d0, L_000001d99aef0980, C4<0>, C4<0>;
L_000001d99aef1160 .functor NOT 1, v000001d99af83ce0_0, C4<0>, C4<0>, C4<0>;
L_000001d99aef1320 .functor AND 1, L_000001d99aef10f0, L_000001d99aef1160, C4<1>, C4<1>;
v000001d99af179d0_0 .net "EX1_is_oper2_immed", 0 0, v000001d99af83ce0_0;  alias, 1 drivers
v000001d99af181f0_0 .net *"_ivl_11", 0 0, L_000001d99aef2040;  1 drivers
v000001d99af17c50_0 .net *"_ivl_16", 0 0, L_000001d99aef10f0;  1 drivers
v000001d99af18150_0 .net *"_ivl_17", 0 0, L_000001d99aef1160;  1 drivers
v000001d99af17a70_0 .net *"_ivl_2", 0 0, L_000001d99aef1da0;  1 drivers
v000001d99af16e90_0 .net *"_ivl_20", 0 0, L_000001d99aef1320;  1 drivers
v000001d99af17b10_0 .net *"_ivl_5", 0 0, L_000001d99aef1080;  1 drivers
v000001d99af18470_0 .net *"_ivl_7", 0 0, L_000001d99aef1fd0;  1 drivers
v000001d99af18290_0 .net *"_ivl_8", 0 0, L_000001d99aef0a60;  1 drivers
v000001d99af18330_0 .net "alu_selB", 1 0, L_000001d99afaf3b0;  alias, 1 drivers
v000001d99af183d0_0 .net "exhaz", 0 0, L_000001d99aef0980;  alias, 1 drivers
v000001d99af18510_0 .net "idhaz", 0 0, L_000001d99aef11d0;  alias, 1 drivers
v000001d99af186f0_0 .net "memhaz", 0 0, L_000001d99aef1ef0;  alias, 1 drivers
L_000001d99afaf3b0 .concat8 [ 1 1 0 0], L_000001d99aef2040, L_000001d99aef1320;
S_000001d99acc6b30 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d99aef2740 .functor NOT 1, L_000001d99aef0980, C4<0>, C4<0>, C4<0>;
L_000001d99aef26d0 .functor AND 1, L_000001d99aef1ef0, L_000001d99aef2740, C4<1>, C4<1>;
L_000001d99aef2660 .functor OR 1, L_000001d99aef11d0, L_000001d99aef26d0, C4<0>, C4<0>;
L_000001d99aef24a0 .functor OR 1, L_000001d99aef11d0, L_000001d99aef0980, C4<0>, C4<0>;
v000001d99af18790_0 .net *"_ivl_12", 0 0, L_000001d99aef24a0;  1 drivers
v000001d99af16a30_0 .net *"_ivl_2", 0 0, L_000001d99aef2740;  1 drivers
v000001d99af16ad0_0 .net *"_ivl_5", 0 0, L_000001d99aef26d0;  1 drivers
v000001d99af16c10_0 .net *"_ivl_7", 0 0, L_000001d99aef2660;  1 drivers
v000001d99af16f30_0 .net "exhaz", 0 0, L_000001d99aef0980;  alias, 1 drivers
v000001d99af16fd0_0 .net "idhaz", 0 0, L_000001d99aef11d0;  alias, 1 drivers
v000001d99ae96dd0_0 .net "memhaz", 0 0, L_000001d99aef1ef0;  alias, 1 drivers
v000001d99ae963d0_0 .net "store_rs2_forward", 1 0, L_000001d99afaec30;  alias, 1 drivers
L_000001d99afaec30 .concat8 [ 1 1 0 0], L_000001d99aef2660, L_000001d99aef24a0;
S_000001d99ad39ab0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d99ae97230_0 .net "EX_ALU_OUT", 31 0, L_000001d99afb3690;  alias, 1 drivers
v000001d99ae972d0_0 .net "EX_memread", 0 0, v000001d99af85040_0;  alias, 1 drivers
v000001d99ae7f060_0 .net "EX_memwrite", 0 0, v000001d99af84460_0;  alias, 1 drivers
v000001d99ae7e160_0 .net "EX_opcode", 11 0, v000001d99af85360_0;  alias, 1 drivers
v000001d99af72e00_0 .net "EX_rd_ind", 4 0, v000001d99af85400_0;  alias, 1 drivers
v000001d99af734e0_0 .net "EX_rd_indzero", 0 0, L_000001d99b020170;  1 drivers
v000001d99af72040_0 .net "EX_regwrite", 0 0, v000001d99af84140_0;  alias, 1 drivers
v000001d99af73120_0 .net "EX_rs2_out", 31 0, v000001d99af845a0_0;  alias, 1 drivers
v000001d99af72180_0 .var "MEM_ALU_OUT", 31 0;
v000001d99af745c0_0 .var "MEM_memread", 0 0;
v000001d99af739e0_0 .var "MEM_memwrite", 0 0;
v000001d99af72ae0_0 .var "MEM_opcode", 11 0;
v000001d99af724a0_0 .var "MEM_rd_ind", 4 0;
v000001d99af72c20_0 .var "MEM_rd_indzero", 0 0;
v000001d99af72540_0 .var "MEM_regwrite", 0 0;
v000001d99af72b80_0 .var "MEM_rs2", 31 0;
v000001d99af73580_0 .net "clk", 0 0, L_000001d99afcd4b0;  1 drivers
v000001d99af72220_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
E_000001d99af0b220 .event posedge, v000001d99af72220_0, v000001d99af73580_0;
S_000001d99ad39c40 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d99ad21450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99ad21488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99ad214c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99ad214f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99ad21530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99ad21568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99ad215a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99ad215d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99ad21610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99ad21648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99ad21680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99ad216b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99ad216f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99ad21728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99ad21760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99ad21798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99ad217d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99ad21808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99ad21840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99ad21878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99ad218b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99ad218e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99ad21920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99ad21958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99ad21990 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d99afccbf0 .functor XOR 1, L_000001d99afccb80, v000001d99af850e0_0, C4<0>, C4<0>;
L_000001d99afccc60 .functor NOT 1, L_000001d99afccbf0, C4<0>, C4<0>, C4<0>;
L_000001d99afcd360 .functor OR 1, v000001d99afae9b0_0, L_000001d99afccc60, C4<0>, C4<0>;
L_000001d99afcd210 .functor NOT 1, L_000001d99afcd360, C4<0>, C4<0>, C4<0>;
v000001d99af764b0_0 .net "ALU_OP", 3 0, v000001d99af76e10_0;  1 drivers
v000001d99af79890_0 .net "BranchDecision", 0 0, L_000001d99afccb80;  1 drivers
v000001d99af79c50_0 .net "CF", 0 0, v000001d99af76190_0;  1 drivers
v000001d99af79390_0 .net "EX_opcode", 11 0, v000001d99af85360_0;  alias, 1 drivers
v000001d99af78a30_0 .net "Wrong_prediction", 0 0, L_000001d99afcd210;  alias, 1 drivers
v000001d99af799d0_0 .net "ZF", 0 0, L_000001d99afcc1e0;  1 drivers
L_000001d99afd0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d99af79cf0_0 .net/2u *"_ivl_0", 31 0, L_000001d99afd0ce8;  1 drivers
v000001d99af79d90_0 .net *"_ivl_11", 0 0, L_000001d99afcd360;  1 drivers
v000001d99af79610_0 .net *"_ivl_2", 31 0, L_000001d99afb2510;  1 drivers
v000001d99af78fd0_0 .net *"_ivl_6", 0 0, L_000001d99afccbf0;  1 drivers
v000001d99af791b0_0 .net *"_ivl_8", 0 0, L_000001d99afccc60;  1 drivers
v000001d99af78e90_0 .net "alu_out", 31 0, L_000001d99afb3690;  alias, 1 drivers
v000001d99af78b70_0 .net "alu_outw", 31 0, v000001d99af76370_0;  1 drivers
v000001d99af79250_0 .net "is_beq", 0 0, v000001d99af84fa0_0;  alias, 1 drivers
v000001d99af79bb0_0 .net "is_bne", 0 0, v000001d99af84820_0;  alias, 1 drivers
v000001d99af78710_0 .net "is_jal", 0 0, v000001d99af85220_0;  alias, 1 drivers
v000001d99af79430_0 .net "oper1", 31 0, v000001d99af84000_0;  alias, 1 drivers
v000001d99af78990_0 .net "oper2", 31 0, v000001d99af84c80_0;  alias, 1 drivers
v000001d99af78df0_0 .net "pc", 31 0, v000001d99af840a0_0;  alias, 1 drivers
v000001d99af78c10_0 .net "predicted", 0 0, v000001d99af850e0_0;  alias, 1 drivers
v000001d99af78ad0_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
L_000001d99afb2510 .arith/sum 32, v000001d99af840a0_0, L_000001d99afd0ce8;
L_000001d99afb3690 .functor MUXZ 32, v000001d99af76370_0, L_000001d99afb2510, v000001d99af85220_0, C4<>;
S_000001d99ad80150 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d99ad39c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d99afcc8e0 .functor AND 1, v000001d99af84fa0_0, L_000001d99afcc870, C4<1>, C4<1>;
L_000001d99afcca30 .functor NOT 1, L_000001d99afcc870, C4<0>, C4<0>, C4<0>;
L_000001d99afccaa0 .functor AND 1, v000001d99af84820_0, L_000001d99afcca30, C4<1>, C4<1>;
L_000001d99afccb80 .functor OR 1, L_000001d99afcc8e0, L_000001d99afccaa0, C4<0>, C4<0>;
v000001d99af77c70_0 .net "BranchDecision", 0 0, L_000001d99afccb80;  alias, 1 drivers
v000001d99af77db0_0 .net *"_ivl_2", 0 0, L_000001d99afcca30;  1 drivers
v000001d99af77ef0_0 .net "is_beq", 0 0, v000001d99af84fa0_0;  alias, 1 drivers
v000001d99af78030_0 .net "is_beq_taken", 0 0, L_000001d99afcc8e0;  1 drivers
v000001d99af78210_0 .net "is_bne", 0 0, v000001d99af84820_0;  alias, 1 drivers
v000001d99af76c30_0 .net "is_bne_taken", 0 0, L_000001d99afccaa0;  1 drivers
v000001d99af782b0_0 .net "is_eq", 0 0, L_000001d99afcc870;  1 drivers
v000001d99af78670_0 .net "oper1", 31 0, v000001d99af84000_0;  alias, 1 drivers
v000001d99af78350_0 .net "oper2", 31 0, v000001d99af84c80_0;  alias, 1 drivers
S_000001d99ad802e0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d99ad80150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d99afcb840 .functor XOR 1, L_000001d99afb2a10, L_000001d99afb25b0, C4<0>, C4<0>;
L_000001d99afcc330 .functor XOR 1, L_000001d99afb2b50, L_000001d99afb2c90, C4<0>, C4<0>;
L_000001d99afcbca0 .functor XOR 1, L_000001d99afb39b0, L_000001d99afb3af0, C4<0>, C4<0>;
L_000001d99afcb5a0 .functor XOR 1, L_000001d99afb2d30, L_000001d99afb2dd0, C4<0>, C4<0>;
L_000001d99afcbe60 .functor XOR 1, L_000001d99afb3c30, L_000001d99afb3cd0, C4<0>, C4<0>;
L_000001d99afcb760 .functor XOR 1, L_000001d99afb3d70, L_000001d99afb3e10, C4<0>, C4<0>;
L_000001d99afccdb0 .functor XOR 1, L_000001d99b026c50, L_000001d99b026070, C4<0>, C4<0>;
L_000001d99afcb680 .functor XOR 1, L_000001d99b025f30, L_000001d99b0270b0, C4<0>, C4<0>;
L_000001d99afcc790 .functor XOR 1, L_000001d99b025ad0, L_000001d99b0255d0, C4<0>, C4<0>;
L_000001d99afcbf40 .functor XOR 1, L_000001d99b026ed0, L_000001d99b027470, C4<0>, C4<0>;
L_000001d99afcc6b0 .functor XOR 1, L_000001d99b025b70, L_000001d99b027150, C4<0>, C4<0>;
L_000001d99afcc250 .functor XOR 1, L_000001d99b025c10, L_000001d99b026570, C4<0>, C4<0>;
L_000001d99afcce20 .functor XOR 1, L_000001d99b026e30, L_000001d99b025990, C4<0>, C4<0>;
L_000001d99afcc020 .functor XOR 1, L_000001d99b026390, L_000001d99b0271f0, C4<0>, C4<0>;
L_000001d99afccf70 .functor XOR 1, L_000001d99b027290, L_000001d99b025490, C4<0>, C4<0>;
L_000001d99afcc090 .functor XOR 1, L_000001d99b027330, L_000001d99b0257b0, C4<0>, C4<0>;
L_000001d99afcc3a0 .functor XOR 1, L_000001d99b026930, L_000001d99b025fd0, C4<0>, C4<0>;
L_000001d99afcc410 .functor XOR 1, L_000001d99b026750, L_000001d99b025030, C4<0>, C4<0>;
L_000001d99afccf00 .functor XOR 1, L_000001d99b025850, L_000001d99b0262f0, C4<0>, C4<0>;
L_000001d99afcc480 .functor XOR 1, L_000001d99b026610, L_000001d99b025710, C4<0>, C4<0>;
L_000001d99afcb8b0 .functor XOR 1, L_000001d99b026bb0, L_000001d99b0276f0, C4<0>, C4<0>;
L_000001d99afcb610 .functor XOR 1, L_000001d99b0273d0, L_000001d99b0252b0, C4<0>, C4<0>;
L_000001d99afcc4f0 .functor XOR 1, L_000001d99b026cf0, L_000001d99b026110, C4<0>, C4<0>;
L_000001d99afcd130 .functor XOR 1, L_000001d99b0264d0, L_000001d99b027650, C4<0>, C4<0>;
L_000001d99afcc560 .functor XOR 1, L_000001d99b025cb0, L_000001d99b027510, C4<0>, C4<0>;
L_000001d99afcb920 .functor XOR 1, L_000001d99b0258f0, L_000001d99b026f70, C4<0>, C4<0>;
L_000001d99afcba70 .functor XOR 1, L_000001d99b026d90, L_000001d99b027010, C4<0>, C4<0>;
L_000001d99afcd050 .functor XOR 1, L_000001d99b0266b0, L_000001d99b025670, C4<0>, C4<0>;
L_000001d99afcc640 .functor XOR 1, L_000001d99b0261b0, L_000001d99b025a30, C4<0>, C4<0>;
L_000001d99afcc800 .functor XOR 1, L_000001d99b025d50, L_000001d99b026890, C4<0>, C4<0>;
L_000001d99afcbae0 .functor XOR 1, L_000001d99b0269d0, L_000001d99b025df0, C4<0>, C4<0>;
L_000001d99afcbb50 .functor XOR 1, L_000001d99b026430, L_000001d99b0275b0, C4<0>, C4<0>;
L_000001d99afcc870/0/0 .functor OR 1, L_000001d99b026a70, L_000001d99b026250, L_000001d99b0267f0, L_000001d99b024f90;
L_000001d99afcc870/0/4 .functor OR 1, L_000001d99b026b10, L_000001d99b0250d0, L_000001d99b025170, L_000001d99b025210;
L_000001d99afcc870/0/8 .functor OR 1, L_000001d99b025350, L_000001d99b0253f0, L_000001d99b025530, L_000001d99b027830;
L_000001d99afcc870/0/12 .functor OR 1, L_000001d99b027c90, L_000001d99b027bf0, L_000001d99b027a10, L_000001d99b027970;
L_000001d99afcc870/0/16 .functor OR 1, L_000001d99b027ab0, L_000001d99b0278d0, L_000001d99b027b50, L_000001d99b027dd0;
L_000001d99afcc870/0/20 .functor OR 1, L_000001d99b027d30, L_000001d99b027e70, L_000001d99b027790, L_000001d99b021f70;
L_000001d99afcc870/0/24 .functor OR 1, L_000001d99b021070, L_000001d99b021b10, L_000001d99b020530, L_000001d99b0203f0;
L_000001d99afcc870/0/28 .functor OR 1, L_000001d99b021a70, L_000001d99b0216b0, L_000001d99b020fd0, L_000001d99b022290;
L_000001d99afcc870/1/0 .functor OR 1, L_000001d99afcc870/0/0, L_000001d99afcc870/0/4, L_000001d99afcc870/0/8, L_000001d99afcc870/0/12;
L_000001d99afcc870/1/4 .functor OR 1, L_000001d99afcc870/0/16, L_000001d99afcc870/0/20, L_000001d99afcc870/0/24, L_000001d99afcc870/0/28;
L_000001d99afcc870 .functor NOR 1, L_000001d99afcc870/1/0, L_000001d99afcc870/1/4, C4<0>, C4<0>;
v000001d99af73260_0 .net *"_ivl_0", 0 0, L_000001d99afcb840;  1 drivers
v000001d99af722c0_0 .net *"_ivl_101", 0 0, L_000001d99b025fd0;  1 drivers
v000001d99af72fe0_0 .net *"_ivl_102", 0 0, L_000001d99afcc410;  1 drivers
v000001d99af73d00_0 .net *"_ivl_105", 0 0, L_000001d99b026750;  1 drivers
v000001d99af72860_0 .net *"_ivl_107", 0 0, L_000001d99b025030;  1 drivers
v000001d99af720e0_0 .net *"_ivl_108", 0 0, L_000001d99afccf00;  1 drivers
v000001d99af73620_0 .net *"_ivl_11", 0 0, L_000001d99afb2c90;  1 drivers
v000001d99af74520_0 .net *"_ivl_111", 0 0, L_000001d99b025850;  1 drivers
v000001d99af736c0_0 .net *"_ivl_113", 0 0, L_000001d99b0262f0;  1 drivers
v000001d99af743e0_0 .net *"_ivl_114", 0 0, L_000001d99afcc480;  1 drivers
v000001d99af725e0_0 .net *"_ivl_117", 0 0, L_000001d99b026610;  1 drivers
v000001d99af73da0_0 .net *"_ivl_119", 0 0, L_000001d99b025710;  1 drivers
v000001d99af740c0_0 .net *"_ivl_12", 0 0, L_000001d99afcbca0;  1 drivers
v000001d99af74020_0 .net *"_ivl_120", 0 0, L_000001d99afcb8b0;  1 drivers
v000001d99af73b20_0 .net *"_ivl_123", 0 0, L_000001d99b026bb0;  1 drivers
v000001d99af74160_0 .net *"_ivl_125", 0 0, L_000001d99b0276f0;  1 drivers
v000001d99af731c0_0 .net *"_ivl_126", 0 0, L_000001d99afcb610;  1 drivers
v000001d99af73440_0 .net *"_ivl_129", 0 0, L_000001d99b0273d0;  1 drivers
v000001d99af733a0_0 .net *"_ivl_131", 0 0, L_000001d99b0252b0;  1 drivers
v000001d99af738a0_0 .net *"_ivl_132", 0 0, L_000001d99afcc4f0;  1 drivers
v000001d99af73300_0 .net *"_ivl_135", 0 0, L_000001d99b026cf0;  1 drivers
v000001d99af72360_0 .net *"_ivl_137", 0 0, L_000001d99b026110;  1 drivers
v000001d99af74480_0 .net *"_ivl_138", 0 0, L_000001d99afcd130;  1 drivers
v000001d99af73a80_0 .net *"_ivl_141", 0 0, L_000001d99b0264d0;  1 drivers
v000001d99af73760_0 .net *"_ivl_143", 0 0, L_000001d99b027650;  1 drivers
v000001d99af74200_0 .net *"_ivl_144", 0 0, L_000001d99afcc560;  1 drivers
v000001d99af72ea0_0 .net *"_ivl_147", 0 0, L_000001d99b025cb0;  1 drivers
v000001d99af72cc0_0 .net *"_ivl_149", 0 0, L_000001d99b027510;  1 drivers
v000001d99af73800_0 .net *"_ivl_15", 0 0, L_000001d99afb39b0;  1 drivers
v000001d99af72400_0 .net *"_ivl_150", 0 0, L_000001d99afcb920;  1 drivers
v000001d99af742a0_0 .net *"_ivl_153", 0 0, L_000001d99b0258f0;  1 drivers
v000001d99af73940_0 .net *"_ivl_155", 0 0, L_000001d99b026f70;  1 drivers
v000001d99af729a0_0 .net *"_ivl_156", 0 0, L_000001d99afcba70;  1 drivers
v000001d99af72900_0 .net *"_ivl_159", 0 0, L_000001d99b026d90;  1 drivers
v000001d99af73bc0_0 .net *"_ivl_161", 0 0, L_000001d99b027010;  1 drivers
v000001d99af73c60_0 .net *"_ivl_162", 0 0, L_000001d99afcd050;  1 drivers
v000001d99af73e40_0 .net *"_ivl_165", 0 0, L_000001d99b0266b0;  1 drivers
v000001d99af73ee0_0 .net *"_ivl_167", 0 0, L_000001d99b025670;  1 drivers
v000001d99af73f80_0 .net *"_ivl_168", 0 0, L_000001d99afcc640;  1 drivers
v000001d99af74340_0 .net *"_ivl_17", 0 0, L_000001d99afb3af0;  1 drivers
v000001d99af72680_0 .net *"_ivl_171", 0 0, L_000001d99b0261b0;  1 drivers
v000001d99af74660_0 .net *"_ivl_173", 0 0, L_000001d99b025a30;  1 drivers
v000001d99af72d60_0 .net *"_ivl_174", 0 0, L_000001d99afcc800;  1 drivers
v000001d99af71f00_0 .net *"_ivl_177", 0 0, L_000001d99b025d50;  1 drivers
v000001d99af71fa0_0 .net *"_ivl_179", 0 0, L_000001d99b026890;  1 drivers
v000001d99af72f40_0 .net *"_ivl_18", 0 0, L_000001d99afcb5a0;  1 drivers
v000001d99af72a40_0 .net *"_ivl_180", 0 0, L_000001d99afcbae0;  1 drivers
v000001d99af72720_0 .net *"_ivl_183", 0 0, L_000001d99b0269d0;  1 drivers
v000001d99af73080_0 .net *"_ivl_185", 0 0, L_000001d99b025df0;  1 drivers
v000001d99af74fc0_0 .net *"_ivl_186", 0 0, L_000001d99afcbb50;  1 drivers
v000001d99af74d40_0 .net *"_ivl_190", 0 0, L_000001d99b026430;  1 drivers
v000001d99af74c00_0 .net *"_ivl_192", 0 0, L_000001d99b0275b0;  1 drivers
v000001d99af75880_0 .net *"_ivl_194", 0 0, L_000001d99b026a70;  1 drivers
v000001d99af75420_0 .net *"_ivl_196", 0 0, L_000001d99b026250;  1 drivers
v000001d99af754c0_0 .net *"_ivl_198", 0 0, L_000001d99b0267f0;  1 drivers
v000001d99af74de0_0 .net *"_ivl_200", 0 0, L_000001d99b024f90;  1 drivers
v000001d99af75c40_0 .net *"_ivl_202", 0 0, L_000001d99b026b10;  1 drivers
v000001d99af751a0_0 .net *"_ivl_204", 0 0, L_000001d99b0250d0;  1 drivers
v000001d99af75ce0_0 .net *"_ivl_206", 0 0, L_000001d99b025170;  1 drivers
v000001d99af75060_0 .net *"_ivl_208", 0 0, L_000001d99b025210;  1 drivers
v000001d99af75ba0_0 .net *"_ivl_21", 0 0, L_000001d99afb2d30;  1 drivers
v000001d99af75100_0 .net *"_ivl_210", 0 0, L_000001d99b025350;  1 drivers
v000001d99af75240_0 .net *"_ivl_212", 0 0, L_000001d99b0253f0;  1 drivers
v000001d99af752e0_0 .net *"_ivl_214", 0 0, L_000001d99b025530;  1 drivers
v000001d99af74ca0_0 .net *"_ivl_216", 0 0, L_000001d99b027830;  1 drivers
v000001d99af74e80_0 .net *"_ivl_218", 0 0, L_000001d99b027c90;  1 drivers
v000001d99af748e0_0 .net *"_ivl_220", 0 0, L_000001d99b027bf0;  1 drivers
v000001d99af74a20_0 .net *"_ivl_222", 0 0, L_000001d99b027a10;  1 drivers
v000001d99af75d80_0 .net *"_ivl_224", 0 0, L_000001d99b027970;  1 drivers
v000001d99af75560_0 .net *"_ivl_226", 0 0, L_000001d99b027ab0;  1 drivers
v000001d99af75380_0 .net *"_ivl_228", 0 0, L_000001d99b0278d0;  1 drivers
v000001d99af747a0_0 .net *"_ivl_23", 0 0, L_000001d99afb2dd0;  1 drivers
v000001d99af75600_0 .net *"_ivl_230", 0 0, L_000001d99b027b50;  1 drivers
v000001d99af74700_0 .net *"_ivl_232", 0 0, L_000001d99b027dd0;  1 drivers
v000001d99af756a0_0 .net *"_ivl_234", 0 0, L_000001d99b027d30;  1 drivers
v000001d99af75740_0 .net *"_ivl_236", 0 0, L_000001d99b027e70;  1 drivers
v000001d99af74840_0 .net *"_ivl_238", 0 0, L_000001d99b027790;  1 drivers
v000001d99af74b60_0 .net *"_ivl_24", 0 0, L_000001d99afcbe60;  1 drivers
v000001d99af75920_0 .net *"_ivl_240", 0 0, L_000001d99b021f70;  1 drivers
v000001d99af74f20_0 .net *"_ivl_242", 0 0, L_000001d99b021070;  1 drivers
v000001d99af74980_0 .net *"_ivl_244", 0 0, L_000001d99b021b10;  1 drivers
v000001d99af757e0_0 .net *"_ivl_246", 0 0, L_000001d99b020530;  1 drivers
v000001d99af759c0_0 .net *"_ivl_248", 0 0, L_000001d99b0203f0;  1 drivers
v000001d99af75a60_0 .net *"_ivl_250", 0 0, L_000001d99b021a70;  1 drivers
v000001d99af74ac0_0 .net *"_ivl_252", 0 0, L_000001d99b0216b0;  1 drivers
v000001d99af75b00_0 .net *"_ivl_254", 0 0, L_000001d99b020fd0;  1 drivers
v000001d99ae96790_0 .net *"_ivl_256", 0 0, L_000001d99b022290;  1 drivers
v000001d99af76050_0 .net *"_ivl_27", 0 0, L_000001d99afb3c30;  1 drivers
v000001d99af76cd0_0 .net *"_ivl_29", 0 0, L_000001d99afb3cd0;  1 drivers
v000001d99af77a90_0 .net *"_ivl_3", 0 0, L_000001d99afb2a10;  1 drivers
v000001d99af77590_0 .net *"_ivl_30", 0 0, L_000001d99afcb760;  1 drivers
v000001d99af78170_0 .net *"_ivl_33", 0 0, L_000001d99afb3d70;  1 drivers
v000001d99af76910_0 .net *"_ivl_35", 0 0, L_000001d99afb3e10;  1 drivers
v000001d99af76550_0 .net *"_ivl_36", 0 0, L_000001d99afccdb0;  1 drivers
v000001d99af77270_0 .net *"_ivl_39", 0 0, L_000001d99b026c50;  1 drivers
v000001d99af77f90_0 .net *"_ivl_41", 0 0, L_000001d99b026070;  1 drivers
v000001d99af76690_0 .net *"_ivl_42", 0 0, L_000001d99afcb680;  1 drivers
v000001d99af771d0_0 .net *"_ivl_45", 0 0, L_000001d99b025f30;  1 drivers
v000001d99af77310_0 .net *"_ivl_47", 0 0, L_000001d99b0270b0;  1 drivers
v000001d99af78490_0 .net *"_ivl_48", 0 0, L_000001d99afcc790;  1 drivers
v000001d99af76f50_0 .net *"_ivl_5", 0 0, L_000001d99afb25b0;  1 drivers
v000001d99af769b0_0 .net *"_ivl_51", 0 0, L_000001d99b025ad0;  1 drivers
v000001d99af776d0_0 .net *"_ivl_53", 0 0, L_000001d99b0255d0;  1 drivers
v000001d99af76410_0 .net *"_ivl_54", 0 0, L_000001d99afcbf40;  1 drivers
v000001d99af77630_0 .net *"_ivl_57", 0 0, L_000001d99b026ed0;  1 drivers
v000001d99af76ff0_0 .net *"_ivl_59", 0 0, L_000001d99b027470;  1 drivers
v000001d99af77770_0 .net *"_ivl_6", 0 0, L_000001d99afcc330;  1 drivers
v000001d99af773b0_0 .net *"_ivl_60", 0 0, L_000001d99afcc6b0;  1 drivers
v000001d99af783f0_0 .net *"_ivl_63", 0 0, L_000001d99b025b70;  1 drivers
v000001d99af77810_0 .net *"_ivl_65", 0 0, L_000001d99b027150;  1 drivers
v000001d99af76a50_0 .net *"_ivl_66", 0 0, L_000001d99afcc250;  1 drivers
v000001d99af77450_0 .net *"_ivl_69", 0 0, L_000001d99b025c10;  1 drivers
v000001d99af77090_0 .net *"_ivl_71", 0 0, L_000001d99b026570;  1 drivers
v000001d99af780d0_0 .net *"_ivl_72", 0 0, L_000001d99afcce20;  1 drivers
v000001d99af760f0_0 .net *"_ivl_75", 0 0, L_000001d99b026e30;  1 drivers
v000001d99af76730_0 .net *"_ivl_77", 0 0, L_000001d99b025990;  1 drivers
v000001d99af765f0_0 .net *"_ivl_78", 0 0, L_000001d99afcc020;  1 drivers
v000001d99af767d0_0 .net *"_ivl_81", 0 0, L_000001d99b026390;  1 drivers
v000001d99af78530_0 .net *"_ivl_83", 0 0, L_000001d99b0271f0;  1 drivers
v000001d99af76af0_0 .net *"_ivl_84", 0 0, L_000001d99afccf70;  1 drivers
v000001d99af774f0_0 .net *"_ivl_87", 0 0, L_000001d99b027290;  1 drivers
v000001d99af77bd0_0 .net *"_ivl_89", 0 0, L_000001d99b025490;  1 drivers
v000001d99af77130_0 .net *"_ivl_9", 0 0, L_000001d99afb2b50;  1 drivers
v000001d99af77b30_0 .net *"_ivl_90", 0 0, L_000001d99afcc090;  1 drivers
v000001d99af77d10_0 .net *"_ivl_93", 0 0, L_000001d99b027330;  1 drivers
v000001d99af76870_0 .net *"_ivl_95", 0 0, L_000001d99b0257b0;  1 drivers
v000001d99af778b0_0 .net *"_ivl_96", 0 0, L_000001d99afcc3a0;  1 drivers
v000001d99af76b90_0 .net *"_ivl_99", 0 0, L_000001d99b026930;  1 drivers
v000001d99af77e50_0 .net "a", 31 0, v000001d99af84000_0;  alias, 1 drivers
v000001d99af77950_0 .net "b", 31 0, v000001d99af84c80_0;  alias, 1 drivers
v000001d99af779f0_0 .net "out", 0 0, L_000001d99afcc870;  alias, 1 drivers
v000001d99af785d0_0 .net "temp", 31 0, L_000001d99b025e90;  1 drivers
L_000001d99afb2a10 .part v000001d99af84000_0, 0, 1;
L_000001d99afb25b0 .part v000001d99af84c80_0, 0, 1;
L_000001d99afb2b50 .part v000001d99af84000_0, 1, 1;
L_000001d99afb2c90 .part v000001d99af84c80_0, 1, 1;
L_000001d99afb39b0 .part v000001d99af84000_0, 2, 1;
L_000001d99afb3af0 .part v000001d99af84c80_0, 2, 1;
L_000001d99afb2d30 .part v000001d99af84000_0, 3, 1;
L_000001d99afb2dd0 .part v000001d99af84c80_0, 3, 1;
L_000001d99afb3c30 .part v000001d99af84000_0, 4, 1;
L_000001d99afb3cd0 .part v000001d99af84c80_0, 4, 1;
L_000001d99afb3d70 .part v000001d99af84000_0, 5, 1;
L_000001d99afb3e10 .part v000001d99af84c80_0, 5, 1;
L_000001d99b026c50 .part v000001d99af84000_0, 6, 1;
L_000001d99b026070 .part v000001d99af84c80_0, 6, 1;
L_000001d99b025f30 .part v000001d99af84000_0, 7, 1;
L_000001d99b0270b0 .part v000001d99af84c80_0, 7, 1;
L_000001d99b025ad0 .part v000001d99af84000_0, 8, 1;
L_000001d99b0255d0 .part v000001d99af84c80_0, 8, 1;
L_000001d99b026ed0 .part v000001d99af84000_0, 9, 1;
L_000001d99b027470 .part v000001d99af84c80_0, 9, 1;
L_000001d99b025b70 .part v000001d99af84000_0, 10, 1;
L_000001d99b027150 .part v000001d99af84c80_0, 10, 1;
L_000001d99b025c10 .part v000001d99af84000_0, 11, 1;
L_000001d99b026570 .part v000001d99af84c80_0, 11, 1;
L_000001d99b026e30 .part v000001d99af84000_0, 12, 1;
L_000001d99b025990 .part v000001d99af84c80_0, 12, 1;
L_000001d99b026390 .part v000001d99af84000_0, 13, 1;
L_000001d99b0271f0 .part v000001d99af84c80_0, 13, 1;
L_000001d99b027290 .part v000001d99af84000_0, 14, 1;
L_000001d99b025490 .part v000001d99af84c80_0, 14, 1;
L_000001d99b027330 .part v000001d99af84000_0, 15, 1;
L_000001d99b0257b0 .part v000001d99af84c80_0, 15, 1;
L_000001d99b026930 .part v000001d99af84000_0, 16, 1;
L_000001d99b025fd0 .part v000001d99af84c80_0, 16, 1;
L_000001d99b026750 .part v000001d99af84000_0, 17, 1;
L_000001d99b025030 .part v000001d99af84c80_0, 17, 1;
L_000001d99b025850 .part v000001d99af84000_0, 18, 1;
L_000001d99b0262f0 .part v000001d99af84c80_0, 18, 1;
L_000001d99b026610 .part v000001d99af84000_0, 19, 1;
L_000001d99b025710 .part v000001d99af84c80_0, 19, 1;
L_000001d99b026bb0 .part v000001d99af84000_0, 20, 1;
L_000001d99b0276f0 .part v000001d99af84c80_0, 20, 1;
L_000001d99b0273d0 .part v000001d99af84000_0, 21, 1;
L_000001d99b0252b0 .part v000001d99af84c80_0, 21, 1;
L_000001d99b026cf0 .part v000001d99af84000_0, 22, 1;
L_000001d99b026110 .part v000001d99af84c80_0, 22, 1;
L_000001d99b0264d0 .part v000001d99af84000_0, 23, 1;
L_000001d99b027650 .part v000001d99af84c80_0, 23, 1;
L_000001d99b025cb0 .part v000001d99af84000_0, 24, 1;
L_000001d99b027510 .part v000001d99af84c80_0, 24, 1;
L_000001d99b0258f0 .part v000001d99af84000_0, 25, 1;
L_000001d99b026f70 .part v000001d99af84c80_0, 25, 1;
L_000001d99b026d90 .part v000001d99af84000_0, 26, 1;
L_000001d99b027010 .part v000001d99af84c80_0, 26, 1;
L_000001d99b0266b0 .part v000001d99af84000_0, 27, 1;
L_000001d99b025670 .part v000001d99af84c80_0, 27, 1;
L_000001d99b0261b0 .part v000001d99af84000_0, 28, 1;
L_000001d99b025a30 .part v000001d99af84c80_0, 28, 1;
L_000001d99b025d50 .part v000001d99af84000_0, 29, 1;
L_000001d99b026890 .part v000001d99af84c80_0, 29, 1;
L_000001d99b0269d0 .part v000001d99af84000_0, 30, 1;
L_000001d99b025df0 .part v000001d99af84c80_0, 30, 1;
LS_000001d99b025e90_0_0 .concat8 [ 1 1 1 1], L_000001d99afcb840, L_000001d99afcc330, L_000001d99afcbca0, L_000001d99afcb5a0;
LS_000001d99b025e90_0_4 .concat8 [ 1 1 1 1], L_000001d99afcbe60, L_000001d99afcb760, L_000001d99afccdb0, L_000001d99afcb680;
LS_000001d99b025e90_0_8 .concat8 [ 1 1 1 1], L_000001d99afcc790, L_000001d99afcbf40, L_000001d99afcc6b0, L_000001d99afcc250;
LS_000001d99b025e90_0_12 .concat8 [ 1 1 1 1], L_000001d99afcce20, L_000001d99afcc020, L_000001d99afccf70, L_000001d99afcc090;
LS_000001d99b025e90_0_16 .concat8 [ 1 1 1 1], L_000001d99afcc3a0, L_000001d99afcc410, L_000001d99afccf00, L_000001d99afcc480;
LS_000001d99b025e90_0_20 .concat8 [ 1 1 1 1], L_000001d99afcb8b0, L_000001d99afcb610, L_000001d99afcc4f0, L_000001d99afcd130;
LS_000001d99b025e90_0_24 .concat8 [ 1 1 1 1], L_000001d99afcc560, L_000001d99afcb920, L_000001d99afcba70, L_000001d99afcd050;
LS_000001d99b025e90_0_28 .concat8 [ 1 1 1 1], L_000001d99afcc640, L_000001d99afcc800, L_000001d99afcbae0, L_000001d99afcbb50;
LS_000001d99b025e90_1_0 .concat8 [ 4 4 4 4], LS_000001d99b025e90_0_0, LS_000001d99b025e90_0_4, LS_000001d99b025e90_0_8, LS_000001d99b025e90_0_12;
LS_000001d99b025e90_1_4 .concat8 [ 4 4 4 4], LS_000001d99b025e90_0_16, LS_000001d99b025e90_0_20, LS_000001d99b025e90_0_24, LS_000001d99b025e90_0_28;
L_000001d99b025e90 .concat8 [ 16 16 0 0], LS_000001d99b025e90_1_0, LS_000001d99b025e90_1_4;
L_000001d99b026430 .part v000001d99af84000_0, 31, 1;
L_000001d99b0275b0 .part v000001d99af84c80_0, 31, 1;
L_000001d99b026a70 .part L_000001d99b025e90, 0, 1;
L_000001d99b026250 .part L_000001d99b025e90, 1, 1;
L_000001d99b0267f0 .part L_000001d99b025e90, 2, 1;
L_000001d99b024f90 .part L_000001d99b025e90, 3, 1;
L_000001d99b026b10 .part L_000001d99b025e90, 4, 1;
L_000001d99b0250d0 .part L_000001d99b025e90, 5, 1;
L_000001d99b025170 .part L_000001d99b025e90, 6, 1;
L_000001d99b025210 .part L_000001d99b025e90, 7, 1;
L_000001d99b025350 .part L_000001d99b025e90, 8, 1;
L_000001d99b0253f0 .part L_000001d99b025e90, 9, 1;
L_000001d99b025530 .part L_000001d99b025e90, 10, 1;
L_000001d99b027830 .part L_000001d99b025e90, 11, 1;
L_000001d99b027c90 .part L_000001d99b025e90, 12, 1;
L_000001d99b027bf0 .part L_000001d99b025e90, 13, 1;
L_000001d99b027a10 .part L_000001d99b025e90, 14, 1;
L_000001d99b027970 .part L_000001d99b025e90, 15, 1;
L_000001d99b027ab0 .part L_000001d99b025e90, 16, 1;
L_000001d99b0278d0 .part L_000001d99b025e90, 17, 1;
L_000001d99b027b50 .part L_000001d99b025e90, 18, 1;
L_000001d99b027dd0 .part L_000001d99b025e90, 19, 1;
L_000001d99b027d30 .part L_000001d99b025e90, 20, 1;
L_000001d99b027e70 .part L_000001d99b025e90, 21, 1;
L_000001d99b027790 .part L_000001d99b025e90, 22, 1;
L_000001d99b021f70 .part L_000001d99b025e90, 23, 1;
L_000001d99b021070 .part L_000001d99b025e90, 24, 1;
L_000001d99b021b10 .part L_000001d99b025e90, 25, 1;
L_000001d99b020530 .part L_000001d99b025e90, 26, 1;
L_000001d99b0203f0 .part L_000001d99b025e90, 27, 1;
L_000001d99b021a70 .part L_000001d99b025e90, 28, 1;
L_000001d99b0216b0 .part L_000001d99b025e90, 29, 1;
L_000001d99b020fd0 .part L_000001d99b025e90, 30, 1;
L_000001d99b022290 .part L_000001d99b025e90, 31, 1;
S_000001d99ad38210 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d99ad39c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d99af0aae0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d99afcc1e0 .functor NOT 1, L_000001d99afb2970, C4<0>, C4<0>, C4<0>;
v000001d99af75f10_0 .net "A", 31 0, v000001d99af84000_0;  alias, 1 drivers
v000001d99af76d70_0 .net "ALUOP", 3 0, v000001d99af76e10_0;  alias, 1 drivers
v000001d99af75fb0_0 .net "B", 31 0, v000001d99af84c80_0;  alias, 1 drivers
v000001d99af76190_0 .var "CF", 0 0;
v000001d99af76230_0 .net "ZF", 0 0, L_000001d99afcc1e0;  alias, 1 drivers
v000001d99af762d0_0 .net *"_ivl_1", 0 0, L_000001d99afb2970;  1 drivers
v000001d99af76370_0 .var "res", 31 0;
E_000001d99af0ada0 .event anyedge, v000001d99af76d70_0, v000001d99af77e50_0, v000001d99af77950_0, v000001d99af76190_0;
L_000001d99afb2970 .reduce/or v000001d99af76370_0;
S_000001d99ad383a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d99ad39c40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d99af2cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af2cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af2cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af2cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af2cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af2cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af2d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af2d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af2d080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af2d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af2d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af2d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af2d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af2d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af2d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af2d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af2d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af2d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af2d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af2d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af2d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af2d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af2d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af2d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af2d400 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af76e10_0 .var "ALU_OP", 3 0;
v000001d99af76eb0_0 .net "opcode", 11 0, v000001d99af85360_0;  alias, 1 drivers
E_000001d99af0aba0 .event anyedge, v000001d99ae7e160_0;
S_000001d99ad7d8b0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d99af82f20_0 .net "EX1_forward_to_B", 31 0, v000001d99af82de0_0;  alias, 1 drivers
v000001d99af818a0_0 .net "EX_PFC", 31 0, v000001d99af81d00_0;  alias, 1 drivers
v000001d99af834c0_0 .net "EX_PFC_to_IF", 31 0, L_000001d99afb34b0;  alias, 1 drivers
v000001d99af83100_0 .net "alu_selA", 1 0, L_000001d99afaf450;  alias, 1 drivers
v000001d99af831a0_0 .net "alu_selB", 1 0, L_000001d99afaf3b0;  alias, 1 drivers
v000001d99af82160_0 .net "ex_haz", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99af81da0_0 .net "id_haz", 31 0, L_000001d99afb3690;  alias, 1 drivers
v000001d99af82840_0 .net "is_jr", 0 0, v000001d99af83560_0;  alias, 1 drivers
v000001d99af82ca0_0 .net "mem_haz", 31 0, L_000001d99afcd440;  alias, 1 drivers
v000001d99af82700_0 .net "oper1", 31 0, L_000001d99afb6fc0;  alias, 1 drivers
v000001d99af83060_0 .net "oper2", 31 0, L_000001d99afcc9c0;  alias, 1 drivers
v000001d99af839c0_0 .net "pc", 31 0, v000001d99af82020_0;  alias, 1 drivers
v000001d99af82340_0 .net "rs1", 31 0, v000001d99af83380_0;  alias, 1 drivers
v000001d99af827a0_0 .net "rs2_in", 31 0, v000001d99af823e0_0;  alias, 1 drivers
v000001d99af82fc0_0 .net "rs2_out", 31 0, L_000001d99afcbd80;  alias, 1 drivers
v000001d99af820c0_0 .net "store_rs2_forward", 1 0, L_000001d99afaec30;  alias, 1 drivers
L_000001d99afb34b0 .functor MUXZ 32, v000001d99af81d00_0, L_000001d99afb6fc0, v000001d99af83560_0, C4<>;
S_000001d99ad7da40 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d99ad7d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d99af0aea0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d99afb61c0 .functor NOT 1, L_000001d99afb43b0, C4<0>, C4<0>, C4<0>;
L_000001d99afb6000 .functor NOT 1, L_000001d99afb2e70, C4<0>, C4<0>, C4<0>;
L_000001d99afb62a0 .functor NOT 1, L_000001d99afb44f0, C4<0>, C4<0>, C4<0>;
L_000001d99afb63f0 .functor NOT 1, L_000001d99afb4090, C4<0>, C4<0>, C4<0>;
L_000001d99afb64d0 .functor AND 32, L_000001d99afb5dd0, v000001d99af83380_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6620 .functor AND 32, L_000001d99afb6230, L_000001d99afcd440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6690 .functor OR 32, L_000001d99afb64d0, L_000001d99afb6620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afb67e0 .functor AND 32, L_000001d99afb6380, v000001d99af72180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6850 .functor OR 32, L_000001d99afb6690, L_000001d99afb67e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afb6f50 .functor AND 32, L_000001d99afb65b0, L_000001d99afb3690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6fc0 .functor OR 32, L_000001d99afb6850, L_000001d99afb6f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99af79750_0 .net *"_ivl_1", 0 0, L_000001d99afb43b0;  1 drivers
v000001d99af797f0_0 .net *"_ivl_13", 0 0, L_000001d99afb44f0;  1 drivers
v000001d99af79930_0 .net *"_ivl_14", 0 0, L_000001d99afb62a0;  1 drivers
v000001d99af79110_0 .net *"_ivl_19", 0 0, L_000001d99afb4270;  1 drivers
v000001d99af78d50_0 .net *"_ivl_2", 0 0, L_000001d99afb61c0;  1 drivers
v000001d99af7f200_0 .net *"_ivl_23", 0 0, L_000001d99afb2f10;  1 drivers
v000001d99af7f520_0 .net *"_ivl_27", 0 0, L_000001d99afb4090;  1 drivers
v000001d99af7f340_0 .net *"_ivl_28", 0 0, L_000001d99afb63f0;  1 drivers
v000001d99af7f480_0 .net *"_ivl_33", 0 0, L_000001d99afb3230;  1 drivers
v000001d99af7e8a0_0 .net *"_ivl_37", 0 0, L_000001d99afb2650;  1 drivers
v000001d99af7dfe0_0 .net *"_ivl_40", 31 0, L_000001d99afb64d0;  1 drivers
v000001d99af7eb20_0 .net *"_ivl_42", 31 0, L_000001d99afb6620;  1 drivers
v000001d99af7e800_0 .net *"_ivl_44", 31 0, L_000001d99afb6690;  1 drivers
v000001d99af7f2a0_0 .net *"_ivl_46", 31 0, L_000001d99afb67e0;  1 drivers
v000001d99af7ef80_0 .net *"_ivl_48", 31 0, L_000001d99afb6850;  1 drivers
v000001d99af7f3e0_0 .net *"_ivl_50", 31 0, L_000001d99afb6f50;  1 drivers
v000001d99af7e9e0_0 .net *"_ivl_7", 0 0, L_000001d99afb2e70;  1 drivers
v000001d99af7ebc0_0 .net *"_ivl_8", 0 0, L_000001d99afb6000;  1 drivers
v000001d99af7ec60_0 .net "ina", 31 0, v000001d99af83380_0;  alias, 1 drivers
v000001d99af7eda0_0 .net "inb", 31 0, L_000001d99afcd440;  alias, 1 drivers
v000001d99af7e940_0 .net "inc", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99af7e080_0 .net "ind", 31 0, L_000001d99afb3690;  alias, 1 drivers
v000001d99af7f5c0_0 .net "out", 31 0, L_000001d99afb6fc0;  alias, 1 drivers
v000001d99af7eee0_0 .net "s0", 31 0, L_000001d99afb5dd0;  1 drivers
v000001d99af7ed00_0 .net "s1", 31 0, L_000001d99afb6230;  1 drivers
v000001d99af7df40_0 .net "s2", 31 0, L_000001d99afb6380;  1 drivers
v000001d99af7e760_0 .net "s3", 31 0, L_000001d99afb65b0;  1 drivers
v000001d99af7ea80_0 .net "sel", 1 0, L_000001d99afaf450;  alias, 1 drivers
L_000001d99afb43b0 .part L_000001d99afaf450, 1, 1;
LS_000001d99afb4450_0_0 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_4 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_8 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_12 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_16 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_20 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_24 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_0_28 .concat [ 1 1 1 1], L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0, L_000001d99afb61c0;
LS_000001d99afb4450_1_0 .concat [ 4 4 4 4], LS_000001d99afb4450_0_0, LS_000001d99afb4450_0_4, LS_000001d99afb4450_0_8, LS_000001d99afb4450_0_12;
LS_000001d99afb4450_1_4 .concat [ 4 4 4 4], LS_000001d99afb4450_0_16, LS_000001d99afb4450_0_20, LS_000001d99afb4450_0_24, LS_000001d99afb4450_0_28;
L_000001d99afb4450 .concat [ 16 16 0 0], LS_000001d99afb4450_1_0, LS_000001d99afb4450_1_4;
L_000001d99afb2e70 .part L_000001d99afaf450, 0, 1;
LS_000001d99afb3190_0_0 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_4 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_8 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_12 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_16 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_20 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_24 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_0_28 .concat [ 1 1 1 1], L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000, L_000001d99afb6000;
LS_000001d99afb3190_1_0 .concat [ 4 4 4 4], LS_000001d99afb3190_0_0, LS_000001d99afb3190_0_4, LS_000001d99afb3190_0_8, LS_000001d99afb3190_0_12;
LS_000001d99afb3190_1_4 .concat [ 4 4 4 4], LS_000001d99afb3190_0_16, LS_000001d99afb3190_0_20, LS_000001d99afb3190_0_24, LS_000001d99afb3190_0_28;
L_000001d99afb3190 .concat [ 16 16 0 0], LS_000001d99afb3190_1_0, LS_000001d99afb3190_1_4;
L_000001d99afb44f0 .part L_000001d99afaf450, 1, 1;
LS_000001d99afb1ed0_0_0 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_4 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_8 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_12 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_16 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_20 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_24 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_0_28 .concat [ 1 1 1 1], L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0, L_000001d99afb62a0;
LS_000001d99afb1ed0_1_0 .concat [ 4 4 4 4], LS_000001d99afb1ed0_0_0, LS_000001d99afb1ed0_0_4, LS_000001d99afb1ed0_0_8, LS_000001d99afb1ed0_0_12;
LS_000001d99afb1ed0_1_4 .concat [ 4 4 4 4], LS_000001d99afb1ed0_0_16, LS_000001d99afb1ed0_0_20, LS_000001d99afb1ed0_0_24, LS_000001d99afb1ed0_0_28;
L_000001d99afb1ed0 .concat [ 16 16 0 0], LS_000001d99afb1ed0_1_0, LS_000001d99afb1ed0_1_4;
L_000001d99afb4270 .part L_000001d99afaf450, 0, 1;
LS_000001d99afb2fb0_0_0 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_4 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_8 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_12 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_16 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_20 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_24 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_0_28 .concat [ 1 1 1 1], L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270, L_000001d99afb4270;
LS_000001d99afb2fb0_1_0 .concat [ 4 4 4 4], LS_000001d99afb2fb0_0_0, LS_000001d99afb2fb0_0_4, LS_000001d99afb2fb0_0_8, LS_000001d99afb2fb0_0_12;
LS_000001d99afb2fb0_1_4 .concat [ 4 4 4 4], LS_000001d99afb2fb0_0_16, LS_000001d99afb2fb0_0_20, LS_000001d99afb2fb0_0_24, LS_000001d99afb2fb0_0_28;
L_000001d99afb2fb0 .concat [ 16 16 0 0], LS_000001d99afb2fb0_1_0, LS_000001d99afb2fb0_1_4;
L_000001d99afb2f10 .part L_000001d99afaf450, 1, 1;
LS_000001d99afb41d0_0_0 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_4 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_8 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_12 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_16 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_20 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_24 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_0_28 .concat [ 1 1 1 1], L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10, L_000001d99afb2f10;
LS_000001d99afb41d0_1_0 .concat [ 4 4 4 4], LS_000001d99afb41d0_0_0, LS_000001d99afb41d0_0_4, LS_000001d99afb41d0_0_8, LS_000001d99afb41d0_0_12;
LS_000001d99afb41d0_1_4 .concat [ 4 4 4 4], LS_000001d99afb41d0_0_16, LS_000001d99afb41d0_0_20, LS_000001d99afb41d0_0_24, LS_000001d99afb41d0_0_28;
L_000001d99afb41d0 .concat [ 16 16 0 0], LS_000001d99afb41d0_1_0, LS_000001d99afb41d0_1_4;
L_000001d99afb4090 .part L_000001d99afaf450, 0, 1;
LS_000001d99afb3eb0_0_0 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_4 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_8 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_12 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_16 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_20 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_24 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_0_28 .concat [ 1 1 1 1], L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0, L_000001d99afb63f0;
LS_000001d99afb3eb0_1_0 .concat [ 4 4 4 4], LS_000001d99afb3eb0_0_0, LS_000001d99afb3eb0_0_4, LS_000001d99afb3eb0_0_8, LS_000001d99afb3eb0_0_12;
LS_000001d99afb3eb0_1_4 .concat [ 4 4 4 4], LS_000001d99afb3eb0_0_16, LS_000001d99afb3eb0_0_20, LS_000001d99afb3eb0_0_24, LS_000001d99afb3eb0_0_28;
L_000001d99afb3eb0 .concat [ 16 16 0 0], LS_000001d99afb3eb0_1_0, LS_000001d99afb3eb0_1_4;
L_000001d99afb3230 .part L_000001d99afaf450, 1, 1;
LS_000001d99afb3b90_0_0 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_4 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_8 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_12 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_16 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_20 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_24 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_0_28 .concat [ 1 1 1 1], L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230, L_000001d99afb3230;
LS_000001d99afb3b90_1_0 .concat [ 4 4 4 4], LS_000001d99afb3b90_0_0, LS_000001d99afb3b90_0_4, LS_000001d99afb3b90_0_8, LS_000001d99afb3b90_0_12;
LS_000001d99afb3b90_1_4 .concat [ 4 4 4 4], LS_000001d99afb3b90_0_16, LS_000001d99afb3b90_0_20, LS_000001d99afb3b90_0_24, LS_000001d99afb3b90_0_28;
L_000001d99afb3b90 .concat [ 16 16 0 0], LS_000001d99afb3b90_1_0, LS_000001d99afb3b90_1_4;
L_000001d99afb2650 .part L_000001d99afaf450, 0, 1;
LS_000001d99afb3f50_0_0 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_4 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_8 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_12 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_16 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_20 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_24 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_0_28 .concat [ 1 1 1 1], L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650, L_000001d99afb2650;
LS_000001d99afb3f50_1_0 .concat [ 4 4 4 4], LS_000001d99afb3f50_0_0, LS_000001d99afb3f50_0_4, LS_000001d99afb3f50_0_8, LS_000001d99afb3f50_0_12;
LS_000001d99afb3f50_1_4 .concat [ 4 4 4 4], LS_000001d99afb3f50_0_16, LS_000001d99afb3f50_0_20, LS_000001d99afb3f50_0_24, LS_000001d99afb3f50_0_28;
L_000001d99afb3f50 .concat [ 16 16 0 0], LS_000001d99afb3f50_1_0, LS_000001d99afb3f50_1_4;
S_000001d99ad70950 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d99ad7da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb5dd0 .functor AND 32, L_000001d99afb4450, L_000001d99afb3190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af79b10_0 .net "in1", 31 0, L_000001d99afb4450;  1 drivers
v000001d99af78850_0 .net "in2", 31 0, L_000001d99afb3190;  1 drivers
v000001d99af787b0_0 .net "out", 31 0, L_000001d99afb5dd0;  alias, 1 drivers
S_000001d99ad70ae0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d99ad7da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb6230 .functor AND 32, L_000001d99afb1ed0, L_000001d99afb2fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af78f30_0 .net "in1", 31 0, L_000001d99afb1ed0;  1 drivers
v000001d99af79070_0 .net "in2", 31 0, L_000001d99afb2fb0;  1 drivers
v000001d99af792f0_0 .net "out", 31 0, L_000001d99afb6230;  alias, 1 drivers
S_000001d99ad1c460 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d99ad7da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb6380 .functor AND 32, L_000001d99afb41d0, L_000001d99afb3eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af794d0_0 .net "in1", 31 0, L_000001d99afb41d0;  1 drivers
v000001d99af796b0_0 .net "in2", 31 0, L_000001d99afb3eb0;  1 drivers
v000001d99af788f0_0 .net "out", 31 0, L_000001d99afb6380;  alias, 1 drivers
S_000001d99af7b3a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d99ad7da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb65b0 .functor AND 32, L_000001d99afb3b90, L_000001d99afb3f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af79a70_0 .net "in1", 31 0, L_000001d99afb3b90;  1 drivers
v000001d99af79570_0 .net "in2", 31 0, L_000001d99afb3f50;  1 drivers
v000001d99af78cb0_0 .net "out", 31 0, L_000001d99afb65b0;  alias, 1 drivers
S_000001d99af7b530 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d99ad7d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d99af0c220 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d99afb70a0 .functor NOT 1, L_000001d99afb3910, C4<0>, C4<0>, C4<0>;
L_000001d99afb7110 .functor NOT 1, L_000001d99afb3870, C4<0>, C4<0>, C4<0>;
L_000001d99afb7180 .functor NOT 1, L_000001d99afb30f0, C4<0>, C4<0>, C4<0>;
L_000001d99aef09f0 .functor NOT 1, L_000001d99afb4590, C4<0>, C4<0>, C4<0>;
L_000001d99afccfe0 .functor AND 32, L_000001d99afb7030, v000001d99af82de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afccd40 .functor AND 32, L_000001d99afb6ee0, L_000001d99afcd440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcb6f0 .functor OR 32, L_000001d99afccfe0, L_000001d99afccd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afcba00 .functor AND 32, L_000001d99afb71f0, v000001d99af72180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcce90 .functor OR 32, L_000001d99afcb6f0, L_000001d99afcba00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afcbbc0 .functor AND 32, L_000001d99afcccd0, L_000001d99afb3690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcc9c0 .functor OR 32, L_000001d99afcce90, L_000001d99afcbbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99af7e6c0_0 .net *"_ivl_1", 0 0, L_000001d99afb3910;  1 drivers
v000001d99af7f160_0 .net *"_ivl_13", 0 0, L_000001d99afb30f0;  1 drivers
v000001d99af7c000_0 .net *"_ivl_14", 0 0, L_000001d99afb7180;  1 drivers
v000001d99af7d7c0_0 .net *"_ivl_19", 0 0, L_000001d99afb28d0;  1 drivers
v000001d99af7cfa0_0 .net *"_ivl_2", 0 0, L_000001d99afb70a0;  1 drivers
v000001d99af7c1e0_0 .net *"_ivl_23", 0 0, L_000001d99afb4310;  1 drivers
v000001d99af7caa0_0 .net *"_ivl_27", 0 0, L_000001d99afb4590;  1 drivers
v000001d99af7c8c0_0 .net *"_ivl_28", 0 0, L_000001d99aef09f0;  1 drivers
v000001d99af7d900_0 .net *"_ivl_33", 0 0, L_000001d99afb1f70;  1 drivers
v000001d99af7c6e0_0 .net *"_ivl_37", 0 0, L_000001d99afb2330;  1 drivers
v000001d99af7db80_0 .net *"_ivl_40", 31 0, L_000001d99afccfe0;  1 drivers
v000001d99af7c820_0 .net *"_ivl_42", 31 0, L_000001d99afccd40;  1 drivers
v000001d99af7c640_0 .net *"_ivl_44", 31 0, L_000001d99afcb6f0;  1 drivers
v000001d99af7c960_0 .net *"_ivl_46", 31 0, L_000001d99afcba00;  1 drivers
v000001d99af7c0a0_0 .net *"_ivl_48", 31 0, L_000001d99afcce90;  1 drivers
v000001d99af7c320_0 .net *"_ivl_50", 31 0, L_000001d99afcbbc0;  1 drivers
v000001d99af7bb00_0 .net *"_ivl_7", 0 0, L_000001d99afb3870;  1 drivers
v000001d99af7ca00_0 .net *"_ivl_8", 0 0, L_000001d99afb7110;  1 drivers
v000001d99af7d2c0_0 .net "ina", 31 0, v000001d99af82de0_0;  alias, 1 drivers
v000001d99af7d5e0_0 .net "inb", 31 0, L_000001d99afcd440;  alias, 1 drivers
v000001d99af7d0e0_0 .net "inc", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99af7dc20_0 .net "ind", 31 0, L_000001d99afb3690;  alias, 1 drivers
v000001d99af7ce60_0 .net "out", 31 0, L_000001d99afcc9c0;  alias, 1 drivers
v000001d99af7dd60_0 .net "s0", 31 0, L_000001d99afb7030;  1 drivers
v000001d99af7cf00_0 .net "s1", 31 0, L_000001d99afb6ee0;  1 drivers
v000001d99af7d040_0 .net "s2", 31 0, L_000001d99afb71f0;  1 drivers
v000001d99af7d220_0 .net "s3", 31 0, L_000001d99afcccd0;  1 drivers
v000001d99af7b7e0_0 .net "sel", 1 0, L_000001d99afaf3b0;  alias, 1 drivers
L_000001d99afb3910 .part L_000001d99afaf3b0, 1, 1;
LS_000001d99afb3050_0_0 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_4 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_8 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_12 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_16 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_20 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_24 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_0_28 .concat [ 1 1 1 1], L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0, L_000001d99afb70a0;
LS_000001d99afb3050_1_0 .concat [ 4 4 4 4], LS_000001d99afb3050_0_0, LS_000001d99afb3050_0_4, LS_000001d99afb3050_0_8, LS_000001d99afb3050_0_12;
LS_000001d99afb3050_1_4 .concat [ 4 4 4 4], LS_000001d99afb3050_0_16, LS_000001d99afb3050_0_20, LS_000001d99afb3050_0_24, LS_000001d99afb3050_0_28;
L_000001d99afb3050 .concat [ 16 16 0 0], LS_000001d99afb3050_1_0, LS_000001d99afb3050_1_4;
L_000001d99afb3870 .part L_000001d99afaf3b0, 0, 1;
LS_000001d99afb35f0_0_0 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_4 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_8 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_12 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_16 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_20 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_24 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_0_28 .concat [ 1 1 1 1], L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110, L_000001d99afb7110;
LS_000001d99afb35f0_1_0 .concat [ 4 4 4 4], LS_000001d99afb35f0_0_0, LS_000001d99afb35f0_0_4, LS_000001d99afb35f0_0_8, LS_000001d99afb35f0_0_12;
LS_000001d99afb35f0_1_4 .concat [ 4 4 4 4], LS_000001d99afb35f0_0_16, LS_000001d99afb35f0_0_20, LS_000001d99afb35f0_0_24, LS_000001d99afb35f0_0_28;
L_000001d99afb35f0 .concat [ 16 16 0 0], LS_000001d99afb35f0_1_0, LS_000001d99afb35f0_1_4;
L_000001d99afb30f0 .part L_000001d99afaf3b0, 1, 1;
LS_000001d99afb4130_0_0 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_4 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_8 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_12 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_16 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_20 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_24 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_0_28 .concat [ 1 1 1 1], L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180, L_000001d99afb7180;
LS_000001d99afb4130_1_0 .concat [ 4 4 4 4], LS_000001d99afb4130_0_0, LS_000001d99afb4130_0_4, LS_000001d99afb4130_0_8, LS_000001d99afb4130_0_12;
LS_000001d99afb4130_1_4 .concat [ 4 4 4 4], LS_000001d99afb4130_0_16, LS_000001d99afb4130_0_20, LS_000001d99afb4130_0_24, LS_000001d99afb4130_0_28;
L_000001d99afb4130 .concat [ 16 16 0 0], LS_000001d99afb4130_1_0, LS_000001d99afb4130_1_4;
L_000001d99afb28d0 .part L_000001d99afaf3b0, 0, 1;
LS_000001d99afb3410_0_0 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_4 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_8 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_12 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_16 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_20 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_24 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_0_28 .concat [ 1 1 1 1], L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0, L_000001d99afb28d0;
LS_000001d99afb3410_1_0 .concat [ 4 4 4 4], LS_000001d99afb3410_0_0, LS_000001d99afb3410_0_4, LS_000001d99afb3410_0_8, LS_000001d99afb3410_0_12;
LS_000001d99afb3410_1_4 .concat [ 4 4 4 4], LS_000001d99afb3410_0_16, LS_000001d99afb3410_0_20, LS_000001d99afb3410_0_24, LS_000001d99afb3410_0_28;
L_000001d99afb3410 .concat [ 16 16 0 0], LS_000001d99afb3410_1_0, LS_000001d99afb3410_1_4;
L_000001d99afb4310 .part L_000001d99afaf3b0, 1, 1;
LS_000001d99afb2010_0_0 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_4 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_8 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_12 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_16 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_20 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_24 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_0_28 .concat [ 1 1 1 1], L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310, L_000001d99afb4310;
LS_000001d99afb2010_1_0 .concat [ 4 4 4 4], LS_000001d99afb2010_0_0, LS_000001d99afb2010_0_4, LS_000001d99afb2010_0_8, LS_000001d99afb2010_0_12;
LS_000001d99afb2010_1_4 .concat [ 4 4 4 4], LS_000001d99afb2010_0_16, LS_000001d99afb2010_0_20, LS_000001d99afb2010_0_24, LS_000001d99afb2010_0_28;
L_000001d99afb2010 .concat [ 16 16 0 0], LS_000001d99afb2010_1_0, LS_000001d99afb2010_1_4;
L_000001d99afb4590 .part L_000001d99afaf3b0, 0, 1;
LS_000001d99afb4630_0_0 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_4 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_8 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_12 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_16 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_20 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_24 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_0_28 .concat [ 1 1 1 1], L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0, L_000001d99aef09f0;
LS_000001d99afb4630_1_0 .concat [ 4 4 4 4], LS_000001d99afb4630_0_0, LS_000001d99afb4630_0_4, LS_000001d99afb4630_0_8, LS_000001d99afb4630_0_12;
LS_000001d99afb4630_1_4 .concat [ 4 4 4 4], LS_000001d99afb4630_0_16, LS_000001d99afb4630_0_20, LS_000001d99afb4630_0_24, LS_000001d99afb4630_0_28;
L_000001d99afb4630 .concat [ 16 16 0 0], LS_000001d99afb4630_1_0, LS_000001d99afb4630_1_4;
L_000001d99afb1f70 .part L_000001d99afaf3b0, 1, 1;
LS_000001d99afb20b0_0_0 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_4 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_8 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_12 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_16 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_20 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_24 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_0_28 .concat [ 1 1 1 1], L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70, L_000001d99afb1f70;
LS_000001d99afb20b0_1_0 .concat [ 4 4 4 4], LS_000001d99afb20b0_0_0, LS_000001d99afb20b0_0_4, LS_000001d99afb20b0_0_8, LS_000001d99afb20b0_0_12;
LS_000001d99afb20b0_1_4 .concat [ 4 4 4 4], LS_000001d99afb20b0_0_16, LS_000001d99afb20b0_0_20, LS_000001d99afb20b0_0_24, LS_000001d99afb20b0_0_28;
L_000001d99afb20b0 .concat [ 16 16 0 0], LS_000001d99afb20b0_1_0, LS_000001d99afb20b0_1_4;
L_000001d99afb2330 .part L_000001d99afaf3b0, 0, 1;
LS_000001d99afb3730_0_0 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_4 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_8 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_12 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_16 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_20 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_24 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_0_28 .concat [ 1 1 1 1], L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330, L_000001d99afb2330;
LS_000001d99afb3730_1_0 .concat [ 4 4 4 4], LS_000001d99afb3730_0_0, LS_000001d99afb3730_0_4, LS_000001d99afb3730_0_8, LS_000001d99afb3730_0_12;
LS_000001d99afb3730_1_4 .concat [ 4 4 4 4], LS_000001d99afb3730_0_16, LS_000001d99afb3730_0_20, LS_000001d99afb3730_0_24, LS_000001d99afb3730_0_28;
L_000001d99afb3730 .concat [ 16 16 0 0], LS_000001d99afb3730_1_0, LS_000001d99afb3730_1_4;
S_000001d99af7a720 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d99af7b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb7030 .functor AND 32, L_000001d99afb3050, L_000001d99afb35f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7e120_0 .net "in1", 31 0, L_000001d99afb3050;  1 drivers
v000001d99af7ee40_0 .net "in2", 31 0, L_000001d99afb35f0;  1 drivers
v000001d99af7e1c0_0 .net "out", 31 0, L_000001d99afb7030;  alias, 1 drivers
S_000001d99af7a8b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d99af7b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb6ee0 .functor AND 32, L_000001d99afb4130, L_000001d99afb3410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7e300_0 .net "in1", 31 0, L_000001d99afb4130;  1 drivers
v000001d99af7e260_0 .net "in2", 31 0, L_000001d99afb3410;  1 drivers
v000001d99af7f020_0 .net "out", 31 0, L_000001d99afb6ee0;  alias, 1 drivers
S_000001d99af7aa40 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d99af7b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afb71f0 .functor AND 32, L_000001d99afb2010, L_000001d99afb4630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7e3a0_0 .net "in1", 31 0, L_000001d99afb2010;  1 drivers
v000001d99af7e440_0 .net "in2", 31 0, L_000001d99afb4630;  1 drivers
v000001d99af7e4e0_0 .net "out", 31 0, L_000001d99afb71f0;  alias, 1 drivers
S_000001d99af7b080 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d99af7b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afcccd0 .functor AND 32, L_000001d99afb20b0, L_000001d99afb3730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7e580_0 .net "in1", 31 0, L_000001d99afb20b0;  1 drivers
v000001d99af7e620_0 .net "in2", 31 0, L_000001d99afb3730;  1 drivers
v000001d99af7f0c0_0 .net "out", 31 0, L_000001d99afcccd0;  alias, 1 drivers
S_000001d99af7abd0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d99ad7d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d99af0c860 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d99afcc950 .functor NOT 1, L_000001d99afb2bf0, C4<0>, C4<0>, C4<0>;
L_000001d99afcc100 .functor NOT 1, L_000001d99afb26f0, C4<0>, C4<0>, C4<0>;
L_000001d99afcd0c0 .functor NOT 1, L_000001d99afb2790, C4<0>, C4<0>, C4<0>;
L_000001d99afcc720 .functor NOT 1, L_000001d99afb21f0, C4<0>, C4<0>, C4<0>;
L_000001d99afcbdf0 .functor AND 32, L_000001d99afcc2c0, v000001d99af823e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcb7d0 .functor AND 32, L_000001d99afcbd10, L_000001d99afcd440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcc170 .functor OR 32, L_000001d99afcbdf0, L_000001d99afcb7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afcbed0 .functor AND 32, L_000001d99afcbc30, v000001d99af72180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcb990 .functor OR 32, L_000001d99afcc170, L_000001d99afcbed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afcc5d0 .functor AND 32, L_000001d99afccb10, L_000001d99afb3690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcbd80 .functor OR 32, L_000001d99afcb990, L_000001d99afcc5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99af7d400_0 .net *"_ivl_1", 0 0, L_000001d99afb2bf0;  1 drivers
v000001d99af7c280_0 .net *"_ivl_13", 0 0, L_000001d99afb2790;  1 drivers
v000001d99af7bce0_0 .net *"_ivl_14", 0 0, L_000001d99afcd0c0;  1 drivers
v000001d99af7d9a0_0 .net *"_ivl_19", 0 0, L_000001d99afb3550;  1 drivers
v000001d99af7b920_0 .net *"_ivl_2", 0 0, L_000001d99afcc950;  1 drivers
v000001d99af7dcc0_0 .net *"_ivl_23", 0 0, L_000001d99afb32d0;  1 drivers
v000001d99af7cd20_0 .net *"_ivl_27", 0 0, L_000001d99afb21f0;  1 drivers
v000001d99af7cdc0_0 .net *"_ivl_28", 0 0, L_000001d99afcc720;  1 drivers
v000001d99af7d540_0 .net *"_ivl_33", 0 0, L_000001d99afb3370;  1 drivers
v000001d99af7d680_0 .net *"_ivl_37", 0 0, L_000001d99afb2ab0;  1 drivers
v000001d99af7c3c0_0 .net *"_ivl_40", 31 0, L_000001d99afcbdf0;  1 drivers
v000001d99af7d860_0 .net *"_ivl_42", 31 0, L_000001d99afcb7d0;  1 drivers
v000001d99af7dae0_0 .net *"_ivl_44", 31 0, L_000001d99afcc170;  1 drivers
v000001d99af7de00_0 .net *"_ivl_46", 31 0, L_000001d99afcbed0;  1 drivers
v000001d99af7dea0_0 .net *"_ivl_48", 31 0, L_000001d99afcb990;  1 drivers
v000001d99af7b740_0 .net *"_ivl_50", 31 0, L_000001d99afcc5d0;  1 drivers
v000001d99af7b880_0 .net *"_ivl_7", 0 0, L_000001d99afb26f0;  1 drivers
v000001d99af7b9c0_0 .net *"_ivl_8", 0 0, L_000001d99afcc100;  1 drivers
v000001d99af7ba60_0 .net "ina", 31 0, v000001d99af823e0_0;  alias, 1 drivers
v000001d99af7bba0_0 .net "inb", 31 0, L_000001d99afcd440;  alias, 1 drivers
v000001d99af7bc40_0 .net "inc", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99af7be20_0 .net "ind", 31 0, L_000001d99afb3690;  alias, 1 drivers
v000001d99af7bec0_0 .net "out", 31 0, L_000001d99afcbd80;  alias, 1 drivers
v000001d99af7c460_0 .net "s0", 31 0, L_000001d99afcc2c0;  1 drivers
v000001d99af7c500_0 .net "s1", 31 0, L_000001d99afcbd10;  1 drivers
v000001d99af7c5a0_0 .net "s2", 31 0, L_000001d99afcbc30;  1 drivers
v000001d99af82200_0 .net "s3", 31 0, L_000001d99afccb10;  1 drivers
v000001d99af822a0_0 .net "sel", 1 0, L_000001d99afaec30;  alias, 1 drivers
L_000001d99afb2bf0 .part L_000001d99afaec30, 1, 1;
LS_000001d99afb37d0_0_0 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_4 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_8 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_12 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_16 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_20 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_24 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_0_28 .concat [ 1 1 1 1], L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950, L_000001d99afcc950;
LS_000001d99afb37d0_1_0 .concat [ 4 4 4 4], LS_000001d99afb37d0_0_0, LS_000001d99afb37d0_0_4, LS_000001d99afb37d0_0_8, LS_000001d99afb37d0_0_12;
LS_000001d99afb37d0_1_4 .concat [ 4 4 4 4], LS_000001d99afb37d0_0_16, LS_000001d99afb37d0_0_20, LS_000001d99afb37d0_0_24, LS_000001d99afb37d0_0_28;
L_000001d99afb37d0 .concat [ 16 16 0 0], LS_000001d99afb37d0_1_0, LS_000001d99afb37d0_1_4;
L_000001d99afb26f0 .part L_000001d99afaec30, 0, 1;
LS_000001d99afb3a50_0_0 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_4 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_8 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_12 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_16 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_20 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_24 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_0_28 .concat [ 1 1 1 1], L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100, L_000001d99afcc100;
LS_000001d99afb3a50_1_0 .concat [ 4 4 4 4], LS_000001d99afb3a50_0_0, LS_000001d99afb3a50_0_4, LS_000001d99afb3a50_0_8, LS_000001d99afb3a50_0_12;
LS_000001d99afb3a50_1_4 .concat [ 4 4 4 4], LS_000001d99afb3a50_0_16, LS_000001d99afb3a50_0_20, LS_000001d99afb3a50_0_24, LS_000001d99afb3a50_0_28;
L_000001d99afb3a50 .concat [ 16 16 0 0], LS_000001d99afb3a50_1_0, LS_000001d99afb3a50_1_4;
L_000001d99afb2790 .part L_000001d99afaec30, 1, 1;
LS_000001d99afb2830_0_0 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_4 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_8 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_12 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_16 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_20 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_24 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_0_28 .concat [ 1 1 1 1], L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0, L_000001d99afcd0c0;
LS_000001d99afb2830_1_0 .concat [ 4 4 4 4], LS_000001d99afb2830_0_0, LS_000001d99afb2830_0_4, LS_000001d99afb2830_0_8, LS_000001d99afb2830_0_12;
LS_000001d99afb2830_1_4 .concat [ 4 4 4 4], LS_000001d99afb2830_0_16, LS_000001d99afb2830_0_20, LS_000001d99afb2830_0_24, LS_000001d99afb2830_0_28;
L_000001d99afb2830 .concat [ 16 16 0 0], LS_000001d99afb2830_1_0, LS_000001d99afb2830_1_4;
L_000001d99afb3550 .part L_000001d99afaec30, 0, 1;
LS_000001d99afb3ff0_0_0 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_4 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_8 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_12 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_16 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_20 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_24 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_0_28 .concat [ 1 1 1 1], L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550, L_000001d99afb3550;
LS_000001d99afb3ff0_1_0 .concat [ 4 4 4 4], LS_000001d99afb3ff0_0_0, LS_000001d99afb3ff0_0_4, LS_000001d99afb3ff0_0_8, LS_000001d99afb3ff0_0_12;
LS_000001d99afb3ff0_1_4 .concat [ 4 4 4 4], LS_000001d99afb3ff0_0_16, LS_000001d99afb3ff0_0_20, LS_000001d99afb3ff0_0_24, LS_000001d99afb3ff0_0_28;
L_000001d99afb3ff0 .concat [ 16 16 0 0], LS_000001d99afb3ff0_1_0, LS_000001d99afb3ff0_1_4;
L_000001d99afb32d0 .part L_000001d99afaec30, 1, 1;
LS_000001d99afb2150_0_0 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_4 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_8 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_12 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_16 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_20 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_24 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_0_28 .concat [ 1 1 1 1], L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0, L_000001d99afb32d0;
LS_000001d99afb2150_1_0 .concat [ 4 4 4 4], LS_000001d99afb2150_0_0, LS_000001d99afb2150_0_4, LS_000001d99afb2150_0_8, LS_000001d99afb2150_0_12;
LS_000001d99afb2150_1_4 .concat [ 4 4 4 4], LS_000001d99afb2150_0_16, LS_000001d99afb2150_0_20, LS_000001d99afb2150_0_24, LS_000001d99afb2150_0_28;
L_000001d99afb2150 .concat [ 16 16 0 0], LS_000001d99afb2150_1_0, LS_000001d99afb2150_1_4;
L_000001d99afb21f0 .part L_000001d99afaec30, 0, 1;
LS_000001d99afb2290_0_0 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_4 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_8 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_12 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_16 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_20 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_24 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_0_28 .concat [ 1 1 1 1], L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720, L_000001d99afcc720;
LS_000001d99afb2290_1_0 .concat [ 4 4 4 4], LS_000001d99afb2290_0_0, LS_000001d99afb2290_0_4, LS_000001d99afb2290_0_8, LS_000001d99afb2290_0_12;
LS_000001d99afb2290_1_4 .concat [ 4 4 4 4], LS_000001d99afb2290_0_16, LS_000001d99afb2290_0_20, LS_000001d99afb2290_0_24, LS_000001d99afb2290_0_28;
L_000001d99afb2290 .concat [ 16 16 0 0], LS_000001d99afb2290_1_0, LS_000001d99afb2290_1_4;
L_000001d99afb3370 .part L_000001d99afaec30, 1, 1;
LS_000001d99afb23d0_0_0 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_4 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_8 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_12 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_16 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_20 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_24 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_0_28 .concat [ 1 1 1 1], L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370, L_000001d99afb3370;
LS_000001d99afb23d0_1_0 .concat [ 4 4 4 4], LS_000001d99afb23d0_0_0, LS_000001d99afb23d0_0_4, LS_000001d99afb23d0_0_8, LS_000001d99afb23d0_0_12;
LS_000001d99afb23d0_1_4 .concat [ 4 4 4 4], LS_000001d99afb23d0_0_16, LS_000001d99afb23d0_0_20, LS_000001d99afb23d0_0_24, LS_000001d99afb23d0_0_28;
L_000001d99afb23d0 .concat [ 16 16 0 0], LS_000001d99afb23d0_1_0, LS_000001d99afb23d0_1_4;
L_000001d99afb2ab0 .part L_000001d99afaec30, 0, 1;
LS_000001d99afb2470_0_0 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_4 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_8 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_12 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_16 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_20 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_24 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_0_28 .concat [ 1 1 1 1], L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0, L_000001d99afb2ab0;
LS_000001d99afb2470_1_0 .concat [ 4 4 4 4], LS_000001d99afb2470_0_0, LS_000001d99afb2470_0_4, LS_000001d99afb2470_0_8, LS_000001d99afb2470_0_12;
LS_000001d99afb2470_1_4 .concat [ 4 4 4 4], LS_000001d99afb2470_0_16, LS_000001d99afb2470_0_20, LS_000001d99afb2470_0_24, LS_000001d99afb2470_0_28;
L_000001d99afb2470 .concat [ 16 16 0 0], LS_000001d99afb2470_1_0, LS_000001d99afb2470_1_4;
S_000001d99af7ad60 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d99af7abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afcc2c0 .functor AND 32, L_000001d99afb37d0, L_000001d99afb3a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7d180_0 .net "in1", 31 0, L_000001d99afb37d0;  1 drivers
v000001d99af7d720_0 .net "in2", 31 0, L_000001d99afb3a50;  1 drivers
v000001d99af7c780_0 .net "out", 31 0, L_000001d99afcc2c0;  alias, 1 drivers
S_000001d99af7aef0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d99af7abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afcbd10 .functor AND 32, L_000001d99afb2830, L_000001d99afb3ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7d4a0_0 .net "in1", 31 0, L_000001d99afb2830;  1 drivers
v000001d99af7bd80_0 .net "in2", 31 0, L_000001d99afb3ff0;  1 drivers
v000001d99af7cc80_0 .net "out", 31 0, L_000001d99afcbd10;  alias, 1 drivers
S_000001d99af7b210 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d99af7abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afcbc30 .functor AND 32, L_000001d99afb2150, L_000001d99afb2290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7bf60_0 .net "in1", 31 0, L_000001d99afb2150;  1 drivers
v000001d99af7cb40_0 .net "in2", 31 0, L_000001d99afb2290;  1 drivers
v000001d99af7d360_0 .net "out", 31 0, L_000001d99afcbc30;  alias, 1 drivers
S_000001d99af80eb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d99af7abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d99afccb10 .functor AND 32, L_000001d99afb23d0, L_000001d99afb2470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d99af7da40_0 .net "in1", 31 0, L_000001d99afb23d0;  1 drivers
v000001d99af7cbe0_0 .net "in2", 31 0, L_000001d99afb2470;  1 drivers
v000001d99af7c140_0 .net "out", 31 0, L_000001d99afccb10;  alias, 1 drivers
S_000001d99af80b90 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d99af85710 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af85748 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af85780 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af857b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af857f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af85828 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af85860 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af85898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af858d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af85908 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af85940 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af85978 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af859b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af859e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af85a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af85a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af85a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af85ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af85b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af85b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af85b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af85ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af85be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af85c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af85c50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af82020_0 .var "EX1_PC", 31 0;
v000001d99af81d00_0 .var "EX1_PFC", 31 0;
v000001d99af82de0_0 .var "EX1_forward_to_B", 31 0;
v000001d99af837e0_0 .var "EX1_is_beq", 0 0;
v000001d99af83ec0_0 .var "EX1_is_bne", 0 0;
v000001d99af83a60_0 .var "EX1_is_jal", 0 0;
v000001d99af83560_0 .var "EX1_is_jr", 0 0;
v000001d99af83ce0_0 .var "EX1_is_oper2_immed", 0 0;
v000001d99af81e40_0 .var "EX1_memread", 0 0;
v000001d99af82ac0_0 .var "EX1_memwrite", 0 0;
v000001d99af81940_0 .var "EX1_opcode", 11 0;
v000001d99af82c00_0 .var "EX1_predicted", 0 0;
v000001d99af83240_0 .var "EX1_rd_ind", 4 0;
v000001d99af83b00_0 .var "EX1_rd_indzero", 0 0;
v000001d99af82b60_0 .var "EX1_regwrite", 0 0;
v000001d99af83380_0 .var "EX1_rs1", 31 0;
v000001d99af83ba0_0 .var "EX1_rs1_ind", 4 0;
v000001d99af823e0_0 .var "EX1_rs2", 31 0;
v000001d99af82d40_0 .var "EX1_rs2_ind", 4 0;
v000001d99af82e80_0 .net "FLUSH", 0 0, v000001d99af87fd0_0;  alias, 1 drivers
v000001d99af832e0_0 .net "ID_PC", 31 0, v000001d99af8df70_0;  alias, 1 drivers
v000001d99af836a0_0 .net "ID_PFC_to_EX", 31 0, L_000001d99afb00d0;  alias, 1 drivers
v000001d99af83c40_0 .net "ID_forward_to_B", 31 0, L_000001d99afaf950;  alias, 1 drivers
v000001d99af83420_0 .net "ID_is_beq", 0 0, L_000001d99afb07b0;  alias, 1 drivers
v000001d99af83e20_0 .net "ID_is_bne", 0 0, L_000001d99afafbd0;  alias, 1 drivers
v000001d99af83600_0 .net "ID_is_jal", 0 0, L_000001d99afaf810;  alias, 1 drivers
v000001d99af82480_0 .net "ID_is_jr", 0 0, L_000001d99afb11b0;  alias, 1 drivers
v000001d99af82520_0 .net "ID_is_oper2_immed", 0 0, L_000001d99afb5580;  alias, 1 drivers
v000001d99af83920_0 .net "ID_memread", 0 0, L_000001d99afafe50;  alias, 1 drivers
v000001d99af825c0_0 .net "ID_memwrite", 0 0, L_000001d99afb0030;  alias, 1 drivers
v000001d99af81ee0_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
v000001d99af82660_0 .net "ID_predicted", 0 0, v000001d99af87670_0;  alias, 1 drivers
v000001d99af83740_0 .net "ID_rd_ind", 4 0, v000001d99af9e7a0_0;  alias, 1 drivers
v000001d99af81a80_0 .net "ID_rd_indzero", 0 0, L_000001d99afb05d0;  1 drivers
v000001d99af828e0_0 .net "ID_regwrite", 0 0, L_000001d99afafa90;  alias, 1 drivers
v000001d99af82980_0 .net "ID_rs1", 31 0, v000001d99af8c3f0_0;  alias, 1 drivers
v000001d99af82a20_0 .net "ID_rs1_ind", 4 0, v000001d99af9f1a0_0;  alias, 1 drivers
v000001d99af83880_0 .net "ID_rs2", 31 0, v000001d99af8d6b0_0;  alias, 1 drivers
v000001d99af83d80_0 .net "ID_rs2_ind", 4 0, v000001d99af9e840_0;  alias, 1 drivers
v000001d99af81760_0 .net "clk", 0 0, L_000001d99afb6540;  1 drivers
v000001d99af81800_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
E_000001d99af0bee0 .event posedge, v000001d99af72220_0, v000001d99af81760_0;
S_000001d99af803c0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d99af85c90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af85cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af85d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af85d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af85d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af85da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af85de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af85e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af85e50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af85e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af85ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af85ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af85f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af85f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af85fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af85fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af86010 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af86048 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af86080 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af860b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af860f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af86128 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af86160 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af86198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af861d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af819e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d99afb6fc0;  alias, 1 drivers
v000001d99af81b20_0 .net "EX1_ALU_OPER2", 31 0, L_000001d99afcc9c0;  alias, 1 drivers
v000001d99af81bc0_0 .net "EX1_PC", 31 0, v000001d99af82020_0;  alias, 1 drivers
v000001d99af81c60_0 .net "EX1_PFC_to_IF", 31 0, L_000001d99afb34b0;  alias, 1 drivers
v000001d99af81f80_0 .net "EX1_forward_to_B", 31 0, v000001d99af82de0_0;  alias, 1 drivers
v000001d99af84640_0 .net "EX1_is_beq", 0 0, v000001d99af837e0_0;  alias, 1 drivers
v000001d99af841e0_0 .net "EX1_is_bne", 0 0, v000001d99af83ec0_0;  alias, 1 drivers
v000001d99af83f60_0 .net "EX1_is_jal", 0 0, v000001d99af83a60_0;  alias, 1 drivers
v000001d99af85180_0 .net "EX1_is_jr", 0 0, v000001d99af83560_0;  alias, 1 drivers
v000001d99af84960_0 .net "EX1_is_oper2_immed", 0 0, v000001d99af83ce0_0;  alias, 1 drivers
v000001d99af84d20_0 .net "EX1_memread", 0 0, v000001d99af81e40_0;  alias, 1 drivers
v000001d99af84a00_0 .net "EX1_memwrite", 0 0, v000001d99af82ac0_0;  alias, 1 drivers
v000001d99af846e0_0 .net "EX1_opcode", 11 0, v000001d99af81940_0;  alias, 1 drivers
v000001d99af84500_0 .net "EX1_predicted", 0 0, v000001d99af82c00_0;  alias, 1 drivers
v000001d99af84b40_0 .net "EX1_rd_ind", 4 0, v000001d99af83240_0;  alias, 1 drivers
v000001d99af85540_0 .net "EX1_rd_indzero", 0 0, v000001d99af83b00_0;  alias, 1 drivers
v000001d99af84dc0_0 .net "EX1_regwrite", 0 0, v000001d99af82b60_0;  alias, 1 drivers
v000001d99af84aa0_0 .net "EX1_rs1", 31 0, v000001d99af83380_0;  alias, 1 drivers
v000001d99af84780_0 .net "EX1_rs1_ind", 4 0, v000001d99af83ba0_0;  alias, 1 drivers
v000001d99af855e0_0 .net "EX1_rs2_ind", 4 0, v000001d99af82d40_0;  alias, 1 drivers
v000001d99af84be0_0 .net "EX1_rs2_out", 31 0, L_000001d99afcbd80;  alias, 1 drivers
v000001d99af84000_0 .var "EX2_ALU_OPER1", 31 0;
v000001d99af84c80_0 .var "EX2_ALU_OPER2", 31 0;
v000001d99af840a0_0 .var "EX2_PC", 31 0;
v000001d99af84e60_0 .var "EX2_PFC_to_IF", 31 0;
v000001d99af84f00_0 .var "EX2_forward_to_B", 31 0;
v000001d99af84fa0_0 .var "EX2_is_beq", 0 0;
v000001d99af84820_0 .var "EX2_is_bne", 0 0;
v000001d99af85220_0 .var "EX2_is_jal", 0 0;
v000001d99af848c0_0 .var "EX2_is_jr", 0 0;
v000001d99af852c0_0 .var "EX2_is_oper2_immed", 0 0;
v000001d99af85040_0 .var "EX2_memread", 0 0;
v000001d99af84460_0 .var "EX2_memwrite", 0 0;
v000001d99af85360_0 .var "EX2_opcode", 11 0;
v000001d99af850e0_0 .var "EX2_predicted", 0 0;
v000001d99af85400_0 .var "EX2_rd_ind", 4 0;
v000001d99af854a0_0 .var "EX2_rd_indzero", 0 0;
v000001d99af84140_0 .var "EX2_regwrite", 0 0;
v000001d99af84280_0 .var "EX2_rs1", 31 0;
v000001d99af84320_0 .var "EX2_rs1_ind", 4 0;
v000001d99af843c0_0 .var "EX2_rs2_ind", 4 0;
v000001d99af845a0_0 .var "EX2_rs2_out", 31 0;
v000001d99af86450_0 .net "FLUSH", 0 0, v000001d99af88070_0;  alias, 1 drivers
v000001d99af872b0_0 .net "clk", 0 0, L_000001d99afcbfb0;  1 drivers
v000001d99af86bd0_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
E_000001d99af0c2a0 .event posedge, v000001d99af72220_0, v000001d99af872b0_0;
S_000001d99af7ff10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d99af8e220 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af8e258 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af8e290 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af8e2c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af8e300 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af8e338 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af8e370 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af8e3a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af8e3e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af8e418 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af8e450 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af8e488 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af8e4c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af8e4f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af8e530 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af8e568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af8e5a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af8e5d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af8e610 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af8e648 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af8e680 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af8e6b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af8e6f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af8e728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af8e760 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d99afb6770 .functor OR 1, L_000001d99afb07b0, L_000001d99afafbd0, C4<0>, C4<0>;
L_000001d99afb6e00 .functor AND 1, L_000001d99afb6770, L_000001d99afb55f0, C4<1>, C4<1>;
L_000001d99afb5900 .functor OR 1, L_000001d99afb07b0, L_000001d99afafbd0, C4<0>, C4<0>;
L_000001d99afb6e70 .functor AND 1, L_000001d99afb5900, L_000001d99afb55f0, C4<1>, C4<1>;
L_000001d99afb6310 .functor OR 1, L_000001d99afb07b0, L_000001d99afafbd0, C4<0>, C4<0>;
L_000001d99afb69a0 .functor AND 1, L_000001d99afb6310, v000001d99af87670_0, C4<1>, C4<1>;
v000001d99af8c030_0 .net "EX1_memread", 0 0, v000001d99af81e40_0;  alias, 1 drivers
v000001d99af8ccb0_0 .net "EX1_opcode", 11 0, v000001d99af81940_0;  alias, 1 drivers
v000001d99af8ca30_0 .net "EX1_rd_ind", 4 0, v000001d99af83240_0;  alias, 1 drivers
v000001d99af8b810_0 .net "EX1_rd_indzero", 0 0, v000001d99af83b00_0;  alias, 1 drivers
v000001d99af8b3b0_0 .net "EX2_memread", 0 0, v000001d99af85040_0;  alias, 1 drivers
v000001d99af8d890_0 .net "EX2_opcode", 11 0, v000001d99af85360_0;  alias, 1 drivers
v000001d99af8cfd0_0 .net "EX2_rd_ind", 4 0, v000001d99af85400_0;  alias, 1 drivers
v000001d99af8d430_0 .net "EX2_rd_indzero", 0 0, v000001d99af854a0_0;  alias, 1 drivers
v000001d99af8cc10_0 .net "ID_EX1_flush", 0 0, v000001d99af87fd0_0;  alias, 1 drivers
v000001d99af8cd50_0 .net "ID_EX2_flush", 0 0, v000001d99af88070_0;  alias, 1 drivers
v000001d99af8d570_0 .net "ID_is_beq", 0 0, L_000001d99afb07b0;  alias, 1 drivers
v000001d99af8bc70_0 .net "ID_is_bne", 0 0, L_000001d99afafbd0;  alias, 1 drivers
v000001d99af8ba90_0 .net "ID_is_j", 0 0, L_000001d99afb14d0;  alias, 1 drivers
v000001d99af8d610_0 .net "ID_is_jal", 0 0, L_000001d99afaf810;  alias, 1 drivers
v000001d99af8c5d0_0 .net "ID_is_jr", 0 0, L_000001d99afb11b0;  alias, 1 drivers
v000001d99af8b450_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
v000001d99af8c210_0 .net "ID_rs1_ind", 4 0, v000001d99af9f1a0_0;  alias, 1 drivers
v000001d99af8cb70_0 .net "ID_rs2_ind", 4 0, v000001d99af9e840_0;  alias, 1 drivers
v000001d99af8c530_0 .net "IF_ID_flush", 0 0, v000001d99af89010_0;  alias, 1 drivers
v000001d99af8d4d0_0 .net "IF_ID_write", 0 0, v000001d99af8aa50_0;  alias, 1 drivers
v000001d99af8be50_0 .net "PC_src", 2 0, L_000001d99afb1d90;  alias, 1 drivers
v000001d99af8c350_0 .net "PFC_to_EX", 31 0, L_000001d99afb00d0;  alias, 1 drivers
v000001d99af8cad0_0 .net "PFC_to_IF", 31 0, L_000001d99afb0c10;  alias, 1 drivers
v000001d99af8bd10_0 .net "WB_rd_ind", 4 0, v000001d99afa0b40_0;  alias, 1 drivers
v000001d99af8c170_0 .net "Wrong_prediction", 0 0, L_000001d99afcd210;  alias, 1 drivers
v000001d99af8c710_0 .net *"_ivl_11", 0 0, L_000001d99afb6e70;  1 drivers
v000001d99af8c850_0 .net *"_ivl_13", 9 0, L_000001d99afb0670;  1 drivers
v000001d99af8d250_0 .net *"_ivl_15", 9 0, L_000001d99afb0710;  1 drivers
v000001d99af8d7f0_0 .net *"_ivl_16", 9 0, L_000001d99afb0a30;  1 drivers
v000001d99af8ce90_0 .net *"_ivl_19", 9 0, L_000001d99afb0d50;  1 drivers
v000001d99af8bf90_0 .net *"_ivl_20", 9 0, L_000001d99afb08f0;  1 drivers
v000001d99af8bef0_0 .net *"_ivl_25", 0 0, L_000001d99afb6310;  1 drivers
v000001d99af8bdb0_0 .net *"_ivl_27", 0 0, L_000001d99afb69a0;  1 drivers
v000001d99af8d930_0 .net *"_ivl_29", 9 0, L_000001d99afb1750;  1 drivers
v000001d99af8c7b0_0 .net *"_ivl_3", 0 0, L_000001d99afb6770;  1 drivers
L_000001d99afd01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d99af8d9d0_0 .net/2u *"_ivl_30", 9 0, L_000001d99afd01f0;  1 drivers
v000001d99af8b270_0 .net *"_ivl_32", 9 0, L_000001d99afb03f0;  1 drivers
v000001d99af8b310_0 .net *"_ivl_35", 9 0, L_000001d99afb1930;  1 drivers
v000001d99af8bb30_0 .net *"_ivl_37", 9 0, L_000001d99afb1390;  1 drivers
v000001d99af8d110_0 .net *"_ivl_38", 9 0, L_000001d99afb1b10;  1 drivers
v000001d99af8b4f0_0 .net *"_ivl_40", 9 0, L_000001d99afb19d0;  1 drivers
L_000001d99afd0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8c8f0_0 .net/2s *"_ivl_45", 21 0, L_000001d99afd0238;  1 drivers
L_000001d99afd0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8b8b0_0 .net/2s *"_ivl_50", 21 0, L_000001d99afd0280;  1 drivers
v000001d99af8b590_0 .net *"_ivl_9", 0 0, L_000001d99afb5900;  1 drivers
v000001d99af8b630_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99af8cf30_0 .net "forward_to_B", 31 0, L_000001d99afaf950;  alias, 1 drivers
v000001d99af8d2f0_0 .net "imm", 31 0, v000001d99af88e30_0;  1 drivers
v000001d99af8c0d0_0 .net "inst", 31 0, v000001d99af8de30_0;  alias, 1 drivers
v000001d99af8b6d0_0 .net "is_branch_and_taken", 0 0, L_000001d99afb6e00;  alias, 1 drivers
v000001d99af8b770_0 .net "is_oper2_immed", 0 0, L_000001d99afb5580;  alias, 1 drivers
v000001d99af8b950_0 .net "mem_read", 0 0, L_000001d99afafe50;  alias, 1 drivers
v000001d99af8b9f0_0 .net "mem_write", 0 0, L_000001d99afb0030;  alias, 1 drivers
v000001d99af8dbb0_0 .net "pc", 31 0, v000001d99af8df70_0;  alias, 1 drivers
v000001d99af8dd90_0 .net "pc_write", 0 0, v000001d99af89a10_0;  alias, 1 drivers
v000001d99af8e0b0_0 .net "predicted", 0 0, L_000001d99afb55f0;  1 drivers
v000001d99af8e150_0 .net "predicted_to_EX", 0 0, v000001d99af87670_0;  alias, 1 drivers
v000001d99af8ded0_0 .net "reg_write", 0 0, L_000001d99afafa90;  alias, 1 drivers
v000001d99af8dcf0_0 .net "reg_write_from_wb", 0 0, v000001d99afa0500_0;  alias, 1 drivers
v000001d99af8e010_0 .net "rs1", 31 0, v000001d99af8c3f0_0;  alias, 1 drivers
v000001d99af8da70_0 .net "rs2", 31 0, v000001d99af8d6b0_0;  alias, 1 drivers
v000001d99af8db10_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
v000001d99af8dc50_0 .net "wr_reg_data", 31 0, L_000001d99afcd440;  alias, 1 drivers
L_000001d99afaf950 .functor MUXZ 32, v000001d99af8d6b0_0, v000001d99af88e30_0, L_000001d99afb5580, C4<>;
L_000001d99afb0670 .part v000001d99af8df70_0, 0, 10;
L_000001d99afb0710 .part v000001d99af8de30_0, 0, 10;
L_000001d99afb0a30 .arith/sum 10, L_000001d99afb0670, L_000001d99afb0710;
L_000001d99afb0d50 .part v000001d99af8de30_0, 0, 10;
L_000001d99afb08f0 .functor MUXZ 10, L_000001d99afb0d50, L_000001d99afb0a30, L_000001d99afb6e70, C4<>;
L_000001d99afb1750 .part v000001d99af8df70_0, 0, 10;
L_000001d99afb03f0 .arith/sum 10, L_000001d99afb1750, L_000001d99afd01f0;
L_000001d99afb1930 .part v000001d99af8df70_0, 0, 10;
L_000001d99afb1390 .part v000001d99af8de30_0, 0, 10;
L_000001d99afb1b10 .arith/sum 10, L_000001d99afb1930, L_000001d99afb1390;
L_000001d99afb19d0 .functor MUXZ 10, L_000001d99afb1b10, L_000001d99afb03f0, L_000001d99afb69a0, C4<>;
L_000001d99afb0c10 .concat8 [ 10 22 0 0], L_000001d99afb08f0, L_000001d99afd0238;
L_000001d99afb00d0 .concat8 [ 10 22 0 0], L_000001d99afb19d0, L_000001d99afd0280;
S_000001d99af800a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d99af7ff10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d99af8e7a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af8e7d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af8e810 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af8e848 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af8e880 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af8e8b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af8e8f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af8e928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af8e960 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af8e998 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af8e9d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af8ea08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af8ea40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af8ea78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af8eab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af8eae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af8eb20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af8eb58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af8eb90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af8ebc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af8ec00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af8ec38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af8ec70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af8eca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af8ece0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d99afb5eb0 .functor OR 1, L_000001d99afb55f0, L_000001d99afb0cb0, C4<0>, C4<0>;
L_000001d99afb5ba0 .functor OR 1, L_000001d99afb5eb0, L_000001d99afb1c50, C4<0>, C4<0>;
v000001d99af873f0_0 .net "EX1_opcode", 11 0, v000001d99af81940_0;  alias, 1 drivers
v000001d99af87490_0 .net "EX2_opcode", 11 0, v000001d99af85360_0;  alias, 1 drivers
v000001d99af866d0_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
v000001d99af875d0_0 .net "PC_src", 2 0, L_000001d99afb1d90;  alias, 1 drivers
v000001d99af88890_0 .net "Wrong_prediction", 0 0, L_000001d99afcd210;  alias, 1 drivers
L_000001d99afd03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d99af87990_0 .net/2u *"_ivl_0", 2 0, L_000001d99afd03e8;  1 drivers
v000001d99af86db0_0 .net *"_ivl_10", 0 0, L_000001d99afb17f0;  1 drivers
L_000001d99afd0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d99af88570_0 .net/2u *"_ivl_12", 2 0, L_000001d99afd0508;  1 drivers
L_000001d99afd0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d99af868b0_0 .net/2u *"_ivl_14", 11 0, L_000001d99afd0550;  1 drivers
v000001d99af88610_0 .net *"_ivl_16", 0 0, L_000001d99afb0cb0;  1 drivers
v000001d99af870d0_0 .net *"_ivl_19", 0 0, L_000001d99afb5eb0;  1 drivers
L_000001d99afd0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d99af87530_0 .net/2u *"_ivl_2", 11 0, L_000001d99afd0430;  1 drivers
L_000001d99afd0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af886b0_0 .net/2u *"_ivl_20", 11 0, L_000001d99afd0598;  1 drivers
v000001d99af87850_0 .net *"_ivl_22", 0 0, L_000001d99afb1c50;  1 drivers
v000001d99af86950_0 .net *"_ivl_25", 0 0, L_000001d99afb5ba0;  1 drivers
L_000001d99afd05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d99af869f0_0 .net/2u *"_ivl_26", 2 0, L_000001d99afd05e0;  1 drivers
L_000001d99afd0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d99af889d0_0 .net/2u *"_ivl_28", 2 0, L_000001d99afd0628;  1 drivers
v000001d99af87a30_0 .net *"_ivl_30", 2 0, L_000001d99afb0e90;  1 drivers
v000001d99af87d50_0 .net *"_ivl_32", 2 0, L_000001d99afb0490;  1 drivers
v000001d99af86a90_0 .net *"_ivl_34", 2 0, L_000001d99afafc70;  1 drivers
v000001d99af86ef0_0 .net *"_ivl_4", 0 0, L_000001d99afb1430;  1 drivers
L_000001d99afd0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d99af86270_0 .net/2u *"_ivl_6", 2 0, L_000001d99afd0478;  1 drivers
L_000001d99afd04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d99af86310_0 .net/2u *"_ivl_8", 11 0, L_000001d99afd04c0;  1 drivers
v000001d99af87170_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99af87ad0_0 .net "predicted", 0 0, L_000001d99afb55f0;  alias, 1 drivers
v000001d99af863b0_0 .net "predicted_to_EX", 0 0, v000001d99af87670_0;  alias, 1 drivers
v000001d99af864f0_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
v000001d99af87cb0_0 .net "state", 1 0, v000001d99af87c10_0;  1 drivers
L_000001d99afb1430 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0430;
L_000001d99afb17f0 .cmp/eq 12, v000001d99af81940_0, L_000001d99afd04c0;
L_000001d99afb0cb0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0550;
L_000001d99afb1c50 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0598;
L_000001d99afb0e90 .functor MUXZ 3, L_000001d99afd0628, L_000001d99afd05e0, L_000001d99afb5ba0, C4<>;
L_000001d99afb0490 .functor MUXZ 3, L_000001d99afb0e90, L_000001d99afd0508, L_000001d99afb17f0, C4<>;
L_000001d99afafc70 .functor MUXZ 3, L_000001d99afb0490, L_000001d99afd0478, L_000001d99afb1430, C4<>;
L_000001d99afb1d90 .functor MUXZ 3, L_000001d99afafc70, L_000001d99afd03e8, L_000001d99afcd210, C4<>;
S_000001d99af80230 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d99af800a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d99af8ed20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af8ed58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af8ed90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af8edc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af8ee00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af8ee38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af8ee70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af8eea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af8eee0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af8ef18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af8ef50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af8ef88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af8efc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af8eff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af8f030 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af8f068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af8f0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af8f0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af8f110 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af8f148 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af8f180 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af8f1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af8f1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af8f228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af8f260 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d99afb5ac0 .functor OR 1, L_000001d99afb0990, L_000001d99afb1a70, C4<0>, C4<0>;
L_000001d99afb52e0 .functor OR 1, L_000001d99afb1cf0, L_000001d99afb1bb0, C4<0>, C4<0>;
L_000001d99afb6700 .functor AND 1, L_000001d99afb5ac0, L_000001d99afb52e0, C4<1>, C4<1>;
L_000001d99afb5b30 .functor NOT 1, L_000001d99afb6700, C4<0>, C4<0>, C4<0>;
L_000001d99afb5e40 .functor OR 1, v000001d99afae9b0_0, L_000001d99afb5b30, C4<0>, C4<0>;
L_000001d99afb55f0 .functor NOT 1, L_000001d99afb5e40, C4<0>, C4<0>, C4<0>;
v000001d99af87210_0 .net "EX_opcode", 11 0, v000001d99af85360_0;  alias, 1 drivers
v000001d99af86e50_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
v000001d99af88430_0 .net "Wrong_prediction", 0 0, L_000001d99afcd210;  alias, 1 drivers
L_000001d99afd02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d99af86b30_0 .net/2u *"_ivl_0", 11 0, L_000001d99afd02c8;  1 drivers
L_000001d99afd0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d99af88110_0 .net/2u *"_ivl_10", 1 0, L_000001d99afd0358;  1 drivers
v000001d99af86d10_0 .net *"_ivl_12", 0 0, L_000001d99afb1cf0;  1 drivers
L_000001d99afd03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d99af877b0_0 .net/2u *"_ivl_14", 1 0, L_000001d99afd03a0;  1 drivers
v000001d99af86810_0 .net *"_ivl_16", 0 0, L_000001d99afb1bb0;  1 drivers
v000001d99af88750_0 .net *"_ivl_19", 0 0, L_000001d99afb52e0;  1 drivers
v000001d99af887f0_0 .net *"_ivl_2", 0 0, L_000001d99afb0990;  1 drivers
v000001d99af878f0_0 .net *"_ivl_21", 0 0, L_000001d99afb6700;  1 drivers
v000001d99af87350_0 .net *"_ivl_22", 0 0, L_000001d99afb5b30;  1 drivers
v000001d99af86770_0 .net *"_ivl_25", 0 0, L_000001d99afb5e40;  1 drivers
L_000001d99afd0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d99af86c70_0 .net/2u *"_ivl_4", 11 0, L_000001d99afd0310;  1 drivers
v000001d99af884d0_0 .net *"_ivl_6", 0 0, L_000001d99afb1a70;  1 drivers
v000001d99af86f90_0 .net *"_ivl_9", 0 0, L_000001d99afb5ac0;  1 drivers
v000001d99af88930_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99af87030_0 .net "predicted", 0 0, L_000001d99afb55f0;  alias, 1 drivers
v000001d99af87670_0 .var "predicted_to_EX", 0 0;
v000001d99af87710_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
v000001d99af87c10_0 .var "state", 1 0;
E_000001d99af0c6e0 .event posedge, v000001d99af88930_0, v000001d99af72220_0;
L_000001d99afb0990 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd02c8;
L_000001d99afb1a70 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0310;
L_000001d99afb1cf0 .cmp/eq 2, v000001d99af87c10_0, L_000001d99afd0358;
L_000001d99afb1bb0 .cmp/eq 2, v000001d99af87c10_0, L_000001d99afd03a0;
S_000001d99af811d0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d99af7ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d99af912b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af912e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af91320 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af91358 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af91390 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af913c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af91400 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af91438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af91470 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af914a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af914e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af91518 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af91550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af91588 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af915c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af915f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af91630 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af91668 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af916a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af916d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af91710 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af91748 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af91780 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af917b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af917f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af87b70_0 .net "EX1_memread", 0 0, v000001d99af81e40_0;  alias, 1 drivers
v000001d99af87df0_0 .net "EX1_rd_ind", 4 0, v000001d99af83240_0;  alias, 1 drivers
v000001d99af86590_0 .net "EX1_rd_indzero", 0 0, v000001d99af83b00_0;  alias, 1 drivers
v000001d99af87e90_0 .net "EX2_memread", 0 0, v000001d99af85040_0;  alias, 1 drivers
v000001d99af86630_0 .net "EX2_rd_ind", 4 0, v000001d99af85400_0;  alias, 1 drivers
v000001d99af87f30_0 .net "EX2_rd_indzero", 0 0, v000001d99af854a0_0;  alias, 1 drivers
v000001d99af87fd0_0 .var "ID_EX1_flush", 0 0;
v000001d99af88070_0 .var "ID_EX2_flush", 0 0;
v000001d99af881b0_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
v000001d99af88250_0 .net "ID_rs1_ind", 4 0, v000001d99af9f1a0_0;  alias, 1 drivers
v000001d99af882f0_0 .net "ID_rs2_ind", 4 0, v000001d99af9e840_0;  alias, 1 drivers
v000001d99af8aa50_0 .var "IF_ID_Write", 0 0;
v000001d99af89010_0 .var "IF_ID_flush", 0 0;
v000001d99af89a10_0 .var "PC_Write", 0 0;
v000001d99af8a0f0_0 .net "Wrong_prediction", 0 0, L_000001d99afcd210;  alias, 1 drivers
E_000001d99af0c1a0/0 .event anyedge, v000001d99af78a30_0, v000001d99af81e40_0, v000001d99af83b00_0, v000001d99af82a20_0;
E_000001d99af0c1a0/1 .event anyedge, v000001d99af83240_0, v000001d99af83d80_0, v000001d99ae972d0_0, v000001d99af854a0_0;
E_000001d99af0c1a0/2 .event anyedge, v000001d99af72e00_0, v000001d99af81ee0_0;
E_000001d99af0c1a0 .event/or E_000001d99af0c1a0/0, E_000001d99af0c1a0/1, E_000001d99af0c1a0/2;
S_000001d99af80550 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d99af7ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d99af99840 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af99878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af998b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af998e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af99920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af99958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af99990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af999c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af99a00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af99a38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af99a70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af99aa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af99ae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af99b18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af99b50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af99b88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af99bc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af99bf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af99c30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af99c68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af99ca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af99cd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af99d10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af99d48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af99d80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d99afb6070 .functor OR 1, L_000001d99afb0530, L_000001d99afaf6d0, C4<0>, C4<0>;
L_000001d99afb6a10 .functor OR 1, L_000001d99afb6070, L_000001d99afb0fd0, C4<0>, C4<0>;
L_000001d99afb5350 .functor OR 1, L_000001d99afb6a10, L_000001d99afb0f30, C4<0>, C4<0>;
L_000001d99afb5f90 .functor OR 1, L_000001d99afb5350, L_000001d99afb1070, C4<0>, C4<0>;
L_000001d99afb5c80 .functor OR 1, L_000001d99afb5f90, L_000001d99afaf770, C4<0>, C4<0>;
L_000001d99afb5cf0 .functor OR 1, L_000001d99afb5c80, L_000001d99afb1110, C4<0>, C4<0>;
L_000001d99afb6150 .functor OR 1, L_000001d99afb5cf0, L_000001d99afaff90, C4<0>, C4<0>;
L_000001d99afb5580 .functor OR 1, L_000001d99afb6150, L_000001d99afb1570, C4<0>, C4<0>;
L_000001d99afb5660 .functor OR 1, L_000001d99afaf8b0, L_000001d99afafb30, C4<0>, C4<0>;
L_000001d99afb57b0 .functor OR 1, L_000001d99afb5660, L_000001d99afafdb0, C4<0>, C4<0>;
L_000001d99afb5f20 .functor OR 1, L_000001d99afb57b0, L_000001d99afaf9f0, C4<0>, C4<0>;
L_000001d99afb5d60 .functor OR 1, L_000001d99afb5f20, L_000001d99afafd10, C4<0>, C4<0>;
v000001d99af88bb0_0 .net "ID_opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
L_000001d99afd0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d99af891f0_0 .net/2u *"_ivl_0", 11 0, L_000001d99afd0670;  1 drivers
L_000001d99afd0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8acd0_0 .net/2u *"_ivl_10", 11 0, L_000001d99afd0700;  1 drivers
L_000001d99afd0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8a690_0 .net/2u *"_ivl_102", 11 0, L_000001d99afd0bc8;  1 drivers
L_000001d99afd0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8ad70_0 .net/2u *"_ivl_106", 11 0, L_000001d99afd0c10;  1 drivers
v000001d99af896f0_0 .net *"_ivl_12", 0 0, L_000001d99afb0fd0;  1 drivers
v000001d99af89790_0 .net *"_ivl_15", 0 0, L_000001d99afb6a10;  1 drivers
L_000001d99afd0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89970_0 .net/2u *"_ivl_16", 11 0, L_000001d99afd0748;  1 drivers
v000001d99af89e70_0 .net *"_ivl_18", 0 0, L_000001d99afb0f30;  1 drivers
v000001d99af88c50_0 .net *"_ivl_2", 0 0, L_000001d99afb0530;  1 drivers
v000001d99af89c90_0 .net *"_ivl_21", 0 0, L_000001d99afb5350;  1 drivers
L_000001d99afd0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8af50_0 .net/2u *"_ivl_22", 11 0, L_000001d99afd0790;  1 drivers
v000001d99af8a2d0_0 .net *"_ivl_24", 0 0, L_000001d99afb1070;  1 drivers
v000001d99af8b130_0 .net *"_ivl_27", 0 0, L_000001d99afb5f90;  1 drivers
L_000001d99afd07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8a550_0 .net/2u *"_ivl_28", 11 0, L_000001d99afd07d8;  1 drivers
v000001d99af8a190_0 .net *"_ivl_30", 0 0, L_000001d99afaf770;  1 drivers
v000001d99af890b0_0 .net *"_ivl_33", 0 0, L_000001d99afb5c80;  1 drivers
L_000001d99afd0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89830_0 .net/2u *"_ivl_34", 11 0, L_000001d99afd0820;  1 drivers
v000001d99af8aeb0_0 .net *"_ivl_36", 0 0, L_000001d99afb1110;  1 drivers
v000001d99af89650_0 .net *"_ivl_39", 0 0, L_000001d99afb5cf0;  1 drivers
L_000001d99afd06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8a050_0 .net/2u *"_ivl_4", 11 0, L_000001d99afd06b8;  1 drivers
L_000001d99afd0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d99af88d90_0 .net/2u *"_ivl_40", 11 0, L_000001d99afd0868;  1 drivers
v000001d99af8ab90_0 .net *"_ivl_42", 0 0, L_000001d99afaff90;  1 drivers
v000001d99af8a910_0 .net *"_ivl_45", 0 0, L_000001d99afb6150;  1 drivers
L_000001d99afd08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89470_0 .net/2u *"_ivl_46", 11 0, L_000001d99afd08b0;  1 drivers
v000001d99af89bf0_0 .net *"_ivl_48", 0 0, L_000001d99afb1570;  1 drivers
L_000001d99afd08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89510_0 .net/2u *"_ivl_52", 11 0, L_000001d99afd08f8;  1 drivers
L_000001d99afd0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89f10_0 .net/2u *"_ivl_56", 11 0, L_000001d99afd0940;  1 drivers
v000001d99af8a370_0 .net *"_ivl_6", 0 0, L_000001d99afaf6d0;  1 drivers
L_000001d99afd0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d99af89d30_0 .net/2u *"_ivl_60", 11 0, L_000001d99afd0988;  1 drivers
L_000001d99afd09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89ab0_0 .net/2u *"_ivl_64", 11 0, L_000001d99afd09d0;  1 drivers
L_000001d99afd0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d99af895b0_0 .net/2u *"_ivl_68", 11 0, L_000001d99afd0a18;  1 drivers
L_000001d99afd0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d99af89330_0 .net/2u *"_ivl_72", 11 0, L_000001d99afd0a60;  1 drivers
v000001d99af8ac30_0 .net *"_ivl_74", 0 0, L_000001d99afaf8b0;  1 drivers
L_000001d99afd0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d99af898d0_0 .net/2u *"_ivl_76", 11 0, L_000001d99afd0aa8;  1 drivers
v000001d99af89290_0 .net *"_ivl_78", 0 0, L_000001d99afafb30;  1 drivers
v000001d99af89b50_0 .net *"_ivl_81", 0 0, L_000001d99afb5660;  1 drivers
L_000001d99afd0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89fb0_0 .net/2u *"_ivl_82", 11 0, L_000001d99afd0af0;  1 drivers
v000001d99af8aff0_0 .net *"_ivl_84", 0 0, L_000001d99afafdb0;  1 drivers
v000001d99af8a230_0 .net *"_ivl_87", 0 0, L_000001d99afb57b0;  1 drivers
L_000001d99afd0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d99af89dd0_0 .net/2u *"_ivl_88", 11 0, L_000001d99afd0b38;  1 drivers
v000001d99af88cf0_0 .net *"_ivl_9", 0 0, L_000001d99afb6070;  1 drivers
v000001d99af8ae10_0 .net *"_ivl_90", 0 0, L_000001d99afaf9f0;  1 drivers
v000001d99af8b090_0 .net *"_ivl_93", 0 0, L_000001d99afb5f20;  1 drivers
L_000001d99afd0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d99af8a410_0 .net/2u *"_ivl_94", 11 0, L_000001d99afd0b80;  1 drivers
v000001d99af8a4b0_0 .net *"_ivl_96", 0 0, L_000001d99afafd10;  1 drivers
v000001d99af8a5f0_0 .net *"_ivl_99", 0 0, L_000001d99afb5d60;  1 drivers
v000001d99af88ed0_0 .net "is_beq", 0 0, L_000001d99afb07b0;  alias, 1 drivers
v000001d99af893d0_0 .net "is_bne", 0 0, L_000001d99afafbd0;  alias, 1 drivers
v000001d99af8a730_0 .net "is_j", 0 0, L_000001d99afb14d0;  alias, 1 drivers
v000001d99af8aaf0_0 .net "is_jal", 0 0, L_000001d99afaf810;  alias, 1 drivers
v000001d99af8a7d0_0 .net "is_jr", 0 0, L_000001d99afb11b0;  alias, 1 drivers
v000001d99af8a870_0 .net "is_oper2_immed", 0 0, L_000001d99afb5580;  alias, 1 drivers
v000001d99af8a9b0_0 .net "memread", 0 0, L_000001d99afafe50;  alias, 1 drivers
v000001d99af8b1d0_0 .net "memwrite", 0 0, L_000001d99afb0030;  alias, 1 drivers
v000001d99af88a70_0 .net "regwrite", 0 0, L_000001d99afafa90;  alias, 1 drivers
L_000001d99afb0530 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0670;
L_000001d99afaf6d0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd06b8;
L_000001d99afb0fd0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0700;
L_000001d99afb0f30 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0748;
L_000001d99afb1070 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0790;
L_000001d99afaf770 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd07d8;
L_000001d99afb1110 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0820;
L_000001d99afaff90 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0868;
L_000001d99afb1570 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd08b0;
L_000001d99afb07b0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd08f8;
L_000001d99afafbd0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0940;
L_000001d99afb11b0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0988;
L_000001d99afaf810 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd09d0;
L_000001d99afb14d0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0a18;
L_000001d99afaf8b0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0a60;
L_000001d99afafb30 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0aa8;
L_000001d99afafdb0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0af0;
L_000001d99afaf9f0 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0b38;
L_000001d99afafd10 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0b80;
L_000001d99afafa90 .reduce/nor L_000001d99afb5d60;
L_000001d99afafe50 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0bc8;
L_000001d99afb0030 .cmp/eq 12, v000001d99af9de40_0, L_000001d99afd0c10;
S_000001d99af81360 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d99af7ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d99af99dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af99df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af99e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af99e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af99ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af99ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af99f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af99f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af99f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af99fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af99ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af9a028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af9a060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af9a098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af9a0d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af9a108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af9a140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af9a178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af9a1b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af9a1e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af9a220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af9a258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af9a290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af9a2c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af9a300 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af88e30_0 .var "Immed", 31 0;
v000001d99af88b10_0 .net "Inst", 31 0, v000001d99af8de30_0;  alias, 1 drivers
v000001d99af88f70_0 .net "opcode", 11 0, v000001d99af9de40_0;  alias, 1 drivers
E_000001d99af0c620 .event anyedge, v000001d99af81ee0_0, v000001d99af88b10_0;
S_000001d99af806e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d99af7ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d99af8c3f0_0 .var "Read_data1", 31 0;
v000001d99af8d6b0_0 .var "Read_data2", 31 0;
v000001d99af8d1b0_0 .net "Read_reg1", 4 0, v000001d99af9f1a0_0;  alias, 1 drivers
v000001d99af8c990_0 .net "Read_reg2", 4 0, v000001d99af9e840_0;  alias, 1 drivers
v000001d99af8c670_0 .net "Write_data", 31 0, L_000001d99afcd440;  alias, 1 drivers
v000001d99af8c2b0_0 .net "Write_en", 0 0, v000001d99afa0500_0;  alias, 1 drivers
v000001d99af8bbd0_0 .net "Write_reg", 4 0, v000001d99afa0b40_0;  alias, 1 drivers
v000001d99af8cdf0_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99af8c490_0 .var/i "i", 31 0;
v000001d99af8d750 .array "reg_file", 0 31, 31 0;
v000001d99af8d390_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
E_000001d99af0c020 .event posedge, v000001d99af88930_0;
S_000001d99af80d20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d99af806e0;
 .timescale 0 0;
v000001d99af8d070_0 .var/i "i", 31 0;
S_000001d99af814f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d99af9a340 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99af9a378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99af9a3b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99af9a3e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99af9a420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99af9a458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99af9a490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99af9a4c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99af9a500 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99af9a538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99af9a570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99af9a5a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99af9a5e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99af9a618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99af9a650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99af9a688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99af9a6c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99af9a6f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99af9a730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99af9a768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99af9a7a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99af9a7d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99af9a810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99af9a848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99af9a880 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af8de30_0 .var "ID_INST", 31 0;
v000001d99af8df70_0 .var "ID_PC", 31 0;
v000001d99af9de40_0 .var "ID_opcode", 11 0;
v000001d99af9e7a0_0 .var "ID_rd_ind", 4 0;
v000001d99af9f1a0_0 .var "ID_rs1_ind", 4 0;
v000001d99af9e840_0 .var "ID_rs2_ind", 4 0;
v000001d99af9dbc0_0 .net "IF_FLUSH", 0 0, v000001d99af89010_0;  alias, 1 drivers
v000001d99af9f420_0 .net "IF_INST", 31 0, L_000001d99afb5c10;  alias, 1 drivers
v000001d99af9d6c0_0 .net "IF_PC", 31 0, v000001d99af9dc60_0;  alias, 1 drivers
v000001d99af9f2e0_0 .net "clk", 0 0, L_000001d99afb6b60;  1 drivers
v000001d99af9df80_0 .net "if_id_Write", 0 0, v000001d99af8aa50_0;  alias, 1 drivers
v000001d99af9e0c0_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
E_000001d99af0b9a0 .event posedge, v000001d99af72220_0, v000001d99af9f2e0_0;
S_000001d99af7fd80 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d99afa0f00_0 .net "EX1_PFC", 31 0, L_000001d99afb34b0;  alias, 1 drivers
v000001d99afa0d20_0 .net "EX2_PFC", 31 0, v000001d99af84e60_0;  alias, 1 drivers
v000001d99af9fce0_0 .net "ID_PFC", 31 0, L_000001d99afb0c10;  alias, 1 drivers
v000001d99afa0a00_0 .net "PC_src", 2 0, L_000001d99afb1d90;  alias, 1 drivers
v000001d99afa2080_0 .net "PC_write", 0 0, v000001d99af89a10_0;  alias, 1 drivers
L_000001d99afd0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d99afa1720_0 .net/2u *"_ivl_0", 31 0, L_000001d99afd0088;  1 drivers
v000001d99afa0280_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99afa0aa0_0 .net "inst", 31 0, L_000001d99afb5c10;  alias, 1 drivers
v000001d99af9fa60_0 .net "inst_mem_in", 31 0, v000001d99af9dc60_0;  alias, 1 drivers
v000001d99afa1220_0 .net "pc_reg_in", 31 0, L_000001d99afb6930;  1 drivers
v000001d99afa1a40_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
L_000001d99afb0b70 .arith/sum 32, v000001d99af9dc60_0, L_000001d99afd0088;
S_000001d99af80870 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d99af7fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d99afb5c10 .functor BUFZ 32, L_000001d99afb1890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99af9d760_0 .net "Data_Out", 31 0, L_000001d99afb5c10;  alias, 1 drivers
v000001d99af9eca0 .array "InstMem", 0 1023, 31 0;
v000001d99af9efc0_0 .net *"_ivl_0", 31 0, L_000001d99afb1890;  1 drivers
v000001d99af9e520_0 .net *"_ivl_3", 9 0, L_000001d99afafef0;  1 drivers
v000001d99af9dda0_0 .net *"_ivl_4", 11 0, L_000001d99afb0170;  1 drivers
L_000001d99afd01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d99af9f740_0 .net *"_ivl_7", 1 0, L_000001d99afd01a8;  1 drivers
v000001d99af9e8e0_0 .net "addr", 31 0, v000001d99af9dc60_0;  alias, 1 drivers
v000001d99af9e5c0_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99af9d300_0 .var/i "i", 31 0;
L_000001d99afb1890 .array/port v000001d99af9eca0, L_000001d99afb0170;
L_000001d99afafef0 .part v000001d99af9dc60_0, 0, 10;
L_000001d99afb0170 .concat [ 10 2 0 0], L_000001d99afafef0, L_000001d99afd01a8;
S_000001d99af81040 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d99af7fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d99af0c360 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d99af9f240_0 .net "DataIn", 31 0, L_000001d99afb6930;  alias, 1 drivers
v000001d99af9dc60_0 .var "DataOut", 31 0;
v000001d99af9f7e0_0 .net "PC_Write", 0 0, v000001d99af89a10_0;  alias, 1 drivers
v000001d99af9eb60_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99af9f4c0_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
S_000001d99af7f740 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d99af7fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d99af0c3e0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d99aef27b0 .functor NOT 1, L_000001d99afaecd0, C4<0>, C4<0>, C4<0>;
L_000001d99aef2510 .functor NOT 1, L_000001d99afaed70, C4<0>, C4<0>, C4<0>;
L_000001d99aef2580 .functor AND 1, L_000001d99aef27b0, L_000001d99aef2510, C4<1>, C4<1>;
L_000001d99aef25f0 .functor NOT 1, L_000001d99afaee10, C4<0>, C4<0>, C4<0>;
L_000001d99ae8e800 .functor AND 1, L_000001d99aef2580, L_000001d99aef25f0, C4<1>, C4<1>;
L_000001d99ae8ef70 .functor AND 32, L_000001d99afaf4f0, L_000001d99afb0b70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99ae8f050 .functor NOT 1, L_000001d99afad510, C4<0>, C4<0>, C4<0>;
L_000001d99ae8e560 .functor NOT 1, L_000001d99afad1f0, C4<0>, C4<0>, C4<0>;
L_000001d99afb6460 .functor AND 1, L_000001d99ae8f050, L_000001d99ae8e560, C4<1>, C4<1>;
L_000001d99afb5970 .functor AND 1, L_000001d99afb6460, L_000001d99afad290, C4<1>, C4<1>;
L_000001d99afb68c0 .functor AND 32, L_000001d99afad3d0, L_000001d99afb0c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb53c0 .functor OR 32, L_000001d99ae8ef70, L_000001d99afb68c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afb6d20 .functor NOT 1, L_000001d99afad470, C4<0>, C4<0>, C4<0>;
L_000001d99afb5510 .functor AND 1, L_000001d99afb6d20, L_000001d99afad5b0, C4<1>, C4<1>;
L_000001d99afb5a50 .functor NOT 1, L_000001d99afb0ad0, C4<0>, C4<0>, C4<0>;
L_000001d99afb56d0 .functor AND 1, L_000001d99afb5510, L_000001d99afb5a50, C4<1>, C4<1>;
L_000001d99afb5890 .functor AND 32, L_000001d99afb0850, v000001d99af9dc60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6c40 .functor OR 32, L_000001d99afb53c0, L_000001d99afb5890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afb5430 .functor NOT 1, L_000001d99afb0350, C4<0>, C4<0>, C4<0>;
L_000001d99afb6bd0 .functor AND 1, L_000001d99afb5430, L_000001d99afb1e30, C4<1>, C4<1>;
L_000001d99afb60e0 .functor AND 1, L_000001d99afb6bd0, L_000001d99afb1610, C4<1>, C4<1>;
L_000001d99afb5740 .functor AND 32, L_000001d99afb0df0, L_000001d99afb34b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6a80 .functor OR 32, L_000001d99afb6c40, L_000001d99afb5740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d99afb6cb0 .functor NOT 1, L_000001d99afb16b0, C4<0>, C4<0>, C4<0>;
L_000001d99afb54a0 .functor AND 1, L_000001d99afb1250, L_000001d99afb6cb0, C4<1>, C4<1>;
L_000001d99afb59e0 .functor NOT 1, L_000001d99afb12f0, C4<0>, C4<0>, C4<0>;
L_000001d99afb6af0 .functor AND 1, L_000001d99afb54a0, L_000001d99afb59e0, C4<1>, C4<1>;
L_000001d99afb6d90 .functor AND 32, L_000001d99afb0210, v000001d99af84e60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afb6930 .functor OR 32, L_000001d99afb6a80, L_000001d99afb6d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99af9ec00_0 .net *"_ivl_1", 0 0, L_000001d99afaecd0;  1 drivers
v000001d99af9db20_0 .net *"_ivl_11", 0 0, L_000001d99afaee10;  1 drivers
v000001d99af9f560_0 .net *"_ivl_12", 0 0, L_000001d99aef25f0;  1 drivers
v000001d99af9d260_0 .net *"_ivl_14", 0 0, L_000001d99ae8e800;  1 drivers
v000001d99af9e660_0 .net *"_ivl_16", 31 0, L_000001d99afaf4f0;  1 drivers
v000001d99af9e3e0_0 .net *"_ivl_18", 31 0, L_000001d99ae8ef70;  1 drivers
v000001d99af9e480_0 .net *"_ivl_2", 0 0, L_000001d99aef27b0;  1 drivers
v000001d99af9ef20_0 .net *"_ivl_21", 0 0, L_000001d99afad510;  1 drivers
v000001d99af9e2a0_0 .net *"_ivl_22", 0 0, L_000001d99ae8f050;  1 drivers
v000001d99af9da80_0 .net *"_ivl_25", 0 0, L_000001d99afad1f0;  1 drivers
v000001d99af9e020_0 .net *"_ivl_26", 0 0, L_000001d99ae8e560;  1 drivers
v000001d99af9e700_0 .net *"_ivl_28", 0 0, L_000001d99afb6460;  1 drivers
v000001d99af9d3a0_0 .net *"_ivl_31", 0 0, L_000001d99afad290;  1 drivers
v000001d99af9e980_0 .net *"_ivl_32", 0 0, L_000001d99afb5970;  1 drivers
v000001d99af9f060_0 .net *"_ivl_34", 31 0, L_000001d99afad3d0;  1 drivers
v000001d99af9f880_0 .net *"_ivl_36", 31 0, L_000001d99afb68c0;  1 drivers
v000001d99af9d440_0 .net *"_ivl_38", 31 0, L_000001d99afb53c0;  1 drivers
v000001d99af9d4e0_0 .net *"_ivl_41", 0 0, L_000001d99afad470;  1 drivers
v000001d99af9ea20_0 .net *"_ivl_42", 0 0, L_000001d99afb6d20;  1 drivers
v000001d99af9f100_0 .net *"_ivl_45", 0 0, L_000001d99afad5b0;  1 drivers
v000001d99af9d120_0 .net *"_ivl_46", 0 0, L_000001d99afb5510;  1 drivers
v000001d99af9d580_0 .net *"_ivl_49", 0 0, L_000001d99afb0ad0;  1 drivers
v000001d99af9ed40_0 .net *"_ivl_5", 0 0, L_000001d99afaed70;  1 drivers
v000001d99af9e340_0 .net *"_ivl_50", 0 0, L_000001d99afb5a50;  1 drivers
v000001d99af9f6a0_0 .net *"_ivl_52", 0 0, L_000001d99afb56d0;  1 drivers
v000001d99af9dee0_0 .net *"_ivl_54", 31 0, L_000001d99afb0850;  1 drivers
v000001d99af9d800_0 .net *"_ivl_56", 31 0, L_000001d99afb5890;  1 drivers
v000001d99af9d620_0 .net *"_ivl_58", 31 0, L_000001d99afb6c40;  1 drivers
v000001d99af9e200_0 .net *"_ivl_6", 0 0, L_000001d99aef2510;  1 drivers
v000001d99af9e160_0 .net *"_ivl_61", 0 0, L_000001d99afb0350;  1 drivers
v000001d99af9eac0_0 .net *"_ivl_62", 0 0, L_000001d99afb5430;  1 drivers
v000001d99af9f380_0 .net *"_ivl_65", 0 0, L_000001d99afb1e30;  1 drivers
v000001d99af9f600_0 .net *"_ivl_66", 0 0, L_000001d99afb6bd0;  1 drivers
v000001d99af9d1c0_0 .net *"_ivl_69", 0 0, L_000001d99afb1610;  1 drivers
v000001d99af9d8a0_0 .net *"_ivl_70", 0 0, L_000001d99afb60e0;  1 drivers
v000001d99af9d940_0 .net *"_ivl_72", 31 0, L_000001d99afb0df0;  1 drivers
v000001d99af9d9e0_0 .net *"_ivl_74", 31 0, L_000001d99afb5740;  1 drivers
v000001d99af9ede0_0 .net *"_ivl_76", 31 0, L_000001d99afb6a80;  1 drivers
v000001d99af9ee80_0 .net *"_ivl_79", 0 0, L_000001d99afb1250;  1 drivers
v000001d99afa0140_0 .net *"_ivl_8", 0 0, L_000001d99aef2580;  1 drivers
v000001d99afa0c80_0 .net *"_ivl_81", 0 0, L_000001d99afb16b0;  1 drivers
v000001d99afa0dc0_0 .net *"_ivl_82", 0 0, L_000001d99afb6cb0;  1 drivers
v000001d99afa0e60_0 .net *"_ivl_84", 0 0, L_000001d99afb54a0;  1 drivers
v000001d99afa1900_0 .net *"_ivl_87", 0 0, L_000001d99afb12f0;  1 drivers
v000001d99af9f920_0 .net *"_ivl_88", 0 0, L_000001d99afb59e0;  1 drivers
v000001d99afa1ea0_0 .net *"_ivl_90", 0 0, L_000001d99afb6af0;  1 drivers
v000001d99afa0820_0 .net *"_ivl_92", 31 0, L_000001d99afb0210;  1 drivers
v000001d99afa0000_0 .net *"_ivl_94", 31 0, L_000001d99afb6d90;  1 drivers
v000001d99afa0640_0 .net "ina", 31 0, L_000001d99afb0b70;  1 drivers
v000001d99afa0fa0_0 .net "inb", 31 0, L_000001d99afb0c10;  alias, 1 drivers
v000001d99afa19a0_0 .net "inc", 31 0, v000001d99af9dc60_0;  alias, 1 drivers
v000001d99afa1040_0 .net "ind", 31 0, L_000001d99afb34b0;  alias, 1 drivers
v000001d99afa10e0_0 .net "ine", 31 0, v000001d99af84e60_0;  alias, 1 drivers
L_000001d99afd00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afa0460_0 .net "inf", 31 0, L_000001d99afd00d0;  1 drivers
L_000001d99afd0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afa1f40_0 .net "ing", 31 0, L_000001d99afd0118;  1 drivers
L_000001d99afd0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d99afa0be0_0 .net "inh", 31 0, L_000001d99afd0160;  1 drivers
v000001d99afa1fe0_0 .net "out", 31 0, L_000001d99afb6930;  alias, 1 drivers
v000001d99afa08c0_0 .net "sel", 2 0, L_000001d99afb1d90;  alias, 1 drivers
L_000001d99afaecd0 .part L_000001d99afb1d90, 2, 1;
L_000001d99afaed70 .part L_000001d99afb1d90, 1, 1;
L_000001d99afaee10 .part L_000001d99afb1d90, 0, 1;
LS_000001d99afaf4f0_0_0 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_4 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_8 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_12 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_16 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_20 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_24 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_0_28 .concat [ 1 1 1 1], L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800, L_000001d99ae8e800;
LS_000001d99afaf4f0_1_0 .concat [ 4 4 4 4], LS_000001d99afaf4f0_0_0, LS_000001d99afaf4f0_0_4, LS_000001d99afaf4f0_0_8, LS_000001d99afaf4f0_0_12;
LS_000001d99afaf4f0_1_4 .concat [ 4 4 4 4], LS_000001d99afaf4f0_0_16, LS_000001d99afaf4f0_0_20, LS_000001d99afaf4f0_0_24, LS_000001d99afaf4f0_0_28;
L_000001d99afaf4f0 .concat [ 16 16 0 0], LS_000001d99afaf4f0_1_0, LS_000001d99afaf4f0_1_4;
L_000001d99afad510 .part L_000001d99afb1d90, 2, 1;
L_000001d99afad1f0 .part L_000001d99afb1d90, 1, 1;
L_000001d99afad290 .part L_000001d99afb1d90, 0, 1;
LS_000001d99afad3d0_0_0 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_4 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_8 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_12 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_16 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_20 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_24 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_0_28 .concat [ 1 1 1 1], L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970, L_000001d99afb5970;
LS_000001d99afad3d0_1_0 .concat [ 4 4 4 4], LS_000001d99afad3d0_0_0, LS_000001d99afad3d0_0_4, LS_000001d99afad3d0_0_8, LS_000001d99afad3d0_0_12;
LS_000001d99afad3d0_1_4 .concat [ 4 4 4 4], LS_000001d99afad3d0_0_16, LS_000001d99afad3d0_0_20, LS_000001d99afad3d0_0_24, LS_000001d99afad3d0_0_28;
L_000001d99afad3d0 .concat [ 16 16 0 0], LS_000001d99afad3d0_1_0, LS_000001d99afad3d0_1_4;
L_000001d99afad470 .part L_000001d99afb1d90, 2, 1;
L_000001d99afad5b0 .part L_000001d99afb1d90, 1, 1;
L_000001d99afb0ad0 .part L_000001d99afb1d90, 0, 1;
LS_000001d99afb0850_0_0 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_4 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_8 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_12 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_16 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_20 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_24 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_0_28 .concat [ 1 1 1 1], L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0, L_000001d99afb56d0;
LS_000001d99afb0850_1_0 .concat [ 4 4 4 4], LS_000001d99afb0850_0_0, LS_000001d99afb0850_0_4, LS_000001d99afb0850_0_8, LS_000001d99afb0850_0_12;
LS_000001d99afb0850_1_4 .concat [ 4 4 4 4], LS_000001d99afb0850_0_16, LS_000001d99afb0850_0_20, LS_000001d99afb0850_0_24, LS_000001d99afb0850_0_28;
L_000001d99afb0850 .concat [ 16 16 0 0], LS_000001d99afb0850_1_0, LS_000001d99afb0850_1_4;
L_000001d99afb0350 .part L_000001d99afb1d90, 2, 1;
L_000001d99afb1e30 .part L_000001d99afb1d90, 1, 1;
L_000001d99afb1610 .part L_000001d99afb1d90, 0, 1;
LS_000001d99afb0df0_0_0 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_4 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_8 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_12 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_16 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_20 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_24 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_0_28 .concat [ 1 1 1 1], L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0, L_000001d99afb60e0;
LS_000001d99afb0df0_1_0 .concat [ 4 4 4 4], LS_000001d99afb0df0_0_0, LS_000001d99afb0df0_0_4, LS_000001d99afb0df0_0_8, LS_000001d99afb0df0_0_12;
LS_000001d99afb0df0_1_4 .concat [ 4 4 4 4], LS_000001d99afb0df0_0_16, LS_000001d99afb0df0_0_20, LS_000001d99afb0df0_0_24, LS_000001d99afb0df0_0_28;
L_000001d99afb0df0 .concat [ 16 16 0 0], LS_000001d99afb0df0_1_0, LS_000001d99afb0df0_1_4;
L_000001d99afb1250 .part L_000001d99afb1d90, 2, 1;
L_000001d99afb16b0 .part L_000001d99afb1d90, 1, 1;
L_000001d99afb12f0 .part L_000001d99afb1d90, 0, 1;
LS_000001d99afb0210_0_0 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_4 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_8 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_12 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_16 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_20 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_24 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_0_28 .concat [ 1 1 1 1], L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0, L_000001d99afb6af0;
LS_000001d99afb0210_1_0 .concat [ 4 4 4 4], LS_000001d99afb0210_0_0, LS_000001d99afb0210_0_4, LS_000001d99afb0210_0_8, LS_000001d99afb0210_0_12;
LS_000001d99afb0210_1_4 .concat [ 4 4 4 4], LS_000001d99afb0210_0_16, LS_000001d99afb0210_0_20, LS_000001d99afb0210_0_24, LS_000001d99afb0210_0_28;
L_000001d99afb0210 .concat [ 16 16 0 0], LS_000001d99afb0210_1_0, LS_000001d99afb0210_1_4;
S_000001d99af80a00 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d99afa1680_0 .net "Write_Data", 31 0, v000001d99af72b80_0;  alias, 1 drivers
v000001d99afa12c0_0 .net "addr", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99afa1360_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99afa0320_0 .net "mem_out", 31 0, v000001d99afa1180_0;  alias, 1 drivers
v000001d99af9ff60_0 .net "mem_read", 0 0, v000001d99af745c0_0;  alias, 1 drivers
v000001d99afa1400_0 .net "mem_write", 0 0, v000001d99af739e0_0;  alias, 1 drivers
S_000001d99af7f8d0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d99af80a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d99afa1e00 .array "DataMem", 1023 0, 31 0;
v000001d99afa03c0_0 .net "Data_In", 31 0, v000001d99af72b80_0;  alias, 1 drivers
v000001d99afa1180_0 .var "Data_Out", 31 0;
v000001d99afa06e0_0 .net "Write_en", 0 0, v000001d99af739e0_0;  alias, 1 drivers
v000001d99afa0780_0 .net "addr", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99afa1c20_0 .net "clk", 0 0, L_000001d99aef22e0;  alias, 1 drivers
v000001d99afa01e0_0 .var/i "i", 31 0;
S_000001d99af7fa60 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d99afa48e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d99afa4918 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d99afa4950 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d99afa4988 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d99afa49c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d99afa49f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d99afa4a30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d99afa4a68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d99afa4aa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d99afa4ad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d99afa4b10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d99afa4b48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d99afa4b80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d99afa4bb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d99afa4bf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d99afa4c28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d99afa4c60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d99afa4c98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d99afa4cd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d99afa4d08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d99afa4d40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d99afa4d78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d99afa4db0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d99afa4de8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d99afa4e20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d99af9f9c0_0 .net "MEM_ALU_OUT", 31 0, v000001d99af72180_0;  alias, 1 drivers
v000001d99afa05a0_0 .net "MEM_Data_mem_out", 31 0, v000001d99afa1180_0;  alias, 1 drivers
v000001d99afa14a0_0 .net "MEM_memread", 0 0, v000001d99af745c0_0;  alias, 1 drivers
v000001d99afa1cc0_0 .net "MEM_opcode", 11 0, v000001d99af72ae0_0;  alias, 1 drivers
v000001d99afa1540_0 .net "MEM_rd_ind", 4 0, v000001d99af724a0_0;  alias, 1 drivers
v000001d99afa15e0_0 .net "MEM_rd_indzero", 0 0, v000001d99af72c20_0;  alias, 1 drivers
v000001d99afa17c0_0 .net "MEM_regwrite", 0 0, v000001d99af72540_0;  alias, 1 drivers
v000001d99afa1860_0 .var "WB_ALU_OUT", 31 0;
v000001d99afa1ae0_0 .var "WB_Data_mem_out", 31 0;
v000001d99afa0960_0 .var "WB_memread", 0 0;
v000001d99afa0b40_0 .var "WB_rd_ind", 4 0;
v000001d99afa1b80_0 .var "WB_rd_indzero", 0 0;
v000001d99afa0500_0 .var "WB_regwrite", 0 0;
v000001d99afa1d60_0 .net "clk", 0 0, L_000001d99afcd280;  1 drivers
v000001d99af9fb00_0 .var "hlt", 0 0;
v000001d99af9fba0_0 .net "rst", 0 0, v000001d99afae9b0_0;  alias, 1 drivers
E_000001d99af0c720 .event posedge, v000001d99af72220_0, v000001d99afa1d60_0;
S_000001d99af7fbf0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001d99accd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d99afcd2f0 .functor AND 32, v000001d99afa1ae0_0, L_000001d99b021250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcd1a0 .functor NOT 1, v000001d99afa0960_0, C4<0>, C4<0>, C4<0>;
L_000001d99afcd3d0 .functor AND 32, v000001d99afa1860_0, L_000001d99b0220b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d99afcd440 .functor OR 32, L_000001d99afcd2f0, L_000001d99afcd3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d99af9fc40_0 .net "Write_Data_RegFile", 31 0, L_000001d99afcd440;  alias, 1 drivers
v000001d99af9fd80_0 .net *"_ivl_0", 31 0, L_000001d99b021250;  1 drivers
v000001d99afa00a0_0 .net *"_ivl_2", 31 0, L_000001d99afcd2f0;  1 drivers
v000001d99af9fe20_0 .net *"_ivl_4", 0 0, L_000001d99afcd1a0;  1 drivers
v000001d99af9fec0_0 .net *"_ivl_6", 31 0, L_000001d99b0220b0;  1 drivers
v000001d99afa2300_0 .net *"_ivl_8", 31 0, L_000001d99afcd3d0;  1 drivers
v000001d99afa23a0_0 .net "alu_out", 31 0, v000001d99afa1860_0;  alias, 1 drivers
v000001d99afa24e0_0 .net "mem_out", 31 0, v000001d99afa1ae0_0;  alias, 1 drivers
v000001d99afa2580_0 .net "mem_read", 0 0, v000001d99afa0960_0;  alias, 1 drivers
LS_000001d99b021250_0_0 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_4 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_8 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_12 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_16 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_20 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_24 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_0_28 .concat [ 1 1 1 1], v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0, v000001d99afa0960_0;
LS_000001d99b021250_1_0 .concat [ 4 4 4 4], LS_000001d99b021250_0_0, LS_000001d99b021250_0_4, LS_000001d99b021250_0_8, LS_000001d99b021250_0_12;
LS_000001d99b021250_1_4 .concat [ 4 4 4 4], LS_000001d99b021250_0_16, LS_000001d99b021250_0_20, LS_000001d99b021250_0_24, LS_000001d99b021250_0_28;
L_000001d99b021250 .concat [ 16 16 0 0], LS_000001d99b021250_1_0, LS_000001d99b021250_1_4;
LS_000001d99b0220b0_0_0 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_4 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_8 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_12 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_16 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_20 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_24 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_0_28 .concat [ 1 1 1 1], L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0, L_000001d99afcd1a0;
LS_000001d99b0220b0_1_0 .concat [ 4 4 4 4], LS_000001d99b0220b0_0_0, LS_000001d99b0220b0_0_4, LS_000001d99b0220b0_0_8, LS_000001d99b0220b0_0_12;
LS_000001d99b0220b0_1_4 .concat [ 4 4 4 4], LS_000001d99b0220b0_0_16, LS_000001d99b0220b0_0_20, LS_000001d99b0220b0_0_24, LS_000001d99b0220b0_0_28;
L_000001d99b0220b0 .concat [ 16 16 0 0], LS_000001d99b0220b0_1_0, LS_000001d99b0220b0_1_4;
    .scope S_000001d99af81040;
T_0 ;
    %wait E_000001d99af0c6e0;
    %load/vec4 v000001d99af9f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d99af9dc60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d99af9f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d99af9f240_0;
    %assign/vec4 v000001d99af9dc60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d99af80870;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d99af9d300_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d99af9d300_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d99af9d300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %load/vec4 v000001d99af9d300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d99af9d300_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af9eca0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d99af814f0;
T_2 ;
    %wait E_000001d99af0b9a0;
    %load/vec4 v000001d99af9e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d99af8df70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af8de30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af9e7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af9e840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af9f1a0_0, 0;
    %assign/vec4 v000001d99af9de40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d99af9df80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d99af9dbc0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d99af8df70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af8de30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af9e7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af9e840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af9f1a0_0, 0;
    %assign/vec4 v000001d99af9de40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d99af9df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d99af9f420_0;
    %assign/vec4 v000001d99af8de30_0, 0;
    %load/vec4 v000001d99af9d6c0_0;
    %assign/vec4 v000001d99af8df70_0, 0;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d99af9e840_0, 0;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d99af9de40_0, 4, 5;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d99af9de40_0, 4, 5;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d99af9f420_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d99af9f1a0_0, 0;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d99af9e7a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d99af9e7a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d99af9f420_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d99af9e7a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d99af806e0;
T_3 ;
    %wait E_000001d99af0c6e0;
    %load/vec4 v000001d99af8d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d99af8c490_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d99af8c490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d99af8c490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af8d750, 0, 4;
    %load/vec4 v000001d99af8c490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d99af8c490_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d99af8bbd0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d99af8c2b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d99af8c670_0;
    %load/vec4 v000001d99af8bbd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af8d750, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99af8d750, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d99af806e0;
T_4 ;
    %wait E_000001d99af0c020;
    %load/vec4 v000001d99af8bbd0_0;
    %load/vec4 v000001d99af8d1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d99af8bbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d99af8c2b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d99af8c670_0;
    %assign/vec4 v000001d99af8c3f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d99af8d1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d99af8d750, 4;
    %assign/vec4 v000001d99af8c3f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d99af806e0;
T_5 ;
    %wait E_000001d99af0c020;
    %load/vec4 v000001d99af8bbd0_0;
    %load/vec4 v000001d99af8c990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d99af8bbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d99af8c2b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d99af8c670_0;
    %assign/vec4 v000001d99af8d6b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d99af8c990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d99af8d750, 4;
    %assign/vec4 v000001d99af8d6b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d99af806e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d99af80d20;
    %jmp t_0;
    .scope S_000001d99af80d20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d99af8d070_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d99af8d070_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d99af8d070_0;
    %ix/getv/s 4, v000001d99af8d070_0;
    %load/vec4a v000001d99af8d750, 4;
    %ix/getv/s 4, v000001d99af8d070_0;
    %load/vec4a v000001d99af8d750, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d99af8d070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d99af8d070_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d99af806e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d99af81360;
T_7 ;
    %wait E_000001d99af0c620;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d99af88e30_0, 0, 32;
    %load/vec4 v000001d99af88f70_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d99af88f70_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d99af88b10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d99af88e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d99af88f70_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d99af88f70_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d99af88f70_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d99af88b10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d99af88e30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d99af88b10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d99af88b10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d99af88e30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d99af80230;
T_8 ;
    %wait E_000001d99af0c6e0;
    %load/vec4 v000001d99af87710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d99af87210_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d99af87210_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d99af87c10_0;
    %load/vec4 v000001d99af88430_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d99af87c10_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d99af80230;
T_9 ;
    %wait E_000001d99af0c6e0;
    %load/vec4 v000001d99af87710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af87670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d99af87030_0;
    %assign/vec4 v000001d99af87670_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d99af811d0;
T_10 ;
    %wait E_000001d99af0c1a0;
    %load/vec4 v000001d99af8a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af89a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af8aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af89010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af88070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d99af87b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d99af86590_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d99af88250_0;
    %load/vec4 v000001d99af87df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d99af882f0_0;
    %load/vec4 v000001d99af87df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d99af87e90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d99af87f30_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d99af88250_0;
    %load/vec4 v000001d99af86630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d99af882f0_0;
    %load/vec4 v000001d99af86630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af89a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af8aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af89010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af87fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af88070_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d99af881b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af89a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af8aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af89010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af87fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af88070_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af89a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d99af8aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af89010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af87fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af88070_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d99af80b90;
T_11 ;
    %wait E_000001d99af0bee0;
    %load/vec4 v000001d99af81800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d99af83b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af82de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af837e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af82c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af81d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af82ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af81e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af82b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af823e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af83380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af82020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af83240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af82d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af83ba0_0, 0;
    %assign/vec4 v000001d99af81940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d99af82e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d99af81ee0_0;
    %assign/vec4 v000001d99af81940_0, 0;
    %load/vec4 v000001d99af82a20_0;
    %assign/vec4 v000001d99af83ba0_0, 0;
    %load/vec4 v000001d99af83d80_0;
    %assign/vec4 v000001d99af82d40_0, 0;
    %load/vec4 v000001d99af83740_0;
    %assign/vec4 v000001d99af83240_0, 0;
    %load/vec4 v000001d99af832e0_0;
    %assign/vec4 v000001d99af82020_0, 0;
    %load/vec4 v000001d99af82980_0;
    %assign/vec4 v000001d99af83380_0, 0;
    %load/vec4 v000001d99af83880_0;
    %assign/vec4 v000001d99af823e0_0, 0;
    %load/vec4 v000001d99af828e0_0;
    %assign/vec4 v000001d99af82b60_0, 0;
    %load/vec4 v000001d99af83920_0;
    %assign/vec4 v000001d99af81e40_0, 0;
    %load/vec4 v000001d99af825c0_0;
    %assign/vec4 v000001d99af82ac0_0, 0;
    %load/vec4 v000001d99af836a0_0;
    %assign/vec4 v000001d99af81d00_0, 0;
    %load/vec4 v000001d99af82660_0;
    %assign/vec4 v000001d99af82c00_0, 0;
    %load/vec4 v000001d99af82520_0;
    %assign/vec4 v000001d99af83ce0_0, 0;
    %load/vec4 v000001d99af83420_0;
    %assign/vec4 v000001d99af837e0_0, 0;
    %load/vec4 v000001d99af83e20_0;
    %assign/vec4 v000001d99af83ec0_0, 0;
    %load/vec4 v000001d99af82480_0;
    %assign/vec4 v000001d99af83560_0, 0;
    %load/vec4 v000001d99af83600_0;
    %assign/vec4 v000001d99af83a60_0, 0;
    %load/vec4 v000001d99af83c40_0;
    %assign/vec4 v000001d99af82de0_0, 0;
    %load/vec4 v000001d99af81a80_0;
    %assign/vec4 v000001d99af83b00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d99af83b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af82de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af837e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af83ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af82c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af81d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af82ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af81e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af82b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af823e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af83380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af82020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af83240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af82d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af83ba0_0, 0;
    %assign/vec4 v000001d99af81940_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d99af803c0;
T_12 ;
    %wait E_000001d99af0c2a0;
    %load/vec4 v000001d99af86bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d99af854a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84e60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af85220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af848c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af852c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af850e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af85040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af845a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af840a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af85400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af843c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af84320_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d99af85360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84c80_0, 0;
    %assign/vec4 v000001d99af84000_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d99af86450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d99af819e0_0;
    %assign/vec4 v000001d99af84000_0, 0;
    %load/vec4 v000001d99af81b20_0;
    %assign/vec4 v000001d99af84c80_0, 0;
    %load/vec4 v000001d99af846e0_0;
    %assign/vec4 v000001d99af85360_0, 0;
    %load/vec4 v000001d99af84780_0;
    %assign/vec4 v000001d99af84320_0, 0;
    %load/vec4 v000001d99af855e0_0;
    %assign/vec4 v000001d99af843c0_0, 0;
    %load/vec4 v000001d99af84b40_0;
    %assign/vec4 v000001d99af85400_0, 0;
    %load/vec4 v000001d99af81bc0_0;
    %assign/vec4 v000001d99af840a0_0, 0;
    %load/vec4 v000001d99af84aa0_0;
    %assign/vec4 v000001d99af84280_0, 0;
    %load/vec4 v000001d99af84be0_0;
    %assign/vec4 v000001d99af845a0_0, 0;
    %load/vec4 v000001d99af84dc0_0;
    %assign/vec4 v000001d99af84140_0, 0;
    %load/vec4 v000001d99af84d20_0;
    %assign/vec4 v000001d99af85040_0, 0;
    %load/vec4 v000001d99af84a00_0;
    %assign/vec4 v000001d99af84460_0, 0;
    %load/vec4 v000001d99af84500_0;
    %assign/vec4 v000001d99af850e0_0, 0;
    %load/vec4 v000001d99af84960_0;
    %assign/vec4 v000001d99af852c0_0, 0;
    %load/vec4 v000001d99af84640_0;
    %assign/vec4 v000001d99af84fa0_0, 0;
    %load/vec4 v000001d99af841e0_0;
    %assign/vec4 v000001d99af84820_0, 0;
    %load/vec4 v000001d99af85180_0;
    %assign/vec4 v000001d99af848c0_0, 0;
    %load/vec4 v000001d99af83f60_0;
    %assign/vec4 v000001d99af85220_0, 0;
    %load/vec4 v000001d99af81f80_0;
    %assign/vec4 v000001d99af84f00_0, 0;
    %load/vec4 v000001d99af81c60_0;
    %assign/vec4 v000001d99af84e60_0, 0;
    %load/vec4 v000001d99af85540_0;
    %assign/vec4 v000001d99af854a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d99af854a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84e60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af85220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af848c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af852c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af850e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af85040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af84140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af845a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af840a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af85400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af843c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af84320_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d99af85360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af84c80_0, 0;
    %assign/vec4 v000001d99af84000_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d99ad383a0;
T_13 ;
    %wait E_000001d99af0aba0;
    %load/vec4 v000001d99af76eb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d99af76e10_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d99ad38210;
T_14 ;
    %wait E_000001d99af0ada0;
    %load/vec4 v000001d99af76d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d99af75f10_0;
    %pad/u 33;
    %load/vec4 v000001d99af75fb0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d99af76370_0, 0;
    %assign/vec4 v000001d99af76190_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d99af75f10_0;
    %pad/u 33;
    %load/vec4 v000001d99af75fb0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d99af76370_0, 0;
    %assign/vec4 v000001d99af76190_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d99af75f10_0;
    %pad/u 33;
    %load/vec4 v000001d99af75fb0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d99af76370_0, 0;
    %assign/vec4 v000001d99af76190_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d99af75f10_0;
    %pad/u 33;
    %load/vec4 v000001d99af75fb0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d99af76370_0, 0;
    %assign/vec4 v000001d99af76190_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d99af75f10_0;
    %pad/u 33;
    %load/vec4 v000001d99af75fb0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d99af76370_0, 0;
    %assign/vec4 v000001d99af76190_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d99af75f10_0;
    %pad/u 33;
    %load/vec4 v000001d99af75fb0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d99af76370_0, 0;
    %assign/vec4 v000001d99af76190_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d99af75fb0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d99af76190_0;
    %load/vec4 v000001d99af75fb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d99af75f10_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d99af75fb0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d99af75fb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d99af76190_0, 0;
    %load/vec4 v000001d99af75f10_0;
    %ix/getv 4, v000001d99af75fb0_0;
    %shiftl 4;
    %assign/vec4 v000001d99af76370_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d99af75fb0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d99af76190_0;
    %load/vec4 v000001d99af75fb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d99af75f10_0;
    %load/vec4 v000001d99af75fb0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d99af75fb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d99af76190_0, 0;
    %load/vec4 v000001d99af75f10_0;
    %ix/getv 4, v000001d99af75fb0_0;
    %shiftr 4;
    %assign/vec4 v000001d99af76370_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af76190_0, 0;
    %load/vec4 v000001d99af75f10_0;
    %load/vec4 v000001d99af75fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d99af76370_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d99af76190_0, 0;
    %load/vec4 v000001d99af75fb0_0;
    %load/vec4 v000001d99af75f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d99af76370_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d99ad39ab0;
T_15 ;
    %wait E_000001d99af0b220;
    %load/vec4 v000001d99af72220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d99af72c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af72540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af739e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af745c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d99af72ae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99af724a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99af72b80_0, 0;
    %assign/vec4 v000001d99af72180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d99ae97230_0;
    %assign/vec4 v000001d99af72180_0, 0;
    %load/vec4 v000001d99af73120_0;
    %assign/vec4 v000001d99af72b80_0, 0;
    %load/vec4 v000001d99af72e00_0;
    %assign/vec4 v000001d99af724a0_0, 0;
    %load/vec4 v000001d99ae7e160_0;
    %assign/vec4 v000001d99af72ae0_0, 0;
    %load/vec4 v000001d99ae972d0_0;
    %assign/vec4 v000001d99af745c0_0, 0;
    %load/vec4 v000001d99ae7f060_0;
    %assign/vec4 v000001d99af739e0_0, 0;
    %load/vec4 v000001d99af72040_0;
    %assign/vec4 v000001d99af72540_0, 0;
    %load/vec4 v000001d99af734e0_0;
    %assign/vec4 v000001d99af72c20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d99af7f8d0;
T_16 ;
    %wait E_000001d99af0c020;
    %load/vec4 v000001d99afa06e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d99afa03c0_0;
    %load/vec4 v000001d99afa0780_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99afa1e00, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d99af7f8d0;
T_17 ;
    %wait E_000001d99af0c020;
    %load/vec4 v000001d99afa0780_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d99afa1e00, 4;
    %assign/vec4 v000001d99afa1180_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d99af7f8d0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d99afa01e0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d99afa01e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d99afa01e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d99afa1e00, 0, 4;
    %load/vec4 v000001d99afa01e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d99afa01e0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d99af7f8d0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d99afa01e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d99afa01e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d99afa01e0_0;
    %load/vec4a v000001d99afa1e00, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d99afa01e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d99afa01e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d99afa01e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d99af7fa60;
T_20 ;
    %wait E_000001d99af0c720;
    %load/vec4 v000001d99af9fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d99afa1b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99af9fb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99afa0500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d99afa0960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d99afa0b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d99afa1ae0_0, 0;
    %assign/vec4 v000001d99afa1860_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d99af9f9c0_0;
    %assign/vec4 v000001d99afa1860_0, 0;
    %load/vec4 v000001d99afa05a0_0;
    %assign/vec4 v000001d99afa1ae0_0, 0;
    %load/vec4 v000001d99afa14a0_0;
    %assign/vec4 v000001d99afa0960_0, 0;
    %load/vec4 v000001d99afa1540_0;
    %assign/vec4 v000001d99afa0b40_0, 0;
    %load/vec4 v000001d99afa17c0_0;
    %assign/vec4 v000001d99afa0500_0, 0;
    %load/vec4 v000001d99afa15e0_0;
    %assign/vec4 v000001d99afa1b80_0, 0;
    %load/vec4 v000001d99afa1cc0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d99af9fb00_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d99accd800;
T_21 ;
    %wait E_000001d99af0b820;
    %load/vec4 v000001d99afae870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d99afaeff0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d99afaeff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d99afaeff0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d99ad49f60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d99afae050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d99afae9b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d99ad49f60;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d99afae050_0;
    %inv;
    %assign/vec4 v000001d99afae050_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d99ad49f60;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d99afae9b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d99afae9b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d99afadfb0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
