-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    ss@DESKTOP-UB05SU4                                  
-- Generated date:                  Tue Apr 09 16:01:41 +0430 2019                      

Solution Settings: Adding.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/ESL.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Adding/core                       16      23         24            0  0          
    Design Total:                      16      23         24            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(DSP_block_9-bit_elems) Area(LUTs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- --------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-II-6_beh_psr]                                                                                
    mgc_add(10,0,9,0,11)                       11.279                       0.000     11.279 1.535          2           1 
    mgc_add(4,0,2,1,4)                          5.000                       0.000      5.000 1.161          1           1 
    mgc_add(5,0,4,0,5)                          6.328                       0.000      6.328 1.194          1           1 
    mgc_add(63,0,10,0,63)                      63.975                       0.000     63.975 5.386          1           1 
    mgc_add(8,0,7,0,9)                          9.298                       0.000      9.298 1.396          0           1 
    mgc_add(8,0,8,0,9)                          9.294                       0.000      9.294 1.387          1           1 
    mgc_add(9,0,8,0,10)                        10.289                       0.000     10.289 1.465          1           0 
    mgc_add(9,0,8,0,9)                         10.289                       0.000     10.289 1.465          0           1 
    mgc_and(4,2)                                2.919                       0.000      2.919 0.409          0           1 
    mgc_mul(16,0,64,0,64)                    1330.285                       8.000     10.285 8.245          1           1 
    mgc_mux(16,1,2)                            14.711                       0.000     14.711 0.947          0           1 
    mgc_mux(4,1,2)                              3.678                       0.000      3.678 0.947          0           1 
    mgc_mux(64,1,2)                            58.843                       0.000     58.843 0.947          0           3 
    mgc_mux(8,1,2)                              7.355                       0.000      7.355 0.947          0           5 
    mgc_not(1)                                  0.000                       0.000      0.000 0.000          0           3 
    mgc_or(1,2)                                 0.730                       0.000      0.730 0.398          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(63,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(64,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           2 
    mgc_reg_pos(8,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                                     
    mgc_in_wire(1,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(2,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(3,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(4,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(5,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,64)                        0.000                       0.000      0.000 0.000          1           1 
                                                                                                                          
    TOTAL AREA (After Assignment):           1681.821                       8.000    362.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1447.7          2983.0          1681.8        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1447.7 (100%)   2983.0 (100%)   1681.8 (100%) 
      MUX:                 0.0           201.8   (7%)    231.7  (14%) 
      FUNC:             1447.7 (100%)   2776.0  (93%)   1445.7  (86%) 
      LOGIC:               0.0             5.1   (0%)      4.4   (0%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                  Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------- ---------- -------------- ----------- -----------------------------------------------------
    Temp2#6.sva#1                     64                            Temp2#6.sva#1                                         
    Temp:rsc:mgc_out_stdreg.d         64                            Temp:rsc:mgc_out_stdreg.d                             
    in:acc.itm                        63                            in:acc.itm                                            
    out:mul#1.itm                     16                            out:mul#1.itm                                         
    A#1.sva                            8                            A#1.sva                                               
    B#1.sva                            8                            B#1.sva                                               
    C#1.sva                            8                            C#1.sva                                               
    D#1.sva                            8                            D#1.sva                                               
    E#1.sva                            8                            E#1.sva                                               
    out:i#1.reg                        4                            out:i#1.sva                                           
                                                                    out:i#1.sva#1                                         
    out:slc.itm                        1                            out:slc.itm                                           
                                                                                                                          
    Total:                           252              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  10.138505
      Slack:      9.861495
      
      Path                                                                    Startpoint                       Endpoint                                   Delay   Slack   
      ----------------------------------------------------------------------- -------------------------------- ------------------------------------------ ------- -------
      1                                                                       Adding:core/reg(out:mul#1.itm)   Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(out:mul#1.itm)                                        mgc_reg_pos_16_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/out:mul#1.itm                                                                                                                         0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux#1                                                     mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux#1.itm                                                                                                                             0.0000  10.1385 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      2                                                                       Adding:core/reg(out:mul#1.itm)   Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(out:mul#1.itm)                                        mgc_reg_pos_16_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/out:mul#1.itm                                                                                                                         0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      3                                                                       Adding:core/Adding:core:fsm:inst Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                      Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                            0.0000  0.0000  
        Adding:core/slc(fsm_output)#9                                                                                                                     0.0000  0.0000  
        Adding:core/slc(fsm_output)#9.itm                                                                                                                 0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      4                                                                       Adding:core/reg(in:acc.itm)      Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(in:acc.itm)                                           mgc_reg_pos_63_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/in:acc.itm                                                                                                                            0.0000  0.0000  
        Adding:core/in:conc                                                                                                                               0.0000  0.0000  
        Adding:core/in:conc.itm                                                                                                                           0.0000  0.0000  
        Adding:core/mux#8                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#8.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      5                                                                       Adding:core/reg(E#1.sva)         Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/conc                                                                                                                                  0.0000  0.0000  
        Adding:core/conc.itm                                                                                                                              0.0000  0.0000  
        Adding:core/mux#9                                                     mgc_mux_16_1_2                                                              0.9467  0.9467  
        Adding:core/mux#9.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      6                                                                       Adding:core/reg(E#1.sva)         Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/conc#6                                                                                                                                0.0000  0.0000  
        Adding:core/conc#6.itm                                                                                                                            0.0000  0.0000  
        Adding:core/mux#8                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#8.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      7                                                                       Adding:core/Adding:core:fsm:inst Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                      Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                            0.0000  0.0000  
        Adding:core/slc(fsm_output)#7                                                                                                                     0.0000  0.0000  
        Adding:core/slc(fsm_output)#7.itm                                                                                                                 0.0000  0.0000  
        Adding:core/mux#8                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#8.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      8                                                                       Adding:core/reg(Temp2#6.sva#1)   Adding:core/reg(Temp2#6.sva#1)             10.1385 9.8615  
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  0.0000  
        Adding:core/Temp2#6.sva#1                                                                                                                         0.0000  0.0000  
        Adding:core/slc(Temp2#6.sva#1)#1                                                                                                                  0.0000  0.0000  
        Adding:core/slc(Temp2#6.sva#1)#1.itm                                                                                                              0.0000  0.0000  
        Adding:core/in:conc                                                                                                                               0.0000  0.0000  
        Adding:core/in:conc.itm                                                                                                                           0.0000  0.0000  
        Adding:core/mux#8                                                     mgc_mux_64_1_2                                                              0.9467  0.9467  
        Adding:core/mux#8.itm                                                                                                                             0.0000  0.9467  
        Adding:core/out:mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  9.1918  
        Adding:core/z.out                                                                                                                                 0.0000  9.1918  
        Adding:core/mux                                                       mgc_mux_64_1_2                                                              0.9467  10.1385 
        Adding:core/mux.itm                                                                                                                               0.0000  10.1385 
        Adding:core/reg(Temp2#6.sva#1)                                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  10.1385 
                                                                                                                                                                          
      9                                                                       Adding:core/reg(A#1.sva)         Adding:core/reg(in:acc.itm)                9.7818  10.2182 
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(A#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/A#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/in:acc#12                                                 mgc_add_8_0_7_0_9                                                           1.3964  1.3964  
        Adding:core/in:acc#12.itm                                                                                                                         0.0000  1.3964  
        Adding:core/in:conc#1                                                                                                                             0.0000  1.3964  
        Adding:core/in:conc#1.itm                                                                                                                         0.0000  1.3964  
        Adding:core/in-5:acc#8                                                mgc_add_10_0_9_0_11                                                         1.5345  2.9309  
        Adding:core/in-5:acc#8.itm                                                                                                                        0.0000  2.9309  
        Adding:core/in:slc                                                                                                                                0.0000  2.9309  
        Adding:core/in-5:acc#8.cse.sg1.sva                                                                                                                0.0000  2.9309  
        Adding:core/in:acc#13                                                 mgc_add_9_0_8_0_9                                                           1.4653  4.3962  
        Adding:core/in:acc#13.itm                                                                                                                         0.0000  4.3962  
        Adding:core/in:conc#2                                                                                                                             0.0000  4.3962  
        Adding:core/in:conc#2.itm                                                                                                                         0.0000  4.3962  
        Adding:core/in:acc                                                    mgc_add_63_0_10_0_63                                                        5.3856  9.7818  
        Adding:core/in:acc.itm#2                                                                                                                          0.0000  9.7818  
        Adding:core/reg(in:acc.itm)                                           mgc_reg_pos_63_0_0_1_1_0_0                                                  0.0000  9.7818  
                                                                                                                                                                          
      10                                                                      Adding:core/reg(A#1.sva)         Adding:core/reg(in:acc.itm)                9.7818  10.2182 
                                                                                                                                                                          
        Instance                                                              Component                                                                   Delta   Delay   
        --------                                                              ---------                                                                   -----   -----   
        Adding:core/reg(A#1.sva)                                              mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/A#1.sva                                                                                                                               0.0000  0.0000  
        Adding:core/in:acc#12                                                 mgc_add_8_0_7_0_9                                                           1.3964  1.3964  
        Adding:core/in:acc#12.itm                                                                                                                         0.0000  1.3964  
        Adding:core/in:conc#1                                                                                                                             0.0000  1.3964  
        Adding:core/in:conc#1.itm                                                                                                                         0.0000  1.3964  
        Adding:core/in-5:acc#8                                                mgc_add_10_0_9_0_11                                                         1.5345  2.9309  
        Adding:core/in-5:acc#8.itm                                                                                                                        0.0000  2.9309  
        Adding:core/in:slc                                                                                                                                0.0000  2.9309  
        Adding:core/in-5:acc#8.cse.sg1.sva                                                                                                                0.0000  2.9309  
        Adding:core/slc(in-5:acc#8.cse.sg1.sva)                                                                                                           0.0000  2.9309  
        Adding:core/slc(in-5:acc#8.cse.sg1.sva).itm                                                                                                       0.0000  2.9309  
        Adding:core/in:acc#13                                                 mgc_add_9_0_8_0_9                                                           1.4653  4.3962  
        Adding:core/in:acc#13.itm                                                                                                                         0.0000  4.3962  
        Adding:core/in:conc#2                                                                                                                             0.0000  4.3962  
        Adding:core/in:conc#2.itm                                                                                                                         0.0000  4.3962  
        Adding:core/in:acc                                                    mgc_add_63_0_10_0_63                                                        5.3856  9.7818  
        Adding:core/in:acc.itm#2                                                                                                                          0.0000  9.7818  
        Adding:core/reg(in:acc.itm)                                           mgc_reg_pos_63_0_0_1_1_0_0                                                  0.0000  9.7818  
                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                           Slack (Delay) Messages 
      ------------------------------------------ ---------------------------- ------- ------- --------
      Adding:core/reg(Temp2#6.sva#1)             mux.itm                       9.8615 10.1385          
      Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) mux#1.itm                     9.8615 10.1385          
      Adding:core/reg(out:i#1.reg)               and.itm                      17.4830  2.5170          
      Adding:core/reg(E#1.sva)                   mux#2.itm                    18.6553  1.3447          
      Adding:core/reg(A#1.sva)                   mux#3.itm                    18.6553  1.3447          
      Adding:core/reg(B#1.sva)                   mux#4.itm                    18.6553  1.3447          
      Adding:core/reg(C#1.sva)                   mux#5.itm                    18.6553  1.3447          
      Adding:core/reg(D#1.sva)                   mux#6.itm                    18.6553  1.3447          
      Adding:core/reg(out:slc.itm)               out:slc.itm#1                17.6445  2.3555          
      Adding:core/reg(in:acc.itm)                in:acc.itm#2                 10.2182  9.7818          
      Adding:core/reg(out:mul#1.itm)             slc(out:mul#1.itm#1.pdr).itm 10.8082  9.1918          
      Adding                                     Temp:rsc.z                   20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   63     1 
    -                   11     1 
    -                    9     3 
    -                    5     1 
    -                    4     1 
    and                          
    -                    2     1 
    mul                          
    -                   64     1 
    mux                          
    -                    1    10 
    not                          
    -                    1     3 
    or                           
    -                    2     2 
    read_port                    
    -                    8     5 
    reg                          
    -                   64     2 
    -                   63     1 
    -                   16     1 
    -                    8     5 
    -                    4     1 
    -                    1     1 
    write_port                   
    -                   64     1 
    
  End of Report
