component Task3
	port (
		CLK: in STD_LOGIC;
		CLR: in STD_LOGIC;
		IP: in STD_LOGIC_VECTOR (3 downto 0);
		OP: out STD_LOGIC_VECTOR (1 downto 0));
end component;


instance_name : Task3
( CLK => ,
  CLR => ,
  IP => ,
  OP => );
