
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xz_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402338 <.init>:
  402338:	stp	x29, x30, [sp, #-16]!
  40233c:	mov	x29, sp
  402340:	bl	402a70 <ferror@plt+0x60>
  402344:	ldp	x29, x30, [sp], #16
  402348:	ret

Disassembly of section .plt:

0000000000402350 <lzma_index_total_size@plt-0x20>:
  402350:	stp	x16, x30, [sp, #-16]!
  402354:	adrp	x16, 41e000 <ferror@plt+0x1b5f0>
  402358:	ldr	x17, [x16, #4088]
  40235c:	add	x16, x16, #0xff8
  402360:	br	x17
  402364:	nop
  402368:	nop
  40236c:	nop

0000000000402370 <lzma_index_total_size@plt>:
  402370:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402374:	ldr	x17, [x16]
  402378:	add	x16, x16, #0x0
  40237c:	br	x17

0000000000402380 <mbrtowc@plt>:
  402380:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402384:	ldr	x17, [x16, #8]
  402388:	add	x16, x16, #0x8
  40238c:	br	x17

0000000000402390 <memcpy@plt>:
  402390:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402394:	ldr	x17, [x16, #16]
  402398:	add	x16, x16, #0x10
  40239c:	br	x17

00000000004023a0 <lzma_stream_flags_compare@plt>:
  4023a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4023a4:	ldr	x17, [x16, #24]
  4023a8:	add	x16, x16, #0x18
  4023ac:	br	x17

00000000004023b0 <lzma_index_iter_next@plt>:
  4023b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4023b4:	ldr	x17, [x16, #32]
  4023b8:	add	x16, x16, #0x20
  4023bc:	br	x17

00000000004023c0 <pthread_sigmask@plt>:
  4023c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4023c4:	ldr	x17, [x16, #40]
  4023c8:	add	x16, x16, #0x28
  4023cc:	br	x17

00000000004023d0 <lzma_index_stream_padding@plt>:
  4023d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4023d4:	ldr	x17, [x16, #48]
  4023d8:	add	x16, x16, #0x30
  4023dc:	br	x17

00000000004023e0 <lzma_index_iter_init@plt>:
  4023e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4023e4:	ldr	x17, [x16, #56]
  4023e8:	add	x16, x16, #0x38
  4023ec:	br	x17

00000000004023f0 <lzma_index_stream_count@plt>:
  4023f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4023f4:	ldr	x17, [x16, #64]
  4023f8:	add	x16, x16, #0x40
  4023fc:	br	x17

0000000000402400 <strlen@plt>:
  402400:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402404:	ldr	x17, [x16, #72]
  402408:	add	x16, x16, #0x48
  40240c:	br	x17

0000000000402410 <fputs@plt>:
  402410:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402414:	ldr	x17, [x16, #80]
  402418:	add	x16, x16, #0x50
  40241c:	br	x17

0000000000402420 <exit@plt>:
  402420:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402424:	ldr	x17, [x16, #88]
  402428:	add	x16, x16, #0x58
  40242c:	br	x17

0000000000402430 <raise@plt>:
  402430:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402434:	ldr	x17, [x16, #96]
  402438:	add	x16, x16, #0x60
  40243c:	br	x17

0000000000402440 <lzma_code@plt>:
  402440:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402444:	ldr	x17, [x16, #104]
  402448:	add	x16, x16, #0x68
  40244c:	br	x17

0000000000402450 <geteuid@plt>:
  402450:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402454:	ldr	x17, [x16, #112]
  402458:	add	x16, x16, #0x70
  40245c:	br	x17

0000000000402460 <lzma_index_stream_flags@plt>:
  402460:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402464:	ldr	x17, [x16, #120]
  402468:	add	x16, x16, #0x78
  40246c:	br	x17

0000000000402470 <lzma_index_cat@plt>:
  402470:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402474:	ldr	x17, [x16, #128]
  402478:	add	x16, x16, #0x80
  40247c:	br	x17

0000000000402480 <pipe@plt>:
  402480:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402484:	ldr	x17, [x16, #136]
  402488:	add	x16, x16, #0x88
  40248c:	br	x17

0000000000402490 <lzma_block_compressed_size@plt>:
  402490:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402494:	ldr	x17, [x16, #144]
  402498:	add	x16, x16, #0x90
  40249c:	br	x17

00000000004024a0 <fputc@plt>:
  4024a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4024a4:	ldr	x17, [x16, #152]
  4024a8:	add	x16, x16, #0x98
  4024ac:	br	x17

00000000004024b0 <clock_gettime@plt>:
  4024b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4024b4:	ldr	x17, [x16, #160]
  4024b8:	add	x16, x16, #0xa0
  4024bc:	br	x17

00000000004024c0 <lseek@plt>:
  4024c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4024c4:	ldr	x17, [x16, #168]
  4024c8:	add	x16, x16, #0xa8
  4024cc:	br	x17

00000000004024d0 <lzma_index_iter_rewind@plt>:
  4024d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4024d4:	ldr	x17, [x16, #176]
  4024d8:	add	x16, x16, #0xb0
  4024dc:	br	x17

00000000004024e0 <lzma_index_decoder@plt>:
  4024e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4024e4:	ldr	x17, [x16, #184]
  4024e8:	add	x16, x16, #0xb8
  4024ec:	br	x17

00000000004024f0 <sigfillset@plt>:
  4024f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4024f4:	ldr	x17, [x16, #192]
  4024f8:	add	x16, x16, #0xc0
  4024fc:	br	x17

0000000000402500 <snprintf@plt>:
  402500:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402504:	ldr	x17, [x16, #200]
  402508:	add	x16, x16, #0xc8
  40250c:	br	x17

0000000000402510 <lzma_stream_encoder_mt_memusage@plt>:
  402510:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402514:	ldr	x17, [x16, #208]
  402518:	add	x16, x16, #0xd0
  40251c:	br	x17

0000000000402520 <lzma_version_number@plt>:
  402520:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402524:	ldr	x17, [x16, #216]
  402528:	add	x16, x16, #0xd8
  40252c:	br	x17

0000000000402530 <lzma_index_file_size@plt>:
  402530:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402534:	ldr	x17, [x16, #224]
  402538:	add	x16, x16, #0xe0
  40253c:	br	x17

0000000000402540 <lzma_stream_header_decode@plt>:
  402540:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402544:	ldr	x17, [x16, #232]
  402548:	add	x16, x16, #0xe8
  40254c:	br	x17

0000000000402550 <fclose@plt>:
  402550:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402554:	ldr	x17, [x16, #240]
  402558:	add	x16, x16, #0xf0
  40255c:	br	x17

0000000000402560 <fopen@plt>:
  402560:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402564:	ldr	x17, [x16, #248]
  402568:	add	x16, x16, #0xf8
  40256c:	br	x17

0000000000402570 <lzma_memusage@plt>:
  402570:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402574:	ldr	x17, [x16, #256]
  402578:	add	x16, x16, #0x100
  40257c:	br	x17

0000000000402580 <wcwidth@plt>:
  402580:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402584:	ldr	x17, [x16, #264]
  402588:	add	x16, x16, #0x108
  40258c:	br	x17

0000000000402590 <open@plt>:
  402590:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402594:	ldr	x17, [x16, #272]
  402598:	add	x16, x16, #0x110
  40259c:	br	x17

00000000004025a0 <lzma_raw_encoder@plt>:
  4025a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4025a4:	ldr	x17, [x16, #280]
  4025a8:	add	x16, x16, #0x118
  4025ac:	br	x17

00000000004025b0 <poll@plt>:
  4025b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4025b4:	ldr	x17, [x16, #288]
  4025b8:	add	x16, x16, #0x120
  4025bc:	br	x17

00000000004025c0 <sigemptyset@plt>:
  4025c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4025c4:	ldr	x17, [x16, #296]
  4025c8:	add	x16, x16, #0x128
  4025cc:	br	x17

00000000004025d0 <futimens@plt>:
  4025d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4025d4:	ldr	x17, [x16, #304]
  4025d8:	add	x16, x16, #0x130
  4025dc:	br	x17

00000000004025e0 <bindtextdomain@plt>:
  4025e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4025e4:	ldr	x17, [x16, #312]
  4025e8:	add	x16, x16, #0x138
  4025ec:	br	x17

00000000004025f0 <__libc_start_main@plt>:
  4025f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4025f4:	ldr	x17, [x16, #320]
  4025f8:	add	x16, x16, #0x140
  4025fc:	br	x17

0000000000402600 <fgetc@plt>:
  402600:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402604:	ldr	x17, [x16, #328]
  402608:	add	x16, x16, #0x148
  40260c:	br	x17

0000000000402610 <fchmod@plt>:
  402610:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402614:	ldr	x17, [x16, #336]
  402618:	add	x16, x16, #0x150
  40261c:	br	x17

0000000000402620 <lzma_get_progress@plt>:
  402620:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402624:	ldr	x17, [x16, #344]
  402628:	add	x16, x16, #0x158
  40262c:	br	x17

0000000000402630 <lzma_check_size@plt>:
  402630:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402634:	ldr	x17, [x16, #352]
  402638:	add	x16, x16, #0x160
  40263c:	br	x17

0000000000402640 <lzma_raw_decoder_memusage@plt>:
  402640:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402644:	ldr	x17, [x16, #360]
  402648:	add	x16, x16, #0x168
  40264c:	br	x17

0000000000402650 <realloc@plt>:
  402650:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402654:	ldr	x17, [x16, #368]
  402658:	add	x16, x16, #0x170
  40265c:	br	x17

0000000000402660 <strerror@plt>:
  402660:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402664:	ldr	x17, [x16, #376]
  402668:	add	x16, x16, #0x178
  40266c:	br	x17

0000000000402670 <close@plt>:
  402670:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402674:	ldr	x17, [x16, #384]
  402678:	add	x16, x16, #0x180
  40267c:	br	x17

0000000000402680 <sigaction@plt>:
  402680:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402684:	ldr	x17, [x16, #392]
  402688:	add	x16, x16, #0x188
  40268c:	br	x17

0000000000402690 <strrchr@plt>:
  402690:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402694:	ldr	x17, [x16, #400]
  402698:	add	x16, x16, #0x190
  40269c:	br	x17

00000000004026a0 <lzma_version_string@plt>:
  4026a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4026a4:	ldr	x17, [x16, #408]
  4026a8:	add	x16, x16, #0x198
  4026ac:	br	x17

00000000004026b0 <__gmon_start__@plt>:
  4026b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4026b4:	ldr	x17, [x16, #416]
  4026b8:	add	x16, x16, #0x1a0
  4026bc:	br	x17

00000000004026c0 <write@plt>:
  4026c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4026c4:	ldr	x17, [x16, #424]
  4026c8:	add	x16, x16, #0x1a8
  4026cc:	br	x17

00000000004026d0 <lzma_properties_decode@plt>:
  4026d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4026d4:	ldr	x17, [x16, #432]
  4026d8:	add	x16, x16, #0x1b0
  4026dc:	br	x17

00000000004026e0 <abort@plt>:
  4026e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4026e4:	ldr	x17, [x16, #440]
  4026e8:	add	x16, x16, #0x1b8
  4026ec:	br	x17

00000000004026f0 <posix_fadvise@plt>:
  4026f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4026f4:	ldr	x17, [x16, #448]
  4026f8:	add	x16, x16, #0x1c0
  4026fc:	br	x17

0000000000402700 <mbsinit@plt>:
  402700:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402704:	ldr	x17, [x16, #456]
  402708:	add	x16, x16, #0x1c8
  40270c:	br	x17

0000000000402710 <lzma_index_end@plt>:
  402710:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402714:	ldr	x17, [x16, #464]
  402718:	add	x16, x16, #0x1d0
  40271c:	br	x17

0000000000402720 <feof@plt>:
  402720:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402724:	ldr	x17, [x16, #472]
  402728:	add	x16, x16, #0x1d8
  40272c:	br	x17

0000000000402730 <puts@plt>:
  402730:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402734:	ldr	x17, [x16, #480]
  402738:	add	x16, x16, #0x1e0
  40273c:	br	x17

0000000000402740 <lzma_stream_decoder@plt>:
  402740:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402744:	ldr	x17, [x16, #488]
  402748:	add	x16, x16, #0x1e8
  40274c:	br	x17

0000000000402750 <lzma_block_header_decode@plt>:
  402750:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402754:	ldr	x17, [x16, #496]
  402758:	add	x16, x16, #0x1f0
  40275c:	br	x17

0000000000402760 <lzma_alone_decoder@plt>:
  402760:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402764:	ldr	x17, [x16, #504]
  402768:	add	x16, x16, #0x1f8
  40276c:	br	x17

0000000000402770 <textdomain@plt>:
  402770:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402774:	ldr	x17, [x16, #512]
  402778:	add	x16, x16, #0x200
  40277c:	br	x17

0000000000402780 <getopt_long@plt>:
  402780:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402784:	ldr	x17, [x16, #520]
  402788:	add	x16, x16, #0x208
  40278c:	br	x17

0000000000402790 <lzma_end@plt>:
  402790:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402794:	ldr	x17, [x16, #528]
  402798:	add	x16, x16, #0x210
  40279c:	br	x17

00000000004027a0 <strcmp@plt>:
  4027a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4027a4:	ldr	x17, [x16, #536]
  4027a8:	add	x16, x16, #0x218
  4027ac:	br	x17

00000000004027b0 <__ctype_b_loc@plt>:
  4027b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4027b4:	ldr	x17, [x16, #544]
  4027b8:	add	x16, x16, #0x220
  4027bc:	br	x17

00000000004027c0 <free@plt>:
  4027c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4027c4:	ldr	x17, [x16, #552]
  4027c8:	add	x16, x16, #0x228
  4027cc:	br	x17

00000000004027d0 <lzma_raw_decoder@plt>:
  4027d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4027d4:	ldr	x17, [x16, #560]
  4027d8:	add	x16, x16, #0x230
  4027dc:	br	x17

00000000004027e0 <strchr@plt>:
  4027e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4027e4:	ldr	x17, [x16, #568]
  4027e8:	add	x16, x16, #0x238
  4027ec:	br	x17

00000000004027f0 <lzma_stream_encoder_mt@plt>:
  4027f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4027f4:	ldr	x17, [x16, #576]
  4027f8:	add	x16, x16, #0x240
  4027fc:	br	x17

0000000000402800 <lzma_alone_encoder@plt>:
  402800:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402804:	ldr	x17, [x16, #584]
  402808:	add	x16, x16, #0x248
  40280c:	br	x17

0000000000402810 <fcntl@plt>:
  402810:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402814:	ldr	x17, [x16, #592]
  402818:	add	x16, x16, #0x250
  40281c:	br	x17

0000000000402820 <dcngettext@plt>:
  402820:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402824:	ldr	x17, [x16, #600]
  402828:	add	x16, x16, #0x258
  40282c:	br	x17

0000000000402830 <__lxstat@plt>:
  402830:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402834:	ldr	x17, [x16, #608]
  402838:	add	x16, x16, #0x260
  40283c:	br	x17

0000000000402840 <read@plt>:
  402840:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402844:	ldr	x17, [x16, #616]
  402848:	add	x16, x16, #0x268
  40284c:	br	x17

0000000000402850 <lzma_cputhreads@plt>:
  402850:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402854:	ldr	x17, [x16, #624]
  402858:	add	x16, x16, #0x270
  40285c:	br	x17

0000000000402860 <isatty@plt>:
  402860:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402864:	ldr	x17, [x16, #632]
  402868:	add	x16, x16, #0x278
  40286c:	br	x17

0000000000402870 <lzma_index_checks@plt>:
  402870:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402874:	ldr	x17, [x16, #640]
  402878:	add	x16, x16, #0x280
  40287c:	br	x17

0000000000402880 <lzma_physmem@plt>:
  402880:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402884:	ldr	x17, [x16, #648]
  402888:	add	x16, x16, #0x288
  40288c:	br	x17

0000000000402890 <lzma_index_uncompressed_size@plt>:
  402890:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402894:	ldr	x17, [x16, #656]
  402898:	add	x16, x16, #0x290
  40289c:	br	x17

00000000004028a0 <__fxstat@plt>:
  4028a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4028a4:	ldr	x17, [x16, #664]
  4028a8:	add	x16, x16, #0x298
  4028ac:	br	x17

00000000004028b0 <strstr@plt>:
  4028b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4028b4:	ldr	x17, [x16, #672]
  4028b8:	add	x16, x16, #0x2a0
  4028bc:	br	x17

00000000004028c0 <dcgettext@plt>:
  4028c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4028c4:	ldr	x17, [x16, #680]
  4028c8:	add	x16, x16, #0x2a8
  4028cc:	br	x17

00000000004028d0 <vsnprintf@plt>:
  4028d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4028d4:	ldr	x17, [x16, #688]
  4028d8:	add	x16, x16, #0x2b0
  4028dc:	br	x17

00000000004028e0 <lzma_index_memused@plt>:
  4028e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4028e4:	ldr	x17, [x16, #696]
  4028e8:	add	x16, x16, #0x2b8
  4028ec:	br	x17

00000000004028f0 <lzma_check_is_supported@plt>:
  4028f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4028f4:	ldr	x17, [x16, #704]
  4028f8:	add	x16, x16, #0x2c0
  4028fc:	br	x17

0000000000402900 <lzma_stream_footer_decode@plt>:
  402900:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402904:	ldr	x17, [x16, #712]
  402908:	add	x16, x16, #0x2c8
  40290c:	br	x17

0000000000402910 <lzma_stream_encoder@plt>:
  402910:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402914:	ldr	x17, [x16, #720]
  402918:	add	x16, x16, #0x2d0
  40291c:	br	x17

0000000000402920 <sigaddset@plt>:
  402920:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402924:	ldr	x17, [x16, #728]
  402928:	add	x16, x16, #0x2d8
  40292c:	br	x17

0000000000402930 <vfprintf@plt>:
  402930:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402934:	ldr	x17, [x16, #736]
  402938:	add	x16, x16, #0x2e0
  40293c:	br	x17

0000000000402940 <printf@plt>:
  402940:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402944:	ldr	x17, [x16, #744]
  402948:	add	x16, x16, #0x2e8
  40294c:	br	x17

0000000000402950 <__errno_location@plt>:
  402950:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402954:	ldr	x17, [x16, #752]
  402958:	add	x16, x16, #0x2f0
  40295c:	br	x17

0000000000402960 <getenv@plt>:
  402960:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402964:	ldr	x17, [x16, #760]
  402968:	add	x16, x16, #0x2f8
  40296c:	br	x17

0000000000402970 <putchar@plt>:
  402970:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402974:	ldr	x17, [x16, #768]
  402978:	add	x16, x16, #0x300
  40297c:	br	x17

0000000000402980 <__xstat@plt>:
  402980:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402984:	ldr	x17, [x16, #776]
  402988:	add	x16, x16, #0x308
  40298c:	br	x17

0000000000402990 <alarm@plt>:
  402990:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402994:	ldr	x17, [x16, #784]
  402998:	add	x16, x16, #0x310
  40299c:	br	x17

00000000004029a0 <lzma_lzma_preset@plt>:
  4029a0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4029a4:	ldr	x17, [x16, #792]
  4029a8:	add	x16, x16, #0x318
  4029ac:	br	x17

00000000004029b0 <lzma_raw_encoder_memusage@plt>:
  4029b0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4029b4:	ldr	x17, [x16, #800]
  4029b8:	add	x16, x16, #0x320
  4029bc:	br	x17

00000000004029c0 <unlink@plt>:
  4029c0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4029c4:	ldr	x17, [x16, #808]
  4029c8:	add	x16, x16, #0x328
  4029cc:	br	x17

00000000004029d0 <lzma_index_block_count@plt>:
  4029d0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4029d4:	ldr	x17, [x16, #816]
  4029d8:	add	x16, x16, #0x330
  4029dc:	br	x17

00000000004029e0 <fchown@plt>:
  4029e0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4029e4:	ldr	x17, [x16, #824]
  4029e8:	add	x16, x16, #0x338
  4029ec:	br	x17

00000000004029f0 <fprintf@plt>:
  4029f0:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  4029f4:	ldr	x17, [x16, #832]
  4029f8:	add	x16, x16, #0x340
  4029fc:	br	x17

0000000000402a00 <setlocale@plt>:
  402a00:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402a04:	ldr	x17, [x16, #840]
  402a08:	add	x16, x16, #0x348
  402a0c:	br	x17

0000000000402a10 <ferror@plt>:
  402a10:	adrp	x16, 41f000 <ferror@plt+0x1c5f0>
  402a14:	ldr	x17, [x16, #848]
  402a18:	add	x16, x16, #0x350
  402a1c:	br	x17

Disassembly of section .text:

0000000000402a20 <.text>:
  402a20:	mov	x29, #0x0                   	// #0
  402a24:	mov	x30, #0x0                   	// #0
  402a28:	mov	x5, x0
  402a2c:	ldr	x1, [sp]
  402a30:	add	x2, sp, #0x8
  402a34:	mov	x6, sp
  402a38:	movz	x0, #0x0, lsl #48
  402a3c:	movk	x0, #0x0, lsl #32
  402a40:	movk	x0, #0x40, lsl #16
  402a44:	movk	x0, #0x5ab8
  402a48:	movz	x3, #0x0, lsl #48
  402a4c:	movk	x3, #0x0, lsl #32
  402a50:	movk	x3, #0x40, lsl #16
  402a54:	movk	x3, #0xaa60
  402a58:	movz	x4, #0x0, lsl #48
  402a5c:	movk	x4, #0x0, lsl #32
  402a60:	movk	x4, #0x40, lsl #16
  402a64:	movk	x4, #0xaae0
  402a68:	bl	4025f0 <__libc_start_main@plt>
  402a6c:	bl	4026e0 <abort@plt>
  402a70:	adrp	x0, 41e000 <ferror@plt+0x1b5f0>
  402a74:	ldr	x0, [x0, #4064]
  402a78:	cbz	x0, 402a80 <ferror@plt+0x70>
  402a7c:	b	4026b0 <__gmon_start__@plt>
  402a80:	ret
  402a84:	nop
  402a88:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  402a8c:	add	x0, x0, #0x428
  402a90:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  402a94:	add	x1, x1, #0x428
  402a98:	cmp	x1, x0
  402a9c:	b.eq	402ab4 <ferror@plt+0xa4>  // b.none
  402aa0:	adrp	x1, 40a000 <ferror@plt+0x75f0>
  402aa4:	ldr	x1, [x1, #2864]
  402aa8:	cbz	x1, 402ab4 <ferror@plt+0xa4>
  402aac:	mov	x16, x1
  402ab0:	br	x16
  402ab4:	ret
  402ab8:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  402abc:	add	x0, x0, #0x428
  402ac0:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  402ac4:	add	x1, x1, #0x428
  402ac8:	sub	x1, x1, x0
  402acc:	lsr	x2, x1, #63
  402ad0:	add	x1, x2, x1, asr #3
  402ad4:	cmp	xzr, x1, asr #1
  402ad8:	asr	x1, x1, #1
  402adc:	b.eq	402af4 <ferror@plt+0xe4>  // b.none
  402ae0:	adrp	x2, 40a000 <ferror@plt+0x75f0>
  402ae4:	ldr	x2, [x2, #2872]
  402ae8:	cbz	x2, 402af4 <ferror@plt+0xe4>
  402aec:	mov	x16, x2
  402af0:	br	x16
  402af4:	ret
  402af8:	stp	x29, x30, [sp, #-32]!
  402afc:	mov	x29, sp
  402b00:	str	x19, [sp, #16]
  402b04:	adrp	x19, 41f000 <ferror@plt+0x1c5f0>
  402b08:	ldrb	w0, [x19, #1112]
  402b0c:	cbnz	w0, 402b1c <ferror@plt+0x10c>
  402b10:	bl	402a88 <ferror@plt+0x78>
  402b14:	mov	w0, #0x1                   	// #1
  402b18:	strb	w0, [x19, #1112]
  402b1c:	ldr	x19, [sp, #16]
  402b20:	ldp	x29, x30, [sp], #32
  402b24:	ret
  402b28:	b	402ab8 <ferror@plt+0xa8>
  402b2c:	stp	x29, x30, [sp, #-80]!
  402b30:	stp	x24, x23, [sp, #32]
  402b34:	mov	x23, x0
  402b38:	stp	x26, x25, [sp, #16]
  402b3c:	stp	x22, x21, [sp, #48]
  402b40:	stp	x20, x19, [sp, #64]
  402b44:	str	xzr, [x23, #16]!
  402b48:	str	xzr, [x23, #8]
  402b4c:	strb	wzr, [x23, #16]
  402b50:	ldr	x22, [x2]
  402b54:	mov	x19, x0
  402b58:	mov	w20, w1
  402b5c:	mov	w1, #0x2f                  	// #47
  402b60:	mov	x0, x22
  402b64:	mov	x29, sp
  402b68:	mov	x21, x2
  402b6c:	bl	402690 <strrchr@plt>
  402b70:	cmp	x0, #0x0
  402b74:	csinc	x22, x22, x0, eq  // eq = none
  402b78:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  402b7c:	add	x1, x1, #0x2dc
  402b80:	mov	x0, x22
  402b84:	bl	4028b0 <strstr@plt>
  402b88:	adrp	x25, 41f000 <ferror@plt+0x1c5f0>
  402b8c:	adrp	x26, 41f000 <ferror@plt+0x1c5f0>
  402b90:	adrp	x24, 41f000 <ferror@plt+0x1c5f0>
  402b94:	cbz	x0, 402ba8 <ferror@plt+0x198>
  402b98:	mov	w8, #0x1                   	// #1
  402b9c:	str	w8, [x26, #1136]
  402ba0:	strb	w8, [x25, #1116]
  402ba4:	b	402c38 <ferror@plt+0x228>
  402ba8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  402bac:	add	x1, x1, #0x2e2
  402bb0:	mov	x0, x22
  402bb4:	bl	4028b0 <strstr@plt>
  402bb8:	cbz	x0, 402bc8 <ferror@plt+0x1b8>
  402bbc:	mov	w8, #0x1                   	// #1
  402bc0:	str	w8, [x26, #1136]
  402bc4:	b	402c38 <ferror@plt+0x228>
  402bc8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  402bcc:	add	x1, x1, #0x2e7
  402bd0:	mov	x0, x22
  402bd4:	bl	4028b0 <strstr@plt>
  402bd8:	cbz	x0, 402bf4 <ferror@plt+0x1e4>
  402bdc:	mov	w8, #0x2                   	// #2
  402be0:	mov	w9, #0x1                   	// #1
  402be4:	str	w8, [x24, #1140]
  402be8:	str	w9, [x26, #1136]
  402bec:	strb	w9, [x25, #1116]
  402bf0:	b	402c38 <ferror@plt+0x228>
  402bf4:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  402bf8:	add	x1, x1, #0x2ed
  402bfc:	mov	x0, x22
  402c00:	bl	4028b0 <strstr@plt>
  402c04:	cbz	x0, 402c1c <ferror@plt+0x20c>
  402c08:	mov	w8, #0x2                   	// #2
  402c0c:	mov	w9, #0x1                   	// #1
  402c10:	str	w8, [x24, #1140]
  402c14:	str	w9, [x26, #1136]
  402c18:	b	402c38 <ferror@plt+0x228>
  402c1c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  402c20:	add	x1, x1, #0xb2a
  402c24:	mov	x0, x22
  402c28:	bl	4028b0 <strstr@plt>
  402c2c:	cbz	x0, 402c38 <ferror@plt+0x228>
  402c30:	mov	w8, #0x2                   	// #2
  402c34:	str	w8, [x24, #1140]
  402c38:	ldr	x1, [x21]
  402c3c:	adrp	x2, 40b000 <ferror@plt+0x85f0>
  402c40:	add	x2, x2, #0x2f4
  402c44:	mov	x0, x19
  402c48:	bl	402d18 <ferror@plt+0x308>
  402c4c:	ldr	x1, [x21]
  402c50:	adrp	x2, 40b000 <ferror@plt+0x85f0>
  402c54:	add	x2, x2, #0x300
  402c58:	mov	x0, x19
  402c5c:	bl	402d18 <ferror@plt+0x308>
  402c60:	mov	x0, x19
  402c64:	mov	w1, w20
  402c68:	mov	x2, x21
  402c6c:	bl	402e74 <ferror@plt+0x464>
  402c70:	ldrb	w9, [x25, #1116]
  402c74:	ldr	w8, [x26, #1136]
  402c78:	cbnz	w9, 402c84 <ferror@plt+0x274>
  402c7c:	cmp	w8, #0x2
  402c80:	b.ne	402c94 <ferror@plt+0x284>  // b.any
  402c84:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  402c88:	mov	w10, #0x1                   	// #1
  402c8c:	strb	w10, [x9, #1124]
  402c90:	strb	w10, [x25, #1116]
  402c94:	ldr	w9, [x24, #1140]
  402c98:	orr	w9, w9, w8
  402c9c:	cbz	w9, 402ca8 <ferror@plt+0x298>
  402ca0:	cbnz	w8, 402cb4 <ferror@plt+0x2a4>
  402ca4:	b	402cc0 <ferror@plt+0x2b0>
  402ca8:	mov	w9, #0x1                   	// #1
  402cac:	str	w9, [x24, #1140]
  402cb0:	cbz	w8, 402cc0 <ferror@plt+0x2b0>
  402cb4:	ldr	w8, [x24, #1140]
  402cb8:	cmp	w8, #0x3
  402cbc:	b.ne	402cc4 <ferror@plt+0x2b4>  // b.any
  402cc0:	bl	4036d0 <ferror@plt+0xcc0>
  402cc4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  402cc8:	ldrsw	x8, [x8, #1088]
  402ccc:	add	x9, x21, x8, lsl #3
  402cd0:	ldr	x10, [x9]
  402cd4:	cbnz	x10, 402ce0 <ferror@plt+0x2d0>
  402cd8:	ldr	x10, [x23]
  402cdc:	cbz	x10, 402d04 <ferror@plt+0x2f4>
  402ce0:	sub	w8, w20, w8
  402ce4:	str	x9, [x19]
  402ce8:	str	w8, [x19, #8]
  402cec:	ldp	x20, x19, [sp, #64]
  402cf0:	ldp	x22, x21, [sp, #48]
  402cf4:	ldp	x24, x23, [sp, #32]
  402cf8:	ldp	x26, x25, [sp, #16]
  402cfc:	ldp	x29, x30, [sp], #80
  402d00:	ret
  402d04:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  402d08:	add	x8, x8, #0x368
  402d0c:	str	x8, [x19]
  402d10:	mov	w8, #0x1                   	// #1
  402d14:	b	402ce8 <ferror@plt+0x2d8>
  402d18:	stp	x29, x30, [sp, #-64]!
  402d1c:	stp	x20, x19, [sp, #48]
  402d20:	mov	x19, x0
  402d24:	mov	x0, x2
  402d28:	stp	x24, x23, [sp, #16]
  402d2c:	stp	x22, x21, [sp, #32]
  402d30:	mov	x29, sp
  402d34:	mov	x22, x2
  402d38:	mov	x21, x1
  402d3c:	bl	402960 <getenv@plt>
  402d40:	cbz	x0, 402e44 <ferror@plt+0x434>
  402d44:	bl	408448 <ferror@plt+0x5a38>
  402d48:	ldrb	w23, [x0]
  402d4c:	mov	x20, x0
  402d50:	cbz	w23, 402da8 <ferror@plt+0x398>
  402d54:	bl	4027b0 <__ctype_b_loc@plt>
  402d58:	ldr	x8, [x0]
  402d5c:	add	x10, x20, #0x1
  402d60:	mov	w12, #0x1                   	// #1
  402d64:	mov	w11, #0x7fffffff            	// #2147483647
  402d68:	mov	w9, #0x1                   	// #1
  402d6c:	b	402d7c <ferror@plt+0x36c>
  402d70:	ldrb	w23, [x10], #1
  402d74:	mov	w12, w13
  402d78:	cbz	w23, 402dac <ferror@plt+0x39c>
  402d7c:	and	x13, x23, #0xff
  402d80:	ldrh	w13, [x8, x13, lsl #1]
  402d84:	ubfx	w14, w13, #13, #1
  402d88:	orr	w13, w12, w14
  402d8c:	tbnz	w14, #0, 402d70 <ferror@plt+0x360>
  402d90:	tbz	w12, #0, 402d70 <ferror@plt+0x360>
  402d94:	add	w9, w9, #0x1
  402d98:	cmp	w9, w11
  402d9c:	b.eq	402e58 <ferror@plt+0x448>  // b.none
  402da0:	mov	w13, wzr
  402da4:	b	402d70 <ferror@plt+0x360>
  402da8:	mov	w9, #0x1                   	// #1
  402dac:	sbfiz	x24, x9, #3, #32
  402db0:	add	x1, x24, #0x8
  402db4:	mov	x0, xzr
  402db8:	bl	4083fc <ferror@plt+0x59ec>
  402dbc:	ldrb	w23, [x20]
  402dc0:	mov	x22, x0
  402dc4:	str	x21, [x0]
  402dc8:	str	xzr, [x0, x24]
  402dcc:	cbz	w23, 402e1c <ferror@plt+0x40c>
  402dd0:	mov	w21, #0x1                   	// #1
  402dd4:	bl	4027b0 <__ctype_b_loc@plt>
  402dd8:	mov	x8, x20
  402ddc:	mov	w1, #0x1                   	// #1
  402de0:	b	402df4 <ferror@plt+0x3e4>
  402de4:	strb	wzr, [x8]
  402de8:	mov	w21, #0x1                   	// #1
  402dec:	ldrb	w23, [x8, #1]!
  402df0:	cbz	w23, 402e20 <ferror@plt+0x410>
  402df4:	ldr	x9, [x0]
  402df8:	and	x10, x23, #0xff
  402dfc:	ldrh	w9, [x9, x10, lsl #1]
  402e00:	tbnz	w9, #13, 402de4 <ferror@plt+0x3d4>
  402e04:	tbz	w21, #0, 402dec <ferror@plt+0x3dc>
  402e08:	add	w9, w1, #0x1
  402e0c:	mov	w21, wzr
  402e10:	str	x8, [x22, w1, sxtw #3]
  402e14:	mov	w1, w9
  402e18:	b	402dec <ferror@plt+0x3dc>
  402e1c:	mov	w1, #0x1                   	// #1
  402e20:	mov	x0, x19
  402e24:	mov	x2, x22
  402e28:	bl	402e74 <ferror@plt+0x464>
  402e2c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  402e30:	mov	x0, x22
  402e34:	str	wzr, [x8, #1088]
  402e38:	bl	4027c0 <free@plt>
  402e3c:	mov	x0, x20
  402e40:	bl	4027c0 <free@plt>
  402e44:	ldp	x20, x19, [sp, #48]
  402e48:	ldp	x22, x21, [sp, #32]
  402e4c:	ldp	x24, x23, [sp, #16]
  402e50:	ldp	x29, x30, [sp], #64
  402e54:	ret
  402e58:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  402e5c:	add	x1, x1, #0x307
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	mov	x0, xzr
  402e68:	bl	4028c0 <dcgettext@plt>
  402e6c:	mov	x1, x22
  402e70:	bl	406d68 <ferror@plt+0x4358>
  402e74:	sub	sp, sp, #0x70
  402e78:	stp	x28, x27, [sp, #32]
  402e7c:	stp	x26, x25, [sp, #48]
  402e80:	stp	x24, x23, [sp, #64]
  402e84:	stp	x22, x21, [sp, #80]
  402e88:	adrp	x22, 40a000 <ferror@plt+0x75f0>
  402e8c:	adrp	x23, 40a000 <ferror@plt+0x75f0>
  402e90:	adrp	x28, 40a000 <ferror@plt+0x75f0>
  402e94:	adrp	x26, 40a000 <ferror@plt+0x75f0>
  402e98:	adrp	x27, 40b000 <ferror@plt+0x85f0>
  402e9c:	stp	x20, x19, [sp, #96]
  402ea0:	mov	x19, x2
  402ea4:	mov	w20, w1
  402ea8:	add	x22, x22, #0xc6c
  402eac:	add	x23, x23, #0xc90
  402eb0:	mov	w25, #0x80000000            	// #-2147483648
  402eb4:	add	x28, x28, #0xb40
  402eb8:	adrp	x24, 41f000 <ferror@plt+0x1c5f0>
  402ebc:	mov	w21, #0x1                   	// #1
  402ec0:	add	x26, x26, #0xb6c
  402ec4:	add	x27, x27, #0x270
  402ec8:	stp	x29, x30, [sp, #16]
  402ecc:	add	x29, sp, #0x10
  402ed0:	str	x0, [sp, #8]
  402ed4:	mov	w0, w20
  402ed8:	mov	x1, x19
  402edc:	mov	x2, x22
  402ee0:	mov	x3, x23
  402ee4:	mov	x4, xzr
  402ee8:	bl	402780 <getopt_long@plt>
  402eec:	add	w8, w0, #0x1
  402ef0:	cmp	w8, #0x7b
  402ef4:	b.hi	402f14 <ferror@plt+0x504>  // b.pmore
  402ef8:	adr	x9, 402f08 <ferror@plt+0x4f8>
  402efc:	ldrh	w10, [x26, x8, lsl #1]
  402f00:	add	x9, x9, x10, lsl #2
  402f04:	br	x9
  402f08:	sub	w0, w0, #0x30
  402f0c:	bl	4035d8 <ferror@plt+0xbc8>
  402f10:	b	402ed4 <ferror@plt+0x4c4>
  402f14:	add	w8, w0, w25
  402f18:	cmp	w8, #0x15
  402f1c:	b.hi	403324 <ferror@plt+0x914>  // b.pmore
  402f20:	adr	x9, 402f30 <ferror@plt+0x520>
  402f24:	ldrh	w10, [x28, x8, lsl #1]
  402f28:	add	x9, x9, x10, lsl #2
  402f2c:	br	x9
  402f30:	ldr	x0, [x24, #1080]
  402f34:	bl	407b74 <ferror@plt+0x5164>
  402f38:	mov	x1, x0
  402f3c:	mov	w0, #0x4                   	// #4
  402f40:	bl	403674 <ferror@plt+0xc64>
  402f44:	b	402ed4 <ferror@plt+0x4c4>
  402f48:	ldr	x2, [x24, #1080]
  402f4c:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  402f50:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  402f54:	mov	w4, #0x1                   	// #1
  402f58:	add	x0, x0, #0x3ad
  402f5c:	add	x1, x1, #0x469
  402f60:	mov	w3, wzr
  402f64:	bl	4033b8 <ferror@plt+0x9a8>
  402f68:	b	402ed4 <ferror@plt+0x4c4>
  402f6c:	ldr	x0, [x24, #1080]
  402f70:	bl	403458 <ferror@plt+0xa48>
  402f74:	b	402ed4 <ferror@plt+0x4c4>
  402f78:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  402f7c:	mov	w9, #0x2                   	// #2
  402f80:	str	w9, [x8, #1136]
  402f84:	b	402ed4 <ferror@plt+0x4c4>
  402f88:	bl	405f80 <ferror@plt+0x3570>
  402f8c:	b	402ed4 <ferror@plt+0x4c4>
  402f90:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  402f94:	strb	w21, [x8, #1124]
  402f98:	b	402ed4 <ferror@plt+0x4c4>
  402f9c:	ldr	x0, [x24, #1080]
  402fa0:	bl	407b74 <ferror@plt+0x5164>
  402fa4:	mov	x1, x0
  402fa8:	mov	w0, #0x8                   	// #8
  402fac:	bl	403674 <ferror@plt+0xc64>
  402fb0:	b	402ed4 <ferror@plt+0x4c4>
  402fb4:	ldr	x9, [sp, #8]
  402fb8:	mov	w8, #0xa                   	// #10
  402fbc:	strb	w8, [x9, #32]
  402fc0:	ldr	x8, [sp, #8]
  402fc4:	ldr	x8, [x8, #16]
  402fc8:	cbnz	x8, 40337c <ferror@plt+0x96c>
  402fcc:	ldr	x8, [x24, #1080]
  402fd0:	cbz	x8, 4032e4 <ferror@plt+0x8d4>
  402fd4:	mov	w9, #0xb                   	// #11
  402fd8:	mov	x21, x26
  402fdc:	ldr	x26, [sp, #8]
  402fe0:	movk	w9, #0x8000, lsl #16
  402fe4:	cmp	w0, w9
  402fe8:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  402fec:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  402ff0:	add	x9, x9, #0x509
  402ff4:	add	x10, x10, #0xbac
  402ff8:	csel	x1, x10, x9, eq  // eq = none
  402ffc:	mov	x0, x8
  403000:	str	x8, [x26, #16]
  403004:	bl	402560 <fopen@plt>
  403008:	str	x0, [x26, #24]
  40300c:	mov	x26, x21
  403010:	mov	w21, #0x1                   	// #1
  403014:	cbnz	x0, 402ed4 <ferror@plt+0x4c4>
  403018:	b	403394 <ferror@plt+0x984>
  40301c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403020:	strb	w21, [x8, #1144]
  403024:	b	402ed4 <ferror@plt+0x4c4>
  403028:	ldr	x0, [x24, #1080]
  40302c:	bl	407b74 <ferror@plt+0x5164>
  403030:	mov	x1, x0
  403034:	mov	w0, #0x6                   	// #6
  403038:	bl	403674 <ferror@plt+0xc64>
  40303c:	b	402ed4 <ferror@plt+0x4c4>
  403040:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403044:	strb	w21, [x8, #1116]
  403048:	b	402ed4 <ferror@plt+0x4c4>
  40304c:	ldr	x2, [x24, #1080]
  403050:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  403054:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403058:	mov	w3, #0x1                   	// #1
  40305c:	add	x0, x0, #0x39b
  403060:	add	x1, x1, #0x456
  403064:	mov	w4, wzr
  403068:	bl	4033b8 <ferror@plt+0x9a8>
  40306c:	b	402ed4 <ferror@plt+0x4c4>
  403070:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403074:	strb	w21, [x8, #1120]
  403078:	b	402ed4 <ferror@plt+0x4c4>
  40307c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403080:	strb	w21, [x8, #1132]
  403084:	b	402ed4 <ferror@plt+0x4c4>
  403088:	ldr	x0, [x24, #1080]
  40308c:	bl	407b74 <ferror@plt+0x5164>
  403090:	mov	x1, x0
  403094:	mov	w0, #0x7                   	// #7
  403098:	bl	403674 <ferror@plt+0xc64>
  40309c:	b	402ed4 <ferror@plt+0x4c4>
  4030a0:	ldr	x0, [x24, #1080]
  4030a4:	bl	407bd4 <ferror@plt+0x51c4>
  4030a8:	mov	x1, x0
  4030ac:	mov	x0, #0x1                   	// #1
  4030b0:	movk	x0, #0x4000, lsl #48
  4030b4:	bl	403674 <ferror@plt+0xc64>
  4030b8:	b	402ed4 <ferror@plt+0x4c4>
  4030bc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4030c0:	str	w21, [x8, #1136]
  4030c4:	b	402ed4 <ferror@plt+0x4c4>
  4030c8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4030cc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4030d0:	mov	w0, #0x1                   	// #1
  4030d4:	add	x1, x1, #0x488
  4030d8:	strb	w21, [x8, #1128]
  4030dc:	bl	402a00 <setlocale@plt>
  4030e0:	b	402ed4 <ferror@plt+0x4c4>
  4030e4:	ldr	x0, [x24, #1080]
  4030e8:	bl	407b74 <ferror@plt+0x5164>
  4030ec:	mov	x1, x0
  4030f0:	mov	w0, #0x5                   	// #5
  4030f4:	bl	403674 <ferror@plt+0xc64>
  4030f8:	b	402ed4 <ferror@plt+0x4c4>
  4030fc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403100:	strb	wzr, [x8, #888]
  403104:	b	402ed4 <ferror@plt+0x4c4>
  403108:	mov	w8, #0x3                   	// #3
  40310c:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  403110:	str	w8, [x9, #1136]
  403114:	b	402ed4 <ferror@plt+0x4c4>
  403118:	ldr	x0, [x24, #1080]
  40311c:	bl	407b74 <ferror@plt+0x5164>
  403120:	mov	x1, x0
  403124:	mov	w0, #0x9                   	// #9
  403128:	bl	403674 <ferror@plt+0xc64>
  40312c:	b	402ed4 <ferror@plt+0x4c4>
  403130:	ldr	x1, [x24, #1080]
  403134:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  403138:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  40313c:	add	x0, x0, #0x390
  403140:	mov	x2, xzr
  403144:	bl	408494 <ferror@plt+0x5a84>
  403148:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40314c:	str	x0, [x8, #1152]
  403150:	b	402ed4 <ferror@plt+0x4c4>
  403154:	ldr	x0, [x24, #1080]
  403158:	bl	4078ec <ferror@plt+0x4edc>
  40315c:	mov	x1, x0
  403160:	mov	w0, #0x3                   	// #3
  403164:	bl	403674 <ferror@plt+0xc64>
  403168:	b	402ed4 <ferror@plt+0x4c4>
  40316c:	ldr	x0, [x24, #1080]
  403170:	bl	407bd4 <ferror@plt+0x51c4>
  403174:	mov	x1, x0
  403178:	mov	w0, #0x21                  	// #33
  40317c:	bl	403674 <ferror@plt+0xc64>
  403180:	b	402ed4 <ferror@plt+0x4c4>
  403184:	bl	40474c <ferror@plt+0x1d3c>
  403188:	b	402ed4 <ferror@plt+0x4c4>
  40318c:	bl	405f9c <ferror@plt+0x358c>
  403190:	b	402ed4 <ferror@plt+0x4c4>
  403194:	bl	403650 <ferror@plt+0xc40>
  403198:	b	402ed4 <ferror@plt+0x4c4>
  40319c:	ldr	x1, [x24, #1080]
  4031a0:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  4031a4:	mov	x3, #0xffffffffffffffff    	// #-1
  4031a8:	add	x0, x0, #0x6b7
  4031ac:	mov	x2, xzr
  4031b0:	bl	408494 <ferror@plt+0x5a84>
  4031b4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4031b8:	str	x0, [x8, #2136]
  4031bc:	b	402ed4 <ferror@plt+0x4c4>
  4031c0:	bl	405aa8 <ferror@plt+0x3098>
  4031c4:	b	402ed4 <ferror@plt+0x4c4>
  4031c8:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4031cc:	str	wzr, [x8, #1136]
  4031d0:	b	402ed4 <ferror@plt+0x4c4>
  4031d4:	ldr	x24, [x24, #1080]
  4031d8:	mov	x21, x28
  4031dc:	mov	x28, xzr
  4031e0:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  4031e4:	add	x8, x8, #0x2ac
  4031e8:	add	x25, x8, x28
  4031ec:	mov	x0, x25
  4031f0:	mov	x1, x24
  4031f4:	bl	4027a0 <strcmp@plt>
  4031f8:	cbz	w0, 403290 <ferror@plt+0x880>
  4031fc:	add	x28, x28, #0xc
  403200:	cmp	x28, #0x30
  403204:	b.ne	4031e0 <ferror@plt+0x7d0>  // b.any
  403208:	b	403350 <ferror@plt+0x940>
  40320c:	ldr	x1, [x24, #1080]
  403210:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  403214:	mov	w3, #0x4000                	// #16384
  403218:	add	x0, x0, #0x3d4
  40321c:	mov	x2, xzr
  403220:	bl	408494 <ferror@plt+0x5a84>
  403224:	bl	405854 <ferror@plt+0x2e44>
  403228:	b	402ed4 <ferror@plt+0x4c4>
  40322c:	ldr	x24, [x24, #1080]
  403230:	mov	x21, x26
  403234:	mov	x26, x28
  403238:	mov	x28, xzr
  40323c:	add	x25, x27, x28
  403240:	mov	x0, x25
  403244:	mov	x1, x24
  403248:	bl	4027a0 <strcmp@plt>
  40324c:	cbz	w0, 4032c0 <ferror@plt+0x8b0>
  403250:	add	x28, x28, #0xc
  403254:	cmp	x28, #0x3c
  403258:	b.ne	40323c <ferror@plt+0x82c>  // b.any
  40325c:	b	40335c <ferror@plt+0x94c>
  403260:	ldr	x2, [x24, #1080]
  403264:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  403268:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  40326c:	mov	w3, #0x1                   	// #1
  403270:	mov	w4, #0x1                   	// #1
  403274:	add	x0, x0, #0x3c1
  403278:	add	x1, x1, #0x47e
  40327c:	bl	4033b8 <ferror@plt+0x9a8>
  403280:	b	402ed4 <ferror@plt+0x4c4>
  403284:	ldr	x0, [x24, #1080]
  403288:	bl	4082b0 <ferror@plt+0x58a0>
  40328c:	b	402ed4 <ferror@plt+0x4c4>
  403290:	ldr	w24, [x25, #8]
  403294:	mov	w0, w24
  403298:	bl	4028f0 <lzma_check_is_supported@plt>
  40329c:	tst	w0, #0xff
  4032a0:	b.eq	403350 <ferror@plt+0x940>  // b.none
  4032a4:	mov	w0, w24
  4032a8:	bl	4035c0 <ferror@plt+0xbb0>
  4032ac:	adrp	x24, 41f000 <ferror@plt+0x1c5f0>
  4032b0:	mov	w25, #0x80000000            	// #-2147483648
  4032b4:	mov	x28, x21
  4032b8:	mov	w21, #0x1                   	// #1
  4032bc:	b	402ed4 <ferror@plt+0x4c4>
  4032c0:	ldr	w8, [x25, #8]
  4032c4:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  4032c8:	adrp	x24, 41f000 <ferror@plt+0x1c5f0>
  4032cc:	mov	w25, #0x80000000            	// #-2147483648
  4032d0:	str	w8, [x9, #1140]
  4032d4:	mov	x28, x26
  4032d8:	mov	x26, x21
  4032dc:	mov	w21, #0x1                   	// #1
  4032e0:	b	402ed4 <ferror@plt+0x4c4>
  4032e4:	ldr	x9, [sp, #8]
  4032e8:	adrp	x8, 40a000 <ferror@plt+0x75f0>
  4032ec:	add	x8, x8, #0xc64
  4032f0:	str	x8, [x9, #16]
  4032f4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4032f8:	ldr	x8, [x8, #1104]
  4032fc:	str	x8, [x9, #24]
  403300:	b	402ed4 <ferror@plt+0x4c4>
  403304:	ldp	x20, x19, [sp, #96]
  403308:	ldp	x22, x21, [sp, #80]
  40330c:	ldp	x24, x23, [sp, #64]
  403310:	ldp	x26, x25, [sp, #48]
  403314:	ldp	x28, x27, [sp, #32]
  403318:	ldp	x29, x30, [sp, #16]
  40331c:	add	sp, sp, #0x70
  403320:	ret
  403324:	bl	407320 <ferror@plt+0x4910>
  403328:	mov	w0, #0x1                   	// #1
  40332c:	mov	w1, #0x1                   	// #1
  403330:	mov	w2, wzr
  403334:	bl	408b70 <ferror@plt+0x6160>
  403338:	mov	w0, wzr
  40333c:	bl	4073c8 <ferror@plt+0x49b8>
  403340:	mov	w0, #0x1                   	// #1
  403344:	bl	4073c8 <ferror@plt+0x49b8>
  403348:	bl	407358 <ferror@plt+0x4948>
  40334c:	bl	405908 <ferror@plt+0x2ef8>
  403350:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403354:	add	x1, x1, #0x4a7
  403358:	b	403364 <ferror@plt+0x954>
  40335c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403360:	add	x1, x1, #0x48a
  403364:	mov	w2, #0x5                   	// #5
  403368:	mov	x0, xzr
  40336c:	bl	4028c0 <dcgettext@plt>
  403370:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403374:	ldr	x1, [x8, #1080]
  403378:	bl	406d68 <ferror@plt+0x4358>
  40337c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403380:	add	x1, x1, #0x4cc
  403384:	mov	w2, #0x5                   	// #5
  403388:	mov	x0, xzr
  40338c:	bl	4028c0 <dcgettext@plt>
  403390:	bl	406d68 <ferror@plt+0x4358>
  403394:	ldr	x19, [x24, #1080]
  403398:	bl	402950 <__errno_location@plt>
  40339c:	ldr	w0, [x0]
  4033a0:	bl	402660 <strerror@plt>
  4033a4:	mov	x2, x0
  4033a8:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  4033ac:	add	x0, x0, #0x50c
  4033b0:	mov	x1, x19
  4033b4:	bl	406d68 <ferror@plt+0x4358>
  4033b8:	stp	x29, x30, [sp, #-64]!
  4033bc:	str	x23, [sp, #16]
  4033c0:	mov	x23, x0
  4033c4:	mov	x0, x2
  4033c8:	stp	x22, x21, [sp, #32]
  4033cc:	stp	x20, x19, [sp, #48]
  4033d0:	mov	x29, sp
  4033d4:	mov	w19, w4
  4033d8:	mov	w20, w3
  4033dc:	mov	x21, x2
  4033e0:	mov	x22, x1
  4033e4:	bl	402400 <strlen@plt>
  4033e8:	cbz	x0, 40341c <ferror@plt+0xa0c>
  4033ec:	sub	x8, x0, #0x1
  4033f0:	ldrb	w9, [x21, x8]
  4033f4:	cmp	w9, #0x25
  4033f8:	b.ne	40341c <ferror@plt+0xa0c>  // b.any
  4033fc:	mov	w2, #0x1                   	// #1
  403400:	mov	w3, #0x64                  	// #100
  403404:	mov	x0, x22
  403408:	mov	x1, x21
  40340c:	strb	wzr, [x21, x8]
  403410:	mov	w23, #0x1                   	// #1
  403414:	bl	408494 <ferror@plt+0x5a84>
  403418:	b	403434 <ferror@plt+0xa24>
  40341c:	mov	x3, #0xffffffffffffffff    	// #-1
  403420:	mov	x0, x23
  403424:	mov	x1, x21
  403428:	mov	x2, xzr
  40342c:	bl	408494 <ferror@plt+0x5a84>
  403430:	mov	w23, wzr
  403434:	and	w1, w20, #0x1
  403438:	and	w2, w19, #0x1
  40343c:	mov	w3, w23
  403440:	bl	405888 <ferror@plt+0x2e78>
  403444:	ldp	x20, x19, [sp, #48]
  403448:	ldp	x22, x21, [sp, #32]
  40344c:	ldr	x23, [sp, #16]
  403450:	ldp	x29, x30, [sp], #64
  403454:	ret
  403458:	stp	x29, x30, [sp, #-80]!
  40345c:	stp	x26, x25, [sp, #16]
  403460:	stp	x24, x23, [sp, #32]
  403464:	stp	x22, x21, [sp, #48]
  403468:	stp	x20, x19, [sp, #64]
  40346c:	ldrb	w8, [x0]
  403470:	mov	x19, x0
  403474:	mov	x29, sp
  403478:	cbz	w8, 403598 <ferror@plt+0xb88>
  40347c:	cmp	w8, #0x2c
  403480:	b.eq	403598 <ferror@plt+0xb88>  // b.none
  403484:	mov	w22, #0x1                   	// #1
  403488:	mov	x8, x19
  40348c:	b	403498 <ferror@plt+0xa88>
  403490:	add	x22, x22, #0x1
  403494:	add	x8, x8, #0x1
  403498:	ldrb	w9, [x8]
  40349c:	cmp	w9, #0x2c
  4034a0:	b.eq	403490 <ferror@plt+0xa80>  // b.none
  4034a4:	cbnz	w9, 403494 <ferror@plt+0xa84>
  4034a8:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  4034ac:	cmp	x22, x8
  4034b0:	b.hi	4035a4 <ferror@plt+0xb94>  // b.pmore
  4034b4:	adrp	x23, 41f000 <ferror@plt+0x1c5f0>
  4034b8:	ldr	x0, [x23, #1160]
  4034bc:	bl	4027c0 <free@plt>
  4034c0:	lsl	x8, x22, #3
  4034c4:	add	x1, x8, #0x8
  4034c8:	mov	x0, xzr
  4034cc:	bl	4083fc <ferror@plt+0x59ec>
  4034d0:	str	x0, [x23, #1160]
  4034d4:	cbz	x22, 403560 <ferror@plt+0xb50>
  4034d8:	adrp	x20, 40b000 <ferror@plt+0x85f0>
  4034dc:	mov	x24, xzr
  4034e0:	sub	x25, x22, #0x1
  4034e4:	add	x20, x20, #0x58b
  4034e8:	mov	x26, #0xffffffffffffffff    	// #-1
  4034ec:	b	403510 <ferror@plt+0xb00>
  4034f0:	ldr	x8, [x23, #1160]
  4034f4:	add	x8, x8, x24, lsl #3
  4034f8:	ldur	x9, [x8, #-8]
  4034fc:	str	x9, [x8]
  403500:	add	x24, x24, #0x1
  403504:	cmp	x22, x24
  403508:	add	x19, x21, #0x1
  40350c:	b.eq	403560 <ferror@plt+0xb50>  // b.none
  403510:	mov	w1, #0x2c                  	// #44
  403514:	mov	x0, x19
  403518:	bl	4027e0 <strchr@plt>
  40351c:	mov	x21, x0
  403520:	cbz	x0, 403528 <ferror@plt+0xb18>
  403524:	strb	wzr, [x21]
  403528:	ldrb	w8, [x19]
  40352c:	cbz	w8, 4034f0 <ferror@plt+0xae0>
  403530:	mov	x3, #0xffffffffffffffff    	// #-1
  403534:	mov	x0, x20
  403538:	mov	x1, x19
  40353c:	mov	x2, xzr
  403540:	bl	408494 <ferror@plt+0x5a84>
  403544:	ldr	x8, [x23, #1160]
  403548:	str	x0, [x8, x24, lsl #3]
  40354c:	cbnz	x0, 403500 <ferror@plt+0xaf0>
  403550:	cmp	x25, x24
  403554:	b.ne	403580 <ferror@plt+0xb70>  // b.any
  403558:	str	x26, [x8, x24, lsl #3]
  40355c:	b	403500 <ferror@plt+0xaf0>
  403560:	ldr	x8, [x23, #1160]
  403564:	str	xzr, [x8, x22, lsl #3]
  403568:	ldp	x20, x19, [sp, #64]
  40356c:	ldp	x22, x21, [sp, #48]
  403570:	ldp	x24, x23, [sp, #32]
  403574:	ldp	x26, x25, [sp, #16]
  403578:	ldp	x29, x30, [sp], #80
  40357c:	ret
  403580:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403584:	add	x1, x1, #0x55f
  403588:	mov	w2, #0x5                   	// #5
  40358c:	mov	x0, xzr
  403590:	bl	4028c0 <dcgettext@plt>
  403594:	bl	406d68 <ferror@plt+0x4358>
  403598:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  40359c:	add	x1, x1, #0x513
  4035a0:	b	4035ac <ferror@plt+0xb9c>
  4035a4:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4035a8:	add	x1, x1, #0x538
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	mov	x0, xzr
  4035b4:	bl	4028c0 <dcgettext@plt>
  4035b8:	mov	x1, x19
  4035bc:	bl	406d68 <ferror@plt+0x4358>
  4035c0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4035c4:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  4035c8:	mov	w10, #0x1                   	// #1
  4035cc:	str	w0, [x8, #1168]
  4035d0:	strb	w10, [x9, #1172]
  4035d4:	ret
  4035d8:	stp	x29, x30, [sp, #-16]!
  4035dc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4035e0:	ldr	w9, [x8, #892]
  4035e4:	mov	x29, sp
  4035e8:	and	w9, w9, #0xffffffe0
  4035ec:	orr	w9, w9, w0
  4035f0:	str	w9, [x8, #892]
  4035f4:	bl	403600 <ferror@plt+0xbf0>
  4035f8:	ldp	x29, x30, [sp], #16
  4035fc:	ret
  403600:	stp	x29, x30, [sp, #-32]!
  403604:	stp	x20, x19, [sp, #16]
  403608:	adrp	x19, 41f000 <ferror@plt+0x1c5f0>
  40360c:	ldr	w8, [x19, #1176]
  403610:	mov	x29, sp
  403614:	cbz	w8, 403644 <ferror@plt+0xc34>
  403618:	adrp	x20, 41f000 <ferror@plt+0x1c5f0>
  40361c:	add	x20, x20, #0x4a0
  403620:	sub	w8, w8, #0x1
  403624:	add	x9, x20, w8, uxtw #4
  403628:	ldr	x0, [x9, #8]
  40362c:	str	w8, [x19, #1176]
  403630:	bl	4027c0 <free@plt>
  403634:	ldr	w8, [x19, #1176]
  403638:	add	x9, x20, x8, lsl #4
  40363c:	str	xzr, [x9, #8]
  403640:	cbnz	w8, 403620 <ferror@plt+0xc10>
  403644:	ldp	x20, x19, [sp, #16]
  403648:	ldp	x29, x30, [sp], #32
  40364c:	ret
  403650:	stp	x29, x30, [sp, #-16]!
  403654:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403658:	ldr	w9, [x8, #892]
  40365c:	mov	x29, sp
  403660:	orr	w9, w9, #0x80000000
  403664:	str	w9, [x8, #892]
  403668:	bl	403600 <ferror@plt+0xbf0>
  40366c:	ldp	x29, x30, [sp], #16
  403670:	ret
  403674:	stp	x29, x30, [sp, #-16]!
  403678:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40367c:	ldr	w9, [x8, #1176]
  403680:	mov	x29, sp
  403684:	cmp	w9, #0x4
  403688:	b.eq	4036b8 <ferror@plt+0xca8>  // b.none
  40368c:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  403690:	add	x10, x10, #0x4a0
  403694:	add	w11, w9, #0x1
  403698:	adrp	x12, 41f000 <ferror@plt+0x1c5f0>
  40369c:	mov	w13, #0x6                   	// #6
  4036a0:	add	x9, x10, x9, lsl #4
  4036a4:	str	w11, [x8, #1176]
  4036a8:	stp	x0, x1, [x9]
  4036ac:	str	w13, [x12, #892]
  4036b0:	ldp	x29, x30, [sp], #16
  4036b4:	ret
  4036b8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4036bc:	add	x1, x1, #0x5a4
  4036c0:	mov	w2, #0x5                   	// #5
  4036c4:	mov	x0, xzr
  4036c8:	bl	4028c0 <dcgettext@plt>
  4036cc:	bl	406d68 <ferror@plt+0x4358>
  4036d0:	stp	x29, x30, [sp, #-80]!
  4036d4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4036d8:	ldrb	w8, [x8, #1172]
  4036dc:	str	x25, [sp, #16]
  4036e0:	stp	x24, x23, [sp, #32]
  4036e4:	stp	x22, x21, [sp, #48]
  4036e8:	stp	x20, x19, [sp, #64]
  4036ec:	mov	x29, sp
  4036f0:	tbnz	w8, #0, 403710 <ferror@plt+0xd00>
  4036f4:	mov	w0, #0x4                   	// #4
  4036f8:	mov	w19, #0x4                   	// #4
  4036fc:	bl	4028f0 <lzma_check_is_supported@plt>
  403700:	tst	w0, #0xff
  403704:	csinc	w8, w19, wzr, ne  // ne = any
  403708:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  40370c:	str	w8, [x9, #1168]
  403710:	adrp	x20, 41f000 <ferror@plt+0x1c5f0>
  403714:	ldr	w8, [x20, #1176]
  403718:	mov	x21, #0x1                   	// #1
  40371c:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  403720:	movk	x21, #0x4000, lsl #48
  403724:	adrp	x23, 41f000 <ferror@plt+0x1c5f0>
  403728:	add	x22, x22, #0x4a0
  40372c:	cbnz	w8, 4037b8 <ferror@plt+0xda8>
  403730:	ldr	w8, [x23, #1140]
  403734:	cmp	w8, #0x3
  403738:	b.ne	40377c <ferror@plt+0xd6c>  // b.any
  40373c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403740:	add	x1, x1, #0x5c6
  403744:	mov	w2, #0x5                   	// #5
  403748:	mov	x0, xzr
  40374c:	bl	4028c0 <dcgettext@plt>
  403750:	mov	x1, x0
  403754:	mov	w0, #0x2                   	// #2
  403758:	bl	406b44 <ferror@plt+0x4134>
  40375c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403760:	add	x1, x1, #0x5f1
  403764:	mov	w2, #0x5                   	// #5
  403768:	mov	x0, xzr
  40376c:	bl	4028c0 <dcgettext@plt>
  403770:	mov	x1, x0
  403774:	mov	w0, #0x2                   	// #2
  403778:	bl	406b44 <ferror@plt+0x4134>
  40377c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403780:	ldr	w1, [x8, #892]
  403784:	adrp	x19, 41f000 <ferror@plt+0x1c5f0>
  403788:	add	x19, x19, #0x4f0
  40378c:	mov	x0, x19
  403790:	bl	4029a0 <lzma_lzma_preset@plt>
  403794:	tst	w0, #0xff
  403798:	b.ne	403bfc <ferror@plt+0x11ec>  // b.any
  40379c:	ldr	w8, [x23, #1140]
  4037a0:	mov	w9, #0x21                  	// #33
  4037a4:	mov	w10, #0x1                   	// #1
  4037a8:	str	w10, [x20, #1176]
  4037ac:	cmp	w8, #0x2
  4037b0:	csel	x8, x21, x9, eq  // eq = none
  4037b4:	stp	x8, x19, [x22]
  4037b8:	ldr	w8, [x20, #1176]
  4037bc:	ldr	w9, [x23, #1140]
  4037c0:	mov	x10, #0xffffffffffffffff    	// #-1
  4037c4:	lsl	x11, x8, #4
  4037c8:	cmp	w9, #0x1
  4037cc:	str	x10, [x22, x11]
  4037d0:	b.eq	403800 <ferror@plt+0xdf0>  // b.none
  4037d4:	cmp	w9, #0x2
  4037d8:	b.ne	40382c <ferror@plt+0xe1c>  // b.any
  4037dc:	cmp	w8, #0x1
  4037e0:	b.ne	403c24 <ferror@plt+0x1214>  // b.any
  4037e4:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  4037e8:	ldr	x10, [x10, #1184]
  4037ec:	cmp	x10, x21
  4037f0:	b.ne	403c24 <ferror@plt+0x1214>  // b.any
  4037f4:	cmp	w9, #0x1
  4037f8:	b.eq	403804 <ferror@plt+0xdf4>  // b.none
  4037fc:	b	40382c <ferror@plt+0xe1c>
  403800:	cbz	w8, 40382c <ferror@plt+0xe1c>
  403804:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  403808:	mov	x9, xzr
  40380c:	add	x10, x10, #0x4a0
  403810:	ldr	x11, [x10]
  403814:	cmp	x11, x21
  403818:	b.eq	403c00 <ferror@plt+0x11f0>  // b.none
  40381c:	add	x9, x9, #0x1
  403820:	cmp	x9, x8
  403824:	add	x10, x10, #0x10
  403828:	b.cc	403810 <ferror@plt+0xe00>  // b.lo, b.ul, b.last
  40382c:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  403830:	add	x1, x1, #0x4a0
  403834:	mov	w0, #0x4                   	// #4
  403838:	bl	4072ac <ferror@plt+0x489c>
  40383c:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  403840:	ldr	w8, [x21, #1136]
  403844:	cbnz	w8, 4038d4 <ferror@plt+0xec4>
  403848:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40384c:	ldr	x8, [x8, #2136]
  403850:	cbz	x8, 4038d4 <ferror@plt+0xec4>
  403854:	ldr	w8, [x20, #1176]
  403858:	cbz	w8, 4038a0 <ferror@plt+0xe90>
  40385c:	ldr	w9, [x20, #1176]
  403860:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  403864:	mov	x8, xzr
  403868:	add	x10, x10, #0x4a0
  40386c:	b	403880 <ferror@plt+0xe70>
  403870:	add	x8, x8, #0x1
  403874:	cmp	x8, x9
  403878:	add	x10, x10, #0x10
  40387c:	b.cs	4038a0 <ferror@plt+0xe90>  // b.hs, b.nlast
  403880:	ldr	x11, [x10]
  403884:	cmp	x11, #0x3
  403888:	b.eq	403870 <ferror@plt+0xe60>  // b.none
  40388c:	cmp	x11, #0x21
  403890:	b.eq	403870 <ferror@plt+0xe60>  // b.none
  403894:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403898:	add	x1, x1, #0x68f
  40389c:	b	403c08 <ferror@plt+0x11f8>
  4038a0:	bl	40587c <ferror@plt+0x2e6c>
  4038a4:	cmp	w0, #0x1
  4038a8:	b.ls	4038d4 <ferror@plt+0xec4>  // b.plast
  4038ac:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4038b0:	add	x1, x1, #0x6c5
  4038b4:	mov	w2, #0x5                   	// #5
  4038b8:	mov	x0, xzr
  4038bc:	bl	4028c0 <dcgettext@plt>
  4038c0:	mov	x1, x0
  4038c4:	mov	w0, #0x2                   	// #2
  4038c8:	bl	406b44 <ferror@plt+0x4134>
  4038cc:	mov	w0, #0x1                   	// #1
  4038d0:	bl	405854 <ferror@plt+0x2e44>
  4038d4:	ldr	w0, [x21, #1136]
  4038d8:	bl	4058e0 <ferror@plt+0x2ed0>
  4038dc:	ldr	w8, [x21, #1136]
  4038e0:	mov	x19, x0
  4038e4:	cbz	w8, 4038f8 <ferror@plt+0xee8>
  4038e8:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  4038ec:	add	x0, x0, #0x4a0
  4038f0:	bl	402640 <lzma_raw_decoder_memusage@plt>
  4038f4:	b	403984 <ferror@plt+0xf74>
  4038f8:	ldr	w8, [x23, #1140]
  4038fc:	cmp	w8, #0x1
  403900:	b.ne	403978 <ferror@plt+0xf68>  // b.any
  403904:	bl	40587c <ferror@plt+0x2e6c>
  403908:	cmp	w0, #0x2
  40390c:	b.cc	403978 <ferror@plt+0xf68>  // b.lo, b.ul, b.last
  403910:	bl	40587c <ferror@plt+0x2e6c>
  403914:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403918:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  40391c:	ldr	x10, [x8, #1152]
  403920:	ldr	w9, [x9, #1168]
  403924:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403928:	add	x8, x8, #0x380
  40392c:	str	w0, [x8, #4]
  403930:	mov	x0, x8
  403934:	str	x10, [x8, #8]
  403938:	str	w9, [x8, #32]
  40393c:	bl	402510 <lzma_stream_encoder_mt_memusage@plt>
  403940:	mov	x20, x0
  403944:	cmn	x0, #0x1
  403948:	b.eq	403988 <ferror@plt+0xf78>  // b.none
  40394c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403950:	add	x1, x1, #0x6fe
  403954:	mov	w2, #0x5                   	// #5
  403958:	mov	x0, xzr
  40395c:	bl	4028c0 <dcgettext@plt>
  403960:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403964:	ldr	w2, [x8, #900]
  403968:	mov	x1, x0
  40396c:	mov	w0, #0x4                   	// #4
  403970:	bl	406b44 <ferror@plt+0x4134>
  403974:	b	403988 <ferror@plt+0xf78>
  403978:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  40397c:	add	x0, x0, #0x4a0
  403980:	bl	4029b0 <lzma_raw_encoder_memusage@plt>
  403984:	mov	x20, x0
  403988:	cmn	x20, #0x1
  40398c:	b.eq	403c18 <ferror@plt+0x1208>  // b.none
  403990:	mov	w0, #0x4                   	// #4
  403994:	mov	x1, x20
  403998:	bl	406eb4 <ferror@plt+0x44a4>
  40399c:	ldr	w8, [x21, #1136]
  4039a0:	cbnz	w8, 4039f4 <ferror@plt+0xfe4>
  4039a4:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  4039a8:	add	x0, x0, #0x4a0
  4039ac:	bl	402640 <lzma_raw_decoder_memusage@plt>
  4039b0:	cmn	x0, #0x1
  4039b4:	b.eq	4039f4 <ferror@plt+0xfe4>  // b.none
  4039b8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4039bc:	mov	x21, x0
  4039c0:	add	x1, x1, #0x741
  4039c4:	mov	w2, #0x5                   	// #5
  4039c8:	mov	x0, xzr
  4039cc:	bl	4028c0 <dcgettext@plt>
  4039d0:	mov	x22, x0
  4039d4:	mov	x0, x21
  4039d8:	bl	4086c4 <ferror@plt+0x5cb4>
  4039dc:	mov	w1, wzr
  4039e0:	bl	4086d4 <ferror@plt+0x5cc4>
  4039e4:	mov	x2, x0
  4039e8:	mov	w0, #0x4                   	// #4
  4039ec:	mov	x1, x22
  4039f0:	bl	406b44 <ferror@plt+0x4134>
  4039f4:	cmp	x20, x19
  4039f8:	b.ls	403be4 <ferror@plt+0x11d4>  // b.plast
  4039fc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403a00:	ldrb	w8, [x8, #888]
  403a04:	cbz	w8, 403b64 <ferror@plt+0x1154>
  403a08:	ldr	w8, [x23, #1140]
  403a0c:	cmp	w8, #0x3
  403a10:	b.eq	403b64 <ferror@plt+0x1154>  // b.none
  403a14:	cmp	w8, #0x1
  403a18:	b.ne	403adc <ferror@plt+0x10cc>  // b.any
  403a1c:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  403a20:	ldr	w8, [x22, #900]
  403a24:	cmp	w8, #0x2
  403a28:	b.cc	403adc <ferror@plt+0x10cc>  // b.lo, b.ul, b.last
  403a2c:	ldr	w8, [x22, #900]
  403a30:	subs	w8, w8, #0x1
  403a34:	str	w8, [x22, #900]
  403a38:	b.eq	403b64 <ferror@plt+0x1154>  // b.none
  403a3c:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  403a40:	add	x21, x21, #0x380
  403a44:	mov	x0, x21
  403a48:	bl	402510 <lzma_stream_encoder_mt_memusage@plt>
  403a4c:	cmn	x0, #0x1
  403a50:	b.eq	403bfc <ferror@plt+0x11ec>  // b.none
  403a54:	mov	x20, x0
  403a58:	cmp	x0, x19
  403a5c:	b.ls	403a74 <ferror@plt+0x1064>  // b.plast
  403a60:	ldr	w8, [x22, #900]
  403a64:	subs	w8, w8, #0x1
  403a68:	str	w8, [x22, #900]
  403a6c:	b.ne	403a44 <ferror@plt+0x1034>  // b.any
  403a70:	b	403b64 <ferror@plt+0x1154>
  403a74:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403a78:	add	x1, x1, #0x76b
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	mov	x0, xzr
  403a84:	bl	4028c0 <dcgettext@plt>
  403a88:	mov	x21, x0
  403a8c:	bl	40587c <ferror@plt+0x2e6c>
  403a90:	mov	w0, w0
  403a94:	mov	w1, wzr
  403a98:	bl	4086d4 <ferror@plt+0x5cc4>
  403a9c:	ldr	w8, [x22, #900]
  403aa0:	mov	x22, x0
  403aa4:	mov	w1, #0x1                   	// #1
  403aa8:	mov	x0, x8
  403aac:	bl	4086d4 <ferror@plt+0x5cc4>
  403ab0:	mov	x23, x0
  403ab4:	mov	x0, x19
  403ab8:	bl	4086c4 <ferror@plt+0x5cb4>
  403abc:	mov	w1, #0x2                   	// #2
  403ac0:	bl	4086d4 <ferror@plt+0x5cc4>
  403ac4:	mov	x4, x0
  403ac8:	mov	w0, #0x2                   	// #2
  403acc:	mov	x1, x21
  403ad0:	mov	x2, x22
  403ad4:	mov	x3, x23
  403ad8:	bl	406b44 <ferror@plt+0x4134>
  403adc:	cmp	x20, x19
  403ae0:	b.ls	403be4 <ferror@plt+0x11d4>  // b.plast
  403ae4:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  403ae8:	mov	x8, #0x1                   	// #1
  403aec:	add	x22, x22, #0x4a0
  403af0:	movk	x8, #0x4000, lsl #48
  403af4:	ldr	x9, [x22]
  403af8:	cmp	x9, #0x21
  403afc:	b.eq	403b18 <ferror@plt+0x1108>  // b.none
  403b00:	cmp	x9, x8
  403b04:	b.eq	403b18 <ferror@plt+0x1108>  // b.none
  403b08:	cmn	x9, #0x1
  403b0c:	b.eq	403b64 <ferror@plt+0x1154>  // b.none
  403b10:	add	x22, x22, #0x10
  403b14:	b	403af4 <ferror@plt+0x10e4>
  403b18:	ldr	x23, [x22, #8]
  403b1c:	ldr	w24, [x23]
  403b20:	ands	w8, w24, #0xfff00000
  403b24:	str	w8, [x23]
  403b28:	b.eq	403b64 <ferror@plt+0x1154>  // b.none
  403b2c:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  403b30:	sub	w25, w8, #0x100, lsl #12
  403b34:	add	x21, x21, #0x4a0
  403b38:	mov	x0, x21
  403b3c:	bl	4029b0 <lzma_raw_encoder_memusage@plt>
  403b40:	cmn	x0, #0x1
  403b44:	b.eq	403bfc <ferror@plt+0x11ec>  // b.none
  403b48:	mov	x20, x0
  403b4c:	cmp	x0, x19
  403b50:	b.ls	403b6c <ferror@plt+0x115c>  // b.plast
  403b54:	str	w25, [x23]
  403b58:	sub	w25, w25, #0x100, lsl #12
  403b5c:	cmn	w25, #0x100, lsl #12
  403b60:	b.ne	403b38 <ferror@plt+0x1128>  // b.any
  403b64:	mov	x0, x20
  403b68:	bl	403c30 <ferror@plt+0x1220>
  403b6c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403b70:	add	x1, x1, #0x7c7
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	mov	x0, xzr
  403b7c:	bl	4028c0 <dcgettext@plt>
  403b80:	ldr	x8, [x22]
  403b84:	mov	x20, x0
  403b88:	mov	w9, #0x31                  	// #49
  403b8c:	lsr	x0, x24, #20
  403b90:	cmp	x8, #0x21
  403b94:	mov	w1, wzr
  403b98:	cinc	w21, w9, eq  // eq = none
  403b9c:	bl	4086d4 <ferror@plt+0x5cc4>
  403ba0:	ldr	w8, [x23]
  403ba4:	mov	x22, x0
  403ba8:	mov	w1, #0x1                   	// #1
  403bac:	lsr	x0, x8, #20
  403bb0:	bl	4086d4 <ferror@plt+0x5cc4>
  403bb4:	mov	x23, x0
  403bb8:	mov	x0, x19
  403bbc:	bl	4086c4 <ferror@plt+0x5cb4>
  403bc0:	mov	w1, #0x2                   	// #2
  403bc4:	bl	4086d4 <ferror@plt+0x5cc4>
  403bc8:	mov	x5, x0
  403bcc:	mov	w0, #0x2                   	// #2
  403bd0:	mov	x1, x20
  403bd4:	mov	w2, w21
  403bd8:	mov	x3, x22
  403bdc:	mov	x4, x23
  403be0:	bl	406b44 <ferror@plt+0x4134>
  403be4:	ldp	x20, x19, [sp, #64]
  403be8:	ldp	x22, x21, [sp, #48]
  403bec:	ldp	x24, x23, [sp, #32]
  403bf0:	ldr	x25, [sp, #16]
  403bf4:	ldp	x29, x30, [sp], #80
  403bf8:	ret
  403bfc:	bl	406de8 <ferror@plt+0x43d8>
  403c00:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403c04:	add	x1, x1, #0x666
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	mov	x0, xzr
  403c10:	bl	4028c0 <dcgettext@plt>
  403c14:	bl	406d68 <ferror@plt+0x4358>
  403c18:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403c1c:	add	x1, x1, #0x716
  403c20:	b	403c08 <ferror@plt+0x11f8>
  403c24:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403c28:	add	x1, x1, #0x636
  403c2c:	b	403c08 <ferror@plt+0x11f8>
  403c30:	stp	x29, x30, [sp, #-32]!
  403c34:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  403c38:	str	x19, [sp, #16]
  403c3c:	mov	x19, x0
  403c40:	add	x1, x1, #0x82c
  403c44:	mov	w2, #0x5                   	// #5
  403c48:	mov	x0, xzr
  403c4c:	mov	x29, sp
  403c50:	bl	4028c0 <dcgettext@plt>
  403c54:	mov	x1, x0
  403c58:	mov	w0, #0x1                   	// #1
  403c5c:	bl	406b44 <ferror@plt+0x4134>
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	mov	x1, x19
  403c68:	bl	406eb4 <ferror@plt+0x44a4>
  403c6c:	mov	w0, #0x1                   	// #1
  403c70:	mov	w1, #0x1                   	// #1
  403c74:	mov	w2, wzr
  403c78:	bl	408b70 <ferror@plt+0x6160>
  403c7c:	stp	x29, x30, [sp, #-48]!
  403c80:	str	x21, [sp, #16]
  403c84:	stp	x20, x19, [sp, #32]
  403c88:	mov	x29, sp
  403c8c:	mov	x19, x0
  403c90:	bl	405fcc <ferror@plt+0x35bc>
  403c94:	mov	x0, x19
  403c98:	bl	40475c <ferror@plt+0x1d4c>
  403c9c:	cbz	x0, 403d18 <ferror@plt+0x1308>
  403ca0:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  403ca4:	ldr	w8, [x21, #1136]
  403ca8:	mov	x19, x0
  403cac:	cbz	w8, 403cd0 <ferror@plt+0x12c0>
  403cb0:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  403cb4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403cb8:	add	x1, x1, #0x5e8
  403cbc:	mov	w2, #0x2000                	// #8192
  403cc0:	mov	x0, x19
  403cc4:	str	x1, [x8, #1376]
  403cc8:	bl	4052e0 <ferror@plt+0x28d0>
  403ccc:	b	403cdc <ferror@plt+0x12cc>
  403cd0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403cd4:	mov	x0, xzr
  403cd8:	str	xzr, [x8, #1376]
  403cdc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403ce0:	cmn	x0, #0x1
  403ce4:	str	x0, [x8, #1384]
  403ce8:	b.eq	403d08 <ferror@plt+0x12f8>  // b.none
  403cec:	mov	x0, x19
  403cf0:	bl	403d80 <ferror@plt+0x1370>
  403cf4:	cmp	w0, #0x2
  403cf8:	b.eq	403d08 <ferror@plt+0x12f8>  // b.none
  403cfc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  403d00:	ldr	w8, [x8, #2168]
  403d04:	cbz	w8, 403d28 <ferror@plt+0x1318>
  403d08:	mov	w20, wzr
  403d0c:	and	w1, w20, #0x1
  403d10:	mov	x0, x19
  403d14:	bl	404d78 <ferror@plt+0x2368>
  403d18:	ldp	x20, x19, [sp, #32]
  403d1c:	ldr	x21, [sp, #16]
  403d20:	ldp	x29, x30, [sp], #48
  403d24:	ret
  403d28:	ldr	w8, [x21, #1136]
  403d2c:	mov	w20, w0
  403d30:	cmp	w8, #0x2
  403d34:	b.eq	403d44 <ferror@plt+0x1334>  // b.none
  403d38:	mov	x0, x19
  403d3c:	bl	404ab0 <ferror@plt+0x20a0>
  403d40:	tbnz	w0, #0, 403d08 <ferror@plt+0x12f8>
  403d44:	bl	407798 <ferror@plt+0x4d88>
  403d48:	ldr	x8, [x19, #88]
  403d4c:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403d50:	add	x0, x0, #0x560
  403d54:	bic	x1, x8, x8, asr #63
  403d58:	bl	406118 <ferror@plt+0x3708>
  403d5c:	mov	x0, x19
  403d60:	cbz	w20, 403d6c <ferror@plt+0x135c>
  403d64:	bl	4043f0 <ferror@plt+0x19e0>
  403d68:	b	403d70 <ferror@plt+0x1360>
  403d6c:	bl	404054 <ferror@plt+0x1644>
  403d70:	mov	w20, w0
  403d74:	and	w0, w0, #0x1
  403d78:	bl	4068dc <ferror@plt+0x3ecc>
  403d7c:	b	403d0c <ferror@plt+0x12fc>
  403d80:	stp	x29, x30, [sp, #-48]!
  403d84:	stp	x22, x21, [sp, #16]
  403d88:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  403d8c:	ldr	w8, [x22, #1136]
  403d90:	stp	x20, x19, [sp, #32]
  403d94:	mov	x19, x0
  403d98:	mov	x29, sp
  403d9c:	cbz	w8, 403e04 <ferror@plt+0x13f4>
  403da0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403da4:	ldrb	w12, [x8, #1132]
  403da8:	adrp	x11, 41f000 <ferror@plt+0x1c5f0>
  403dac:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403db0:	ldrb	w11, [x11, #1144]
  403db4:	ldr	w8, [x8, #1140]
  403db8:	mov	w9, #0x10                  	// #16
  403dbc:	mov	w10, #0x2                   	// #2
  403dc0:	cmp	w12, #0x0
  403dc4:	csel	w9, w10, w9, eq  // eq = none
  403dc8:	cmp	w11, #0x0
  403dcc:	orr	w10, w9, #0x8
  403dd0:	csel	w20, w10, w9, eq  // eq = none
  403dd4:	cmp	w8, #0x3
  403dd8:	b.hi	403e48 <ferror@plt+0x1438>  // b.pmore
  403ddc:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  403de0:	add	x9, x9, #0x596
  403de4:	adr	x10, 403df4 <ferror@plt+0x13e4>
  403de8:	ldrb	w11, [x9, x8]
  403dec:	add	x10, x10, x11, lsl #2
  403df0:	br	x10
  403df4:	bl	404490 <ferror@plt+0x1a80>
  403df8:	tbz	w0, #0, 403f20 <ferror@plt+0x1510>
  403dfc:	mov	w21, #0x1                   	// #1
  403e00:	b	403e9c <ferror@plt+0x148c>
  403e04:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403e08:	ldr	w8, [x8, #1140]
  403e0c:	cmp	w8, #0x3
  403e10:	b.eq	403ee8 <ferror@plt+0x14d8>  // b.none
  403e14:	cmp	w8, #0x2
  403e18:	b.eq	403f00 <ferror@plt+0x14f0>  // b.none
  403e1c:	cmp	w8, #0x1
  403e20:	b.ne	403f18 <ferror@plt+0x1508>  // b.any
  403e24:	bl	40587c <ferror@plt+0x2e6c>
  403e28:	cmp	w0, #0x2
  403e2c:	b.cc	403fd4 <ferror@plt+0x15c4>  // b.lo, b.ul, b.last
  403e30:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403e34:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  403e38:	add	x0, x0, #0x560
  403e3c:	add	x1, x1, #0x380
  403e40:	bl	4027f0 <lzma_stream_encoder_mt@plt>
  403e44:	b	403ff0 <ferror@plt+0x15e0>
  403e48:	mov	w21, wzr
  403e4c:	b	403e9c <ferror@plt+0x148c>
  403e50:	bl	404490 <ferror@plt+0x1a80>
  403e54:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  403e58:	and	w21, w0, #0x1
  403e5c:	add	x8, x8, #0x59a
  403e60:	adr	x9, 403eb4 <ferror@plt+0x14a4>
  403e64:	ldrb	w10, [x8, x21]
  403e68:	add	x9, x9, x10, lsl #2
  403e6c:	br	x9
  403e70:	bl	4044dc <ferror@plt+0x1acc>
  403e74:	tst	w0, #0x1
  403e78:	mov	w8, #0x2                   	// #2
  403e7c:	csel	w21, w8, wzr, ne  // ne = any
  403e80:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  403e84:	add	x8, x8, #0x59a
  403e88:	adr	x9, 403eb4 <ferror@plt+0x14a4>
  403e8c:	ldrb	w10, [x8, x21]
  403e90:	add	x9, x9, x10, lsl #2
  403e94:	br	x9
  403e98:	mov	w21, #0x3                   	// #3
  403e9c:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  403ea0:	add	x8, x8, #0x59a
  403ea4:	adr	x9, 403eb4 <ferror@plt+0x14a4>
  403ea8:	ldrb	w10, [x8, x21]
  403eac:	add	x9, x9, x10, lsl #2
  403eb0:	br	x9
  403eb4:	ldr	w8, [x22, #1136]
  403eb8:	mov	w20, #0x7                   	// #7
  403ebc:	cmp	w8, #0x1
  403ec0:	b.ne	403f9c <ferror@plt+0x158c>  // b.any
  403ec4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403ec8:	ldrb	w8, [x8, #1116]
  403ecc:	cbz	w8, 403f9c <ferror@plt+0x158c>
  403ed0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403ed4:	ldrb	w8, [x8, #1120]
  403ed8:	cbz	w8, 403f9c <ferror@plt+0x158c>
  403edc:	mov	w8, wzr
  403ee0:	mov	w20, #0xb                   	// #11
  403ee4:	b	403fc8 <ferror@plt+0x15b8>
  403ee8:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403eec:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  403ef0:	add	x0, x0, #0x560
  403ef4:	add	x1, x1, #0x4a0
  403ef8:	bl	4025a0 <lzma_raw_encoder@plt>
  403efc:	b	403ff0 <ferror@plt+0x15e0>
  403f00:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403f04:	ldr	x1, [x8, #1192]
  403f08:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403f0c:	add	x0, x0, #0x560
  403f10:	bl	402800 <lzma_alone_encoder@plt>
  403f14:	b	403ff0 <ferror@plt+0x15e0>
  403f18:	mov	w20, #0xb                   	// #11
  403f1c:	b	403ff4 <ferror@plt+0x15e4>
  403f20:	bl	4044dc <ferror@plt+0x1acc>
  403f24:	tst	w0, #0x1
  403f28:	mov	w8, #0x2                   	// #2
  403f2c:	csel	w21, w8, wzr, ne  // ne = any
  403f30:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  403f34:	add	x8, x8, #0x59a
  403f38:	adr	x9, 403eb4 <ferror@plt+0x14a4>
  403f3c:	ldrb	w10, [x8, x21]
  403f40:	add	x9, x9, x10, lsl #2
  403f44:	br	x9
  403f48:	mov	w0, #0x1                   	// #1
  403f4c:	bl	4058e0 <ferror@plt+0x2ed0>
  403f50:	mov	x1, x0
  403f54:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403f58:	add	x0, x0, #0x560
  403f5c:	mov	w2, w20
  403f60:	bl	402740 <lzma_stream_decoder@plt>
  403f64:	b	403f98 <ferror@plt+0x1588>
  403f68:	mov	w0, #0x1                   	// #1
  403f6c:	bl	4058e0 <ferror@plt+0x2ed0>
  403f70:	mov	x1, x0
  403f74:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403f78:	add	x0, x0, #0x560
  403f7c:	bl	402760 <lzma_alone_decoder@plt>
  403f80:	b	403f98 <ferror@plt+0x1588>
  403f84:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403f88:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  403f8c:	add	x0, x0, #0x560
  403f90:	add	x1, x1, #0x4a0
  403f94:	bl	4027d0 <lzma_raw_decoder@plt>
  403f98:	mov	w20, w0
  403f9c:	cmp	w21, #0x3
  403fa0:	mov	w8, #0x1                   	// #1
  403fa4:	b.eq	403fc8 <ferror@plt+0x15b8>  // b.none
  403fa8:	cbnz	w20, 403fc8 <ferror@plt+0x15b8>
  403fac:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403fb0:	add	x0, x0, #0x560
  403fb4:	mov	w1, wzr
  403fb8:	stp	xzr, xzr, [x0, #24]
  403fbc:	bl	402440 <lzma_code@plt>
  403fc0:	mov	w20, w0
  403fc4:	mov	w8, #0x1                   	// #1
  403fc8:	cbnz	w8, 403ff4 <ferror@plt+0x15e4>
  403fcc:	mov	w0, #0x1                   	// #1
  403fd0:	b	404044 <ferror@plt+0x1634>
  403fd4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  403fd8:	ldr	w2, [x8, #1168]
  403fdc:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  403fe0:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  403fe4:	add	x0, x0, #0x560
  403fe8:	add	x1, x1, #0x4a0
  403fec:	bl	402910 <lzma_stream_encoder@plt>
  403ff0:	mov	w20, w0
  403ff4:	cbz	w20, 404040 <ferror@plt+0x1630>
  403ff8:	ldr	x19, [x19]
  403ffc:	mov	w0, w20
  404000:	bl	406e08 <ferror@plt+0x43f8>
  404004:	mov	x2, x0
  404008:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  40400c:	add	x0, x0, #0x50c
  404010:	mov	x1, x19
  404014:	bl	406ce0 <ferror@plt+0x42d0>
  404018:	cmp	w20, #0x6
  40401c:	b.ne	404038 <ferror@plt+0x1628>  // b.any
  404020:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  404024:	add	x0, x0, #0x560
  404028:	bl	402570 <lzma_memusage@plt>
  40402c:	mov	x1, x0
  404030:	mov	w0, #0x1                   	// #1
  404034:	bl	406eb4 <ferror@plt+0x44a4>
  404038:	mov	w0, #0x2                   	// #2
  40403c:	b	404044 <ferror@plt+0x1634>
  404040:	mov	w0, wzr
  404044:	ldp	x20, x19, [sp, #32]
  404048:	ldp	x22, x21, [sp, #16]
  40404c:	ldp	x29, x30, [sp], #48
  404050:	ret
  404054:	sub	sp, sp, #0x80
  404058:	stp	x29, x30, [sp, #32]
  40405c:	stp	x28, x27, [sp, #48]
  404060:	stp	x26, x25, [sp, #64]
  404064:	stp	x24, x23, [sp, #80]
  404068:	stp	x22, x21, [sp, #96]
  40406c:	stp	x20, x19, [sp, #112]
  404070:	ldrb	w8, [x0, #24]
  404074:	adrp	x26, 41f000 <ferror@plt+0x1c5f0>
  404078:	ldr	w11, [x26, #1136]
  40407c:	mov	w9, #0x3                   	// #3
  404080:	cmp	w8, #0x0
  404084:	add	x29, sp, #0x20
  404088:	mov	x19, x0
  40408c:	mov	x10, #0xffffffffffffffff    	// #-1
  404090:	csel	w23, wzr, w9, eq  // eq = none
  404094:	stp	xzr, xzr, [sp, #8]
  404098:	stur	x10, [x29, #-8]
  40409c:	cbnz	w11, 4040f4 <ferror@plt+0x16e4>
  4040a0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4040a4:	ldr	w8, [x8, #1140]
  4040a8:	cmp	w8, #0x1
  4040ac:	b.ne	4040f4 <ferror@plt+0x16e4>  // b.any
  4040b0:	bl	40587c <ferror@plt+0x2e6c>
  4040b4:	cmp	w0, #0x1
  4040b8:	b.ne	4040cc <ferror@plt+0x16bc>  // b.any
  4040bc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4040c0:	ldr	x8, [x8, #1152]
  4040c4:	cbz	x8, 4040cc <ferror@plt+0x16bc>
  4040c8:	stur	x8, [x29, #-8]
  4040cc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4040d0:	ldr	x8, [x8, #1160]
  4040d4:	cbz	x8, 4040f4 <ferror@plt+0x16e4>
  4040d8:	ldur	x9, [x29, #-8]
  4040dc:	ldr	x8, [x8]
  4040e0:	subs	x9, x8, x9
  4040e4:	b.ls	4040f0 <ferror@plt+0x16e0>  // b.plast
  4040e8:	str	x9, [sp, #16]
  4040ec:	b	4040f4 <ferror@plt+0x16e4>
  4040f0:	stur	x8, [x29, #-8]
  4040f4:	adrp	x28, 41f000 <ferror@plt+0x1c5f0>
  4040f8:	adrp	x20, 421000 <stdin@@GLIBC_2.17+0x1bb0>
  4040fc:	add	x28, x28, #0x578
  404100:	add	x20, x20, #0x5e8
  404104:	mov	w8, #0x2000                	// #8192
  404108:	stp	x20, x8, [x28]
  40410c:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404110:	ldr	w8, [x24, #2168]
  404114:	cbz	w8, 404140 <ferror@plt+0x1730>
  404118:	mov	w27, wzr
  40411c:	and	w0, w27, #0x1
  404120:	ldp	x20, x19, [sp, #112]
  404124:	ldp	x22, x21, [sp, #96]
  404128:	ldp	x24, x23, [sp, #80]
  40412c:	ldp	x26, x25, [sp, #64]
  404130:	ldp	x28, x27, [sp, #48]
  404134:	ldp	x29, x30, [sp, #32]
  404138:	add	sp, sp, #0x80
  40413c:	ret
  404140:	mov	w27, wzr
  404144:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  404148:	b	404178 <ferror@plt+0x1768>
  40414c:	cmp	w22, #0x3
  404150:	cset	w8, eq  // eq = none
  404154:	mov	x24, x20
  404158:	mov	x20, x27
  40415c:	mov	w27, w28
  404160:	mov	x28, x21
  404164:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  404168:	cbz	w8, 40411c <ferror@plt+0x170c>
  40416c:	bl	406178 <ferror@plt+0x3768>
  404170:	ldr	w8, [x24, #2168]
  404174:	cbnz	w8, 40411c <ferror@plt+0x170c>
  404178:	cbnz	w23, 4041d4 <ferror@plt+0x17c4>
  40417c:	ldr	x8, [x21, #1384]
  404180:	cbnz	x8, 4041d4 <ferror@plt+0x17c4>
  404184:	ldur	x22, [x29, #-8]
  404188:	adrp	x23, 41f000 <ferror@plt+0x1c5f0>
  40418c:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  404190:	mov	w8, #0x2000                	// #8192
  404194:	cmp	x22, #0x2, lsl #12
  404198:	add	x23, x23, #0x560
  40419c:	add	x1, x1, #0x5e8
  4041a0:	csel	x2, x22, x8, cc  // cc = lo, ul, last
  4041a4:	mov	x0, x19
  4041a8:	str	x1, [x23]
  4041ac:	bl	4052e0 <ferror@plt+0x28d0>
  4041b0:	cmn	x0, #0x1
  4041b4:	str	x0, [x23, #8]
  4041b8:	b.eq	40411c <ferror@plt+0x170c>  // b.none
  4041bc:	ldrb	w8, [x19, #24]
  4041c0:	cbz	w8, 4042e0 <ferror@plt+0x18d0>
  4041c4:	mov	w23, #0x3                   	// #3
  4041c8:	cbnz	w23, 4041d4 <ferror@plt+0x17c4>
  4041cc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4041d0:	ldrb	w23, [x8, #3100]
  4041d4:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  4041d8:	add	x22, x22, #0x560
  4041dc:	mov	x0, x22
  4041e0:	mov	w1, w23
  4041e4:	bl	402440 <lzma_code@plt>
  4041e8:	ldr	x8, [x22, #32]
  4041ec:	mov	w25, w0
  4041f0:	cbz	x8, 404200 <ferror@plt+0x17f0>
  4041f4:	cmp	w25, #0x1
  4041f8:	b.eq	404230 <ferror@plt+0x1820>  // b.none
  4041fc:	b	404270 <ferror@plt+0x1860>
  404200:	ldr	w8, [x26, #1136]
  404204:	cmp	w8, #0x2
  404208:	b.eq	404220 <ferror@plt+0x1810>  // b.none
  40420c:	mov	w2, #0x2000                	// #8192
  404210:	mov	x0, x19
  404214:	mov	x1, x20
  404218:	bl	405680 <ferror@plt+0x2c70>
  40421c:	tbnz	w0, #0, 40411c <ferror@plt+0x170c>
  404220:	mov	w8, #0x2000                	// #8192
  404224:	stp	x20, x8, [x28]
  404228:	cmp	w25, #0x1
  40422c:	b.ne	404270 <ferror@plt+0x1860>  // b.any
  404230:	cmp	w23, #0x4
  404234:	b.eq	404300 <ferror@plt+0x18f0>  // b.none
  404238:	cmp	w23, #0x1
  40423c:	b.ne	404270 <ferror@plt+0x1860>  // b.any
  404240:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404244:	ldr	x8, [x8, #1408]
  404248:	mov	w22, #0x2000                	// #8192
  40424c:	mov	x0, x19
  404250:	mov	x1, x20
  404254:	sub	x2, x22, x8
  404258:	bl	405680 <ferror@plt+0x2c70>
  40425c:	tbnz	w0, #0, 40411c <ferror@plt+0x170c>
  404260:	stp	x20, x22, [x28]
  404264:	bl	40786c <ferror@plt+0x4e5c>
  404268:	mov	w23, wzr
  40426c:	b	40416c <ferror@plt+0x175c>
  404270:	cbz	w25, 40416c <ferror@plt+0x175c>
  404274:	orr	w22, w25, #0x1
  404278:	cmp	w22, #0x3
  40427c:	b.eq	4042b4 <ferror@plt+0x18a4>  // b.none
  404280:	ldr	w8, [x26, #1136]
  404284:	cmp	w8, #0x2
  404288:	b.eq	4042b4 <ferror@plt+0x18a4>  // b.none
  40428c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404290:	ldr	x8, [x8, #1408]
  404294:	mov	w9, #0x2000                	// #8192
  404298:	mov	x0, x19
  40429c:	mov	x1, x20
  4042a0:	sub	x2, x9, x8
  4042a4:	bl	405680 <ferror@plt+0x2c70>
  4042a8:	tbz	w0, #0, 4042b4 <ferror@plt+0x18a4>
  4042ac:	mov	w8, wzr
  4042b0:	b	404168 <ferror@plt+0x1758>
  4042b4:	cmp	w25, #0x1
  4042b8:	b.ne	40437c <ferror@plt+0x196c>  // b.any
  4042bc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4042c0:	ldrb	w8, [x8, #1144]
  4042c4:	ldr	x1, [x21, #1384]
  4042c8:	cbz	w8, 404344 <ferror@plt+0x1934>
  4042cc:	mov	x0, x19
  4042d0:	bl	4052bc <ferror@plt+0x28ac>
  4042d4:	mov	w8, wzr
  4042d8:	mov	w27, #0x1                   	// #1
  4042dc:	b	404168 <ferror@plt+0x1758>
  4042e0:	cmn	x22, #0x1
  4042e4:	b.eq	404324 <ferror@plt+0x1914>  // b.none
  4042e8:	subs	x8, x22, x0
  4042ec:	cset	w9, eq  // eq = none
  4042f0:	lsl	w23, w9, #2
  4042f4:	stur	x8, [x29, #-8]
  4042f8:	cbnz	w23, 4041d4 <ferror@plt+0x17c4>
  4042fc:	b	4041cc <ferror@plt+0x17bc>
  404300:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404304:	ldr	x8, [x8, #1160]
  404308:	cbz	x8, 404330 <ferror@plt+0x1920>
  40430c:	sub	x0, x29, #0x8
  404310:	add	x1, sp, #0x10
  404314:	add	x2, sp, #0x8
  404318:	bl	4045c0 <ferror@plt+0x1bb0>
  40431c:	mov	w23, wzr
  404320:	b	40416c <ferror@plt+0x175c>
  404324:	mov	w23, wzr
  404328:	cbnz	w23, 4041d4 <ferror@plt+0x17c4>
  40432c:	b	4041cc <ferror@plt+0x17bc>
  404330:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404334:	ldr	x8, [x8, #1152]
  404338:	mov	w23, wzr
  40433c:	stur	x8, [x29, #-8]
  404340:	b	40416c <ferror@plt+0x175c>
  404344:	cbnz	x1, 404370 <ferror@plt+0x1960>
  404348:	ldrb	w8, [x19, #24]
  40434c:	cbnz	w8, 404370 <ferror@plt+0x1960>
  404350:	adrp	x1, 41f000 <ferror@plt+0x1c5f0>
  404354:	mov	w2, #0x1                   	// #1
  404358:	mov	x0, x19
  40435c:	add	x1, x1, #0x5e8
  404360:	bl	4052e0 <ferror@plt+0x28d0>
  404364:	cmn	x0, #0x1
  404368:	str	x0, [x21, #1384]
  40436c:	b.eq	4042ac <ferror@plt+0x189c>  // b.none
  404370:	ldr	x8, [x21, #1384]
  404374:	cbz	x8, 4043e8 <ferror@plt+0x19d8>
  404378:	mov	w25, #0x9                   	// #9
  40437c:	mov	x21, x28
  404380:	mov	w28, w27
  404384:	mov	x27, x20
  404388:	mov	x20, x24
  40438c:	mov	x24, x26
  404390:	ldr	x26, [x19]
  404394:	mov	w0, w25
  404398:	bl	406e08 <ferror@plt+0x43f8>
  40439c:	mov	x2, x0
  4043a0:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  4043a4:	cmp	w22, #0x3
  4043a8:	add	x0, x0, #0x50c
  4043ac:	mov	x1, x26
  4043b0:	b.eq	4043bc <ferror@plt+0x19ac>  // b.none
  4043b4:	bl	406ce0 <ferror@plt+0x42d0>
  4043b8:	b	4043c0 <ferror@plt+0x19b0>
  4043bc:	bl	406c58 <ferror@plt+0x4248>
  4043c0:	cmp	w25, #0x6
  4043c4:	mov	x26, x24
  4043c8:	b.ne	40414c <ferror@plt+0x173c>  // b.any
  4043cc:	adrp	x0, 41f000 <ferror@plt+0x1c5f0>
  4043d0:	add	x0, x0, #0x560
  4043d4:	bl	402570 <lzma_memusage@plt>
  4043d8:	mov	x1, x0
  4043dc:	mov	w0, #0x1                   	// #1
  4043e0:	bl	406eb4 <ferror@plt+0x44a4>
  4043e4:	b	40414c <ferror@plt+0x173c>
  4043e8:	mov	w27, #0x1                   	// #1
  4043ec:	b	404168 <ferror@plt+0x1758>
  4043f0:	stp	x29, x30, [sp, #-64]!
  4043f4:	str	x23, [sp, #16]
  4043f8:	stp	x20, x19, [sp, #48]
  4043fc:	adrp	x20, 41f000 <ferror@plt+0x1c5f0>
  404400:	adrp	x23, 41f000 <ferror@plt+0x1c5f0>
  404404:	stp	x22, x21, [sp, #32]
  404408:	mov	x19, x0
  40440c:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  404410:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404414:	add	x20, x20, #0x5e8
  404418:	add	x23, x23, #0x568
  40441c:	mov	x29, sp
  404420:	ldr	x2, [x21, #1384]
  404424:	cbz	x2, 404478 <ferror@plt+0x1a68>
  404428:	ldr	w8, [x22, #2168]
  40442c:	cbnz	w8, 404470 <ferror@plt+0x1a60>
  404430:	mov	x0, x19
  404434:	mov	x1, x20
  404438:	bl	405680 <ferror@plt+0x2c70>
  40443c:	tbnz	w0, #0, 404470 <ferror@plt+0x1a60>
  404440:	ldp	x8, x9, [x23]
  404444:	add	x8, x9, x8
  404448:	str	x8, [x23, #8]
  40444c:	str	x8, [x23, #32]
  404450:	bl	406178 <ferror@plt+0x3768>
  404454:	mov	w2, #0x2000                	// #8192
  404458:	mov	x0, x19
  40445c:	mov	x1, x20
  404460:	bl	4052e0 <ferror@plt+0x28d0>
  404464:	cmn	x0, #0x1
  404468:	str	x0, [x23]
  40446c:	b.ne	404420 <ferror@plt+0x1a10>  // b.any
  404470:	mov	w0, wzr
  404474:	b	40447c <ferror@plt+0x1a6c>
  404478:	mov	w0, #0x1                   	// #1
  40447c:	ldp	x20, x19, [sp, #48]
  404480:	ldp	x22, x21, [sp, #32]
  404484:	ldr	x23, [sp, #16]
  404488:	ldp	x29, x30, [sp], #64
  40448c:	ret
  404490:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404494:	ldr	x8, [x8, #1384]
  404498:	cmp	x8, #0x6
  40449c:	b.cc	4044d4 <ferror@plt+0x1ac4>  // b.lo, b.ul, b.last
  4044a0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4044a4:	add	x8, x8, #0x5e8
  4044a8:	ldr	w9, [x8]
  4044ac:	ldrh	w8, [x8, #4]
  4044b0:	mov	w10, #0x37fd                	// #14333
  4044b4:	movk	w10, #0x587a, lsl #16
  4044b8:	mov	w11, #0x5a                  	// #90
  4044bc:	eor	w9, w9, w10
  4044c0:	eor	w8, w8, w11
  4044c4:	orr	w8, w9, w8
  4044c8:	cmp	w8, #0x0
  4044cc:	cset	w0, eq  // eq = none
  4044d0:	ret
  4044d4:	mov	w0, wzr
  4044d8:	ret
  4044dc:	sub	sp, sp, #0x30
  4044e0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4044e4:	ldr	x8, [x8, #1384]
  4044e8:	stp	x29, x30, [sp, #16]
  4044ec:	str	x19, [sp, #32]
  4044f0:	add	x29, sp, #0x10
  4044f4:	cmp	x8, #0xd
  4044f8:	b.cc	404528 <ferror@plt+0x1b18>  // b.lo, b.ul, b.last
  4044fc:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  404500:	add	x8, x8, #0x868
  404504:	ldr	q0, [x8]
  404508:	adrp	x2, 41f000 <ferror@plt+0x1c5f0>
  40450c:	add	x2, x2, #0x5e8
  404510:	mov	x0, sp
  404514:	mov	w3, #0x5                   	// #5
  404518:	mov	x1, xzr
  40451c:	str	q0, [sp]
  404520:	bl	4026d0 <lzma_properties_decode@plt>
  404524:	cbz	w0, 40453c <ferror@plt+0x1b2c>
  404528:	mov	w0, wzr
  40452c:	ldr	x19, [sp, #32]
  404530:	ldp	x29, x30, [sp, #16]
  404534:	add	sp, sp, #0x30
  404538:	ret
  40453c:	ldr	x0, [sp, #8]
  404540:	ldr	w19, [x0]
  404544:	bl	4027c0 <free@plt>
  404548:	cmn	w19, #0x1
  40454c:	b.eq	40457c <ferror@plt+0x1b6c>  // b.none
  404550:	subs	w8, w19, #0x1
  404554:	mov	w0, wzr
  404558:	b.cc	40452c <ferror@plt+0x1b1c>  // b.lo, b.ul, b.last
  40455c:	orr	w8, w8, w8, lsr #2
  404560:	orr	w8, w8, w8, lsr #3
  404564:	orr	w8, w8, w8, lsr #4
  404568:	orr	w8, w8, w8, lsr #8
  40456c:	orr	w8, w8, w8, lsr #16
  404570:	add	w8, w8, #0x1
  404574:	cmp	w8, w19
  404578:	b.ne	40452c <ferror@plt+0x1b1c>  // b.any
  40457c:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  404580:	mov	x9, xzr
  404584:	mov	x8, xzr
  404588:	add	x10, x10, #0x5ed
  40458c:	ldrb	w11, [x10], #1
  404590:	lsl	x11, x11, x9
  404594:	add	x9, x9, #0x8
  404598:	cmp	x9, #0x40
  40459c:	orr	x8, x11, x8
  4045a0:	b.ne	40458c <ferror@plt+0x1b7c>  // b.any
  4045a4:	mov	x9, #0xffffffbfffffffff    	// #-274877906945
  4045a8:	add	x8, x8, x9
  4045ac:	mov	x9, #0xfffffffffffffffd    	// #-3
  4045b0:	movk	x9, #0xffbf, lsl #32
  4045b4:	cmp	x8, x9
  4045b8:	cset	w0, hi  // hi = pmore
  4045bc:	b	40452c <ferror@plt+0x1b1c>
  4045c0:	stp	x29, x30, [sp, #-32]!
  4045c4:	stp	x20, x19, [sp, #16]
  4045c8:	ldr	x8, [x1]
  4045cc:	mov	x19, x1
  4045d0:	mov	x20, x0
  4045d4:	mov	x29, sp
  4045d8:	cbz	x8, 404608 <ferror@plt+0x1bf8>
  4045dc:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  4045e0:	ldr	x9, [x9, #1152]
  4045e4:	cmp	x8, x9
  4045e8:	csel	x8, x9, x8, hi  // hi = pmore
  4045ec:	str	x8, [x20]
  4045f0:	ldr	x9, [x19]
  4045f4:	sub	x8, x9, x8
  4045f8:	str	x8, [x19]
  4045fc:	ldp	x20, x19, [sp, #16]
  404600:	ldp	x29, x30, [sp], #32
  404604:	ret
  404608:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40460c:	ldr	x9, [x2]
  404610:	ldr	x8, [x8, #1160]
  404614:	add	x9, x9, #0x1
  404618:	ldr	x10, [x8, x9, lsl #3]
  40461c:	cbz	x10, 404624 <ferror@plt+0x1c14>
  404620:	str	x9, [x2]
  404624:	ldr	x9, [x2]
  404628:	ldr	x8, [x8, x9, lsl #3]
  40462c:	str	x8, [x20]
  404630:	bl	40587c <ferror@plt+0x2e6c>
  404634:	cmp	w0, #0x1
  404638:	b.ne	4045fc <ferror@plt+0x1bec>  // b.any
  40463c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404640:	ldr	x9, [x8, #1152]
  404644:	cbz	x9, 4045fc <ferror@plt+0x1bec>
  404648:	ldr	x10, [x20]
  40464c:	subs	x9, x10, x9
  404650:	b.ls	4045fc <ferror@plt+0x1bec>  // b.plast
  404654:	str	x9, [x19]
  404658:	ldr	x8, [x8, #1152]
  40465c:	str	x8, [x20]
  404660:	b	4045fc <ferror@plt+0x1bec>
  404664:	stp	x29, x30, [sp, #-32]!
  404668:	mov	w0, #0x1                   	// #1
  40466c:	stp	x20, x19, [sp, #16]
  404670:	mov	x29, sp
  404674:	bl	408acc <ferror@plt+0x60bc>
  404678:	bl	402450 <geteuid@plt>
  40467c:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404680:	cmp	w0, #0x0
  404684:	add	x19, x19, #0x5ec
  404688:	cset	w8, eq  // eq = none
  40468c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404690:	mov	x0, x19
  404694:	strb	w8, [x9, #1512]
  404698:	bl	402480 <pipe@plt>
  40469c:	cbnz	w0, 4046ec <ferror@plt+0x1cdc>
  4046a0:	mov	x20, xzr
  4046a4:	ldr	w0, [x19, x20]
  4046a8:	mov	w1, #0x3                   	// #3
  4046ac:	bl	402810 <fcntl@plt>
  4046b0:	cmn	w0, #0x1
  4046b4:	b.eq	4046ec <ferror@plt+0x1cdc>  // b.none
  4046b8:	ldr	w8, [x19, x20]
  4046bc:	orr	w2, w0, #0x800
  4046c0:	mov	w1, #0x4                   	// #4
  4046c4:	mov	w0, w8
  4046c8:	bl	402810 <fcntl@plt>
  4046cc:	cmn	w0, #0x1
  4046d0:	b.eq	4046ec <ferror@plt+0x1cdc>  // b.none
  4046d4:	add	x20, x20, #0x4
  4046d8:	cmp	x20, #0x8
  4046dc:	b.ne	4046a4 <ferror@plt+0x1c94>  // b.any
  4046e0:	ldp	x20, x19, [sp, #16]
  4046e4:	ldp	x29, x30, [sp], #32
  4046e8:	ret
  4046ec:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4046f0:	add	x1, x1, #0x878
  4046f4:	mov	w2, #0x5                   	// #5
  4046f8:	mov	x0, xzr
  4046fc:	bl	4028c0 <dcgettext@plt>
  404700:	mov	x19, x0
  404704:	bl	402950 <__errno_location@plt>
  404708:	ldr	w0, [x0]
  40470c:	bl	402660 <strerror@plt>
  404710:	mov	x1, x0
  404714:	mov	x0, x19
  404718:	bl	406d68 <ferror@plt+0x4358>
  40471c:	sub	sp, sp, #0x20
  404720:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404724:	ldr	w0, [x8, #1520]
  404728:	stp	x29, x30, [sp, #16]
  40472c:	add	x29, sp, #0x10
  404730:	sub	x1, x29, #0x4
  404734:	mov	w2, #0x1                   	// #1
  404738:	sturb	wzr, [x29, #-4]
  40473c:	bl	4026c0 <write@plt>
  404740:	ldp	x29, x30, [sp, #16]
  404744:	add	sp, sp, #0x20
  404748:	ret
  40474c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404750:	mov	w9, #0x1                   	// #1
  404754:	strb	w9, [x8, #1524]
  404758:	ret
  40475c:	stp	x29, x30, [sp, #-32]!
  404760:	stp	x20, x19, [sp, #16]
  404764:	mov	x29, sp
  404768:	mov	x19, x0
  40476c:	bl	4089fc <ferror@plt+0x5fec>
  404770:	tbz	w0, #0, 40477c <ferror@plt+0x1d6c>
  404774:	mov	x0, xzr
  404778:	b	4047dc <ferror@plt+0x1dcc>
  40477c:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404780:	add	x20, x20, #0x5f8
  404784:	mov	x8, #0xffffffffffffffff    	// #-1
  404788:	movi	v0.2d, #0x0
  40478c:	stp	x19, xzr, [x20]
  404790:	str	x8, [x20, #16]
  404794:	strh	wzr, [x20, #24]
  404798:	stur	wzr, [x20, #26]
  40479c:	strh	wzr, [x20, #30]
  4047a0:	stp	q0, q0, [x20, #32]
  4047a4:	stp	q0, q0, [x20, #64]
  4047a8:	stp	q0, q0, [x20, #96]
  4047ac:	stp	q0, q0, [x20, #128]
  4047b0:	stp	q0, q0, [x20, #160]
  4047b4:	stp	q0, q0, [x20, #192]
  4047b8:	stp	q0, q0, [x20, #224]
  4047bc:	stp	q0, q0, [x20, #256]
  4047c0:	str	xzr, [x20, #288]
  4047c4:	bl	407ed0 <ferror@plt+0x54c0>
  4047c8:	bl	4047e8 <ferror@plt+0x1dd8>
  4047cc:	mov	w19, w0
  4047d0:	bl	407f44 <ferror@plt+0x5534>
  4047d4:	tst	w19, #0x1
  4047d8:	csel	x0, xzr, x20, ne  // ne = any
  4047dc:	ldp	x20, x19, [sp, #16]
  4047e0:	ldp	x29, x30, [sp], #32
  4047e4:	ret
  4047e8:	sub	sp, sp, #0xc0
  4047ec:	stp	x22, x21, [sp, #160]
  4047f0:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4047f4:	ldr	x0, [x21, #1528]
  4047f8:	adrp	x8, 40a000 <ferror@plt+0x75f0>
  4047fc:	add	x8, x8, #0xc64
  404800:	stp	x29, x30, [sp, #128]
  404804:	cmp	x0, x8
  404808:	str	x23, [sp, #144]
  40480c:	stp	x20, x19, [sp, #176]
  404810:	add	x29, sp, #0x80
  404814:	b.eq	40488c <ferror@plt+0x1e7c>  // b.none
  404818:	adrp	x19, 41f000 <ferror@plt+0x1c5f0>
  40481c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404820:	ldrb	w9, [x19, #1120]
  404824:	ldrb	w22, [x8, #1116]
  404828:	mov	w8, #0x8900                	// #35072
  40482c:	and	w9, w9, #0x1
  404830:	orr	w23, w9, w22
  404834:	cmp	w23, #0x0
  404838:	mov	w9, #0x900                 	// #2304
  40483c:	csel	w1, w9, w8, ne  // ne = any
  404840:	bl	402590 <open@plt>
  404844:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404848:	cmn	w0, #0x1
  40484c:	str	w0, [x20, #1544]
  404850:	b.eq	404904 <ferror@plt+0x1ef4>  // b.none
  404854:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404858:	add	x1, x1, #0x620
  40485c:	bl	40aaf8 <ferror@plt+0x80e8>
  404860:	cbz	w0, 404988 <ferror@plt+0x1f78>
  404864:	ldr	x19, [x21, #1528]
  404868:	bl	402950 <__errno_location@plt>
  40486c:	ldr	w0, [x0]
  404870:	bl	402660 <strerror@plt>
  404874:	mov	x2, x0
  404878:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  40487c:	add	x0, x0, #0x50c
  404880:	mov	x1, x19
  404884:	bl	406ce0 <ferror@plt+0x42d0>
  404888:	b	404a04 <ferror@plt+0x1ff4>
  40488c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404890:	mov	w1, #0x3                   	// #3
  404894:	mov	w0, wzr
  404898:	str	wzr, [x8, #1544]
  40489c:	bl	402810 <fcntl@plt>
  4048a0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4048a4:	cmn	w0, #0x1
  4048a8:	str	w0, [x8, #1824]
  4048ac:	b.eq	4049a8 <ferror@plt+0x1f98>  // b.none
  4048b0:	tbnz	w0, #11, 4048d8 <ferror@plt+0x1ec8>
  4048b4:	orr	w2, w0, #0x800
  4048b8:	mov	w1, #0x4                   	// #4
  4048bc:	mov	w0, wzr
  4048c0:	bl	402810 <fcntl@plt>
  4048c4:	cmn	w0, #0x1
  4048c8:	b.eq	4048d8 <ferror@plt+0x1ec8>  // b.none
  4048cc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4048d0:	mov	w9, #0x1                   	// #1
  4048d4:	strb	w9, [x8, #1828]
  4048d8:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4048dc:	ldr	w8, [x8, #1136]
  4048e0:	mov	w0, wzr
  4048e4:	cmp	w8, #0x3
  4048e8:	mov	w8, #0x1                   	// #1
  4048ec:	cinc	w3, w8, ne  // ne = any
  4048f0:	mov	x1, xzr
  4048f4:	mov	x2, xzr
  4048f8:	bl	4026f0 <posix_fadvise@plt>
  4048fc:	mov	w0, wzr
  404900:	b	404a10 <ferror@plt+0x2000>
  404904:	bl	402950 <__errno_location@plt>
  404908:	mov	x19, x0
  40490c:	cbnz	w23, 404964 <ferror@plt+0x1f54>
  404910:	ldr	w8, [x19]
  404914:	cmp	w8, #0x28
  404918:	b.ne	404964 <ferror@plt+0x1f54>  // b.any
  40491c:	ldr	x0, [x21, #1528]
  404920:	mov	x1, sp
  404924:	bl	40ab08 <ferror@plt+0x80f8>
  404928:	ldr	w8, [sp, #16]
  40492c:	mov	w9, #0x28                  	// #40
  404930:	str	w9, [x19]
  404934:	cbnz	w0, 404964 <ferror@plt+0x1f54>
  404938:	and	w8, w8, #0xf000
  40493c:	cmp	w8, #0xa, lsl #12
  404940:	b.ne	404964 <ferror@plt+0x1f54>  // b.any
  404944:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404948:	add	x1, x1, #0x956
  40494c:	mov	w2, #0x5                   	// #5
  404950:	mov	x0, xzr
  404954:	bl	4028c0 <dcgettext@plt>
  404958:	ldr	x1, [x21, #1528]
  40495c:	bl	406c58 <ferror@plt+0x4248>
  404960:	b	404a0c <ferror@plt+0x1ffc>
  404964:	ldr	w0, [x19]
  404968:	ldr	x20, [x21, #1528]
  40496c:	bl	402660 <strerror@plt>
  404970:	mov	x2, x0
  404974:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  404978:	add	x0, x0, #0x50c
  40497c:	mov	x1, x20
  404980:	bl	406ce0 <ferror@plt+0x42d0>
  404984:	b	404a0c <ferror@plt+0x1ffc>
  404988:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40498c:	ldr	w9, [x8, #1584]
  404990:	and	w8, w9, #0xf000
  404994:	cmp	w8, #0x4, lsl #12
  404998:	b.ne	4049dc <ferror@plt+0x1fcc>  // b.any
  40499c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4049a0:	add	x1, x1, #0x977
  4049a4:	b	4049f0 <ferror@plt+0x1fe0>
  4049a8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4049ac:	add	x1, x1, #0x91a
  4049b0:	mov	w2, #0x5                   	// #5
  4049b4:	mov	x0, xzr
  4049b8:	bl	4028c0 <dcgettext@plt>
  4049bc:	mov	x19, x0
  4049c0:	bl	402950 <__errno_location@plt>
  4049c4:	ldr	w0, [x0]
  4049c8:	bl	402660 <strerror@plt>
  4049cc:	mov	x1, x0
  4049d0:	mov	x0, x19
  4049d4:	bl	406ce0 <ferror@plt+0x42d0>
  4049d8:	b	404a0c <ferror@plt+0x1ffc>
  4049dc:	cbnz	w22, 404a28 <ferror@plt+0x2018>
  4049e0:	cmp	w8, #0x8, lsl #12
  4049e4:	b.eq	404a28 <ferror@plt+0x2018>  // b.none
  4049e8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4049ec:	add	x1, x1, #0x994
  4049f0:	mov	w2, #0x5                   	// #5
  4049f4:	mov	x0, xzr
  4049f8:	bl	4028c0 <dcgettext@plt>
  4049fc:	ldr	x1, [x21, #1528]
  404a00:	bl	406c58 <ferror@plt+0x4248>
  404a04:	ldr	w0, [x20, #1544]
  404a08:	bl	402670 <close@plt>
  404a0c:	mov	w0, #0x1                   	// #1
  404a10:	ldp	x20, x19, [sp, #176]
  404a14:	ldp	x22, x21, [sp, #160]
  404a18:	ldr	x23, [sp, #144]
  404a1c:	ldp	x29, x30, [sp, #128]
  404a20:	add	sp, sp, #0xc0
  404a24:	ret
  404a28:	ldrb	w10, [x19, #1120]
  404a2c:	orr	w10, w10, w22
  404a30:	cbz	w10, 404a70 <ferror@plt+0x2060>
  404a34:	cmp	w8, #0x8, lsl #12
  404a38:	b.eq	404a60 <ferror@plt+0x2050>  // b.none
  404a3c:	bl	407f44 <ferror@plt+0x5534>
  404a40:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404a44:	add	x0, x0, #0x5f8
  404a48:	mov	w1, #0xffffffff            	// #-1
  404a4c:	mov	w2, #0x1                   	// #1
  404a50:	bl	405464 <ferror@plt+0x2a54>
  404a54:	mov	w19, w0
  404a58:	bl	407ed0 <ferror@plt+0x54c0>
  404a5c:	cbnz	w19, 404a04 <ferror@plt+0x1ff4>
  404a60:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404a64:	ldr	w8, [x8, #1136]
  404a68:	ldr	w0, [x20, #1544]
  404a6c:	b	4048e4 <ferror@plt+0x1ed4>
  404a70:	tst	w9, #0xc00
  404a74:	b.eq	404a84 <ferror@plt+0x2074>  // b.none
  404a78:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404a7c:	add	x1, x1, #0x9b5
  404a80:	b	4049f0 <ferror@plt+0x1fe0>
  404a84:	tbnz	w9, #9, 404aa4 <ferror@plt+0x2094>
  404a88:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404a8c:	ldr	w9, [x9, #1588]
  404a90:	cmp	w9, #0x2
  404a94:	b.cc	404a34 <ferror@plt+0x2024>  // b.lo, b.ul, b.last
  404a98:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404a9c:	add	x1, x1, #0xa0b
  404aa0:	b	4049f0 <ferror@plt+0x1fe0>
  404aa4:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404aa8:	add	x1, x1, #0x9e5
  404aac:	b	4049f0 <ferror@plt+0x1fe0>
  404ab0:	stp	x29, x30, [sp, #-32]!
  404ab4:	str	x19, [sp, #16]
  404ab8:	mov	x29, sp
  404abc:	mov	x19, x0
  404ac0:	bl	407ed0 <ferror@plt+0x54c0>
  404ac4:	mov	x0, x19
  404ac8:	bl	404ae4 <ferror@plt+0x20d4>
  404acc:	mov	w19, w0
  404ad0:	bl	407f44 <ferror@plt+0x5534>
  404ad4:	and	w0, w19, #0x1
  404ad8:	ldr	x19, [sp, #16]
  404adc:	ldp	x29, x30, [sp], #32
  404ae0:	ret
  404ae4:	stp	x29, x30, [sp, #-48]!
  404ae8:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404aec:	ldrb	w8, [x8, #1116]
  404af0:	stp	x20, x19, [sp, #32]
  404af4:	mov	x19, x0
  404af8:	str	x21, [sp, #16]
  404afc:	mov	x29, sp
  404b00:	cbz	w8, 404b60 <ferror@plt+0x2150>
  404b04:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  404b08:	add	x8, x8, #0xa40
  404b0c:	mov	w9, #0x1                   	// #1
  404b10:	mov	w0, #0x1                   	// #1
  404b14:	mov	w1, #0x3                   	// #3
  404b18:	str	x8, [x19, #8]
  404b1c:	str	w9, [x19, #20]
  404b20:	bl	402810 <fcntl@plt>
  404b24:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404b28:	cmn	w0, #0x1
  404b2c:	str	w0, [x8, #1832]
  404b30:	b.eq	404bd8 <ferror@plt+0x21c8>  // b.none
  404b34:	tbnz	w0, #11, 404bb8 <ferror@plt+0x21a8>
  404b38:	orr	w2, w0, #0x800
  404b3c:	mov	w0, #0x1                   	// #1
  404b40:	mov	w1, #0x4                   	// #4
  404b44:	mov	w20, #0x1                   	// #1
  404b48:	bl	402810 <fcntl@plt>
  404b4c:	cmn	w0, #0x1
  404b50:	b.eq	404bb8 <ferror@plt+0x21a8>  // b.none
  404b54:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404b58:	strb	w20, [x8, #1836]
  404b5c:	b	404bb8 <ferror@plt+0x21a8>
  404b60:	ldr	w8, [x19, #16]
  404b64:	cbz	w8, 404b04 <ferror@plt+0x20f4>
  404b68:	ldr	x0, [x19]
  404b6c:	bl	407ff0 <ferror@plt+0x55e0>
  404b70:	str	x0, [x19, #8]
  404b74:	cbz	x0, 404c78 <ferror@plt+0x2268>
  404b78:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404b7c:	ldrb	w8, [x8, #1120]
  404b80:	cbz	w8, 404b9c <ferror@plt+0x218c>
  404b84:	bl	4029c0 <unlink@plt>
  404b88:	cbz	w0, 404b9c <ferror@plt+0x218c>
  404b8c:	bl	402950 <__errno_location@plt>
  404b90:	ldr	w8, [x0]
  404b94:	cmp	w8, #0x2
  404b98:	b.ne	404ca4 <ferror@plt+0x2294>  // b.any
  404b9c:	ldr	x0, [x19, #8]
  404ba0:	mov	w1, #0x9c1                 	// #2497
  404ba4:	mov	w2, #0x180                 	// #384
  404ba8:	bl	402590 <open@plt>
  404bac:	cmn	w0, #0x1
  404bb0:	str	w0, [x19, #20]
  404bb4:	b.eq	404c80 <ferror@plt+0x2270>  // b.none
  404bb8:	ldr	w0, [x19, #20]
  404bbc:	add	x21, x19, #0xa8
  404bc0:	mov	x1, x21
  404bc4:	bl	40aaf8 <ferror@plt+0x80e8>
  404bc8:	cbz	w0, 404c10 <ferror@plt+0x2200>
  404bcc:	mov	w20, wzr
  404bd0:	stp	xzr, xzr, [x21]
  404bd4:	b	404d64 <ferror@plt+0x2354>
  404bd8:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404bdc:	add	x1, x1, #0xa49
  404be0:	mov	w2, #0x5                   	// #5
  404be4:	mov	x0, xzr
  404be8:	bl	4028c0 <dcgettext@plt>
  404bec:	mov	x19, x0
  404bf0:	bl	402950 <__errno_location@plt>
  404bf4:	ldr	w0, [x0]
  404bf8:	bl	402660 <strerror@plt>
  404bfc:	mov	x1, x0
  404c00:	mov	x0, x19
  404c04:	bl	406ce0 <ferror@plt+0x42d0>
  404c08:	mov	w20, #0x1                   	// #1
  404c0c:	b	404d64 <ferror@plt+0x2354>
  404c10:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  404c14:	ldr	w8, [x8, #1136]
  404c18:	mov	w20, wzr
  404c1c:	cmp	w8, #0x1
  404c20:	b.ne	404d64 <ferror@plt+0x2354>  // b.any
  404c24:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404c28:	ldrb	w8, [x8, #1524]
  404c2c:	cbnz	w8, 404d64 <ferror@plt+0x2354>
  404c30:	ldr	w8, [x19, #20]
  404c34:	cmp	w8, #0x1
  404c38:	b.ne	404d58 <ferror@plt+0x2348>  // b.any
  404c3c:	ldr	w8, [x19, #184]
  404c40:	and	w8, w8, #0xf000
  404c44:	cmp	w8, #0x8, lsl #12
  404c48:	b.ne	404d48 <ferror@plt+0x2338>  // b.any
  404c4c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404c50:	ldrb	w8, [x8, #1833]
  404c54:	tbnz	w8, #2, 404cf0 <ferror@plt+0x22e0>
  404c58:	mov	w0, #0x1                   	// #1
  404c5c:	mov	w2, #0x1                   	// #1
  404c60:	mov	x1, xzr
  404c64:	bl	4024c0 <lseek@plt>
  404c68:	ldr	x8, [x19, #216]
  404c6c:	cmp	x0, x8
  404c70:	b.ne	404d48 <ferror@plt+0x2338>  // b.any
  404c74:	b	404d58 <ferror@plt+0x2348>
  404c78:	mov	w20, #0x1                   	// #1
  404c7c:	b	404d64 <ferror@plt+0x2354>
  404c80:	ldr	x20, [x19, #8]
  404c84:	bl	402950 <__errno_location@plt>
  404c88:	ldr	w0, [x0]
  404c8c:	bl	402660 <strerror@plt>
  404c90:	mov	x2, x0
  404c94:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  404c98:	add	x0, x0, #0x50c
  404c9c:	mov	x1, x20
  404ca0:	b	404cdc <ferror@plt+0x22cc>
  404ca4:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404ca8:	mov	x20, x0
  404cac:	add	x1, x1, #0xa86
  404cb0:	mov	w2, #0x5                   	// #5
  404cb4:	mov	x0, xzr
  404cb8:	bl	4028c0 <dcgettext@plt>
  404cbc:	ldr	w8, [x20]
  404cc0:	ldr	x21, [x19, #8]
  404cc4:	mov	x20, x0
  404cc8:	mov	w0, w8
  404ccc:	bl	402660 <strerror@plt>
  404cd0:	mov	x2, x0
  404cd4:	mov	x0, x20
  404cd8:	mov	x1, x21
  404cdc:	bl	406ce0 <ferror@plt+0x42d0>
  404ce0:	ldr	x0, [x19, #8]
  404ce4:	bl	4027c0 <free@plt>
  404ce8:	mov	w20, #0x1                   	// #1
  404cec:	b	404d64 <ferror@plt+0x2354>
  404cf0:	mov	w0, #0x1                   	// #1
  404cf4:	mov	w2, #0x2                   	// #2
  404cf8:	mov	x1, xzr
  404cfc:	bl	4024c0 <lseek@plt>
  404d00:	cmn	x0, #0x1
  404d04:	b.eq	404d48 <ferror@plt+0x2338>  // b.none
  404d08:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404d0c:	ldr	w8, [x8, #1832]
  404d10:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404d14:	ldrb	w9, [x21, #1836]
  404d18:	mov	w0, #0x1                   	// #1
  404d1c:	and	w8, w8, #0xfffffbff
  404d20:	orr	w10, w8, #0x800
  404d24:	cmp	w9, #0x0
  404d28:	csel	w2, w10, w8, ne  // ne = any
  404d2c:	mov	w1, #0x4                   	// #4
  404d30:	mov	w20, #0x1                   	// #1
  404d34:	bl	402810 <fcntl@plt>
  404d38:	cmn	w0, #0x1
  404d3c:	b.eq	404d50 <ferror@plt+0x2340>  // b.none
  404d40:	strb	w20, [x21, #1836]
  404d44:	b	404d54 <ferror@plt+0x2344>
  404d48:	mov	w20, wzr
  404d4c:	b	404d64 <ferror@plt+0x2354>
  404d50:	mov	w20, wzr
  404d54:	tbz	w20, #0, 404d64 <ferror@plt+0x2354>
  404d58:	mov	w8, #0x1                   	// #1
  404d5c:	mov	w20, wzr
  404d60:	strb	w8, [x19, #25]
  404d64:	mov	w0, w20
  404d68:	ldp	x20, x19, [sp, #32]
  404d6c:	ldr	x21, [sp, #16]
  404d70:	ldp	x29, x30, [sp], #48
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-48]!
  404d7c:	stp	x20, x19, [sp, #32]
  404d80:	mov	w20, w1
  404d84:	mov	x19, x0
  404d88:	str	x21, [sp, #16]
  404d8c:	mov	x29, sp
  404d90:	tbz	w1, #0, 404dd8 <ferror@plt+0x23c8>
  404d94:	ldrb	w8, [x19, #25]
  404d98:	cbz	w8, 404dd8 <ferror@plt+0x23c8>
  404d9c:	ldr	x8, [x19, #32]
  404da0:	subs	x1, x8, #0x1
  404da4:	b.lt	404dd8 <ferror@plt+0x23c8>  // b.tstop
  404da8:	ldr	w0, [x19, #20]
  404dac:	mov	w2, #0x1                   	// #1
  404db0:	bl	4024c0 <lseek@plt>
  404db4:	cmn	x0, #0x1
  404db8:	b.eq	404e00 <ferror@plt+0x23f0>  // b.none
  404dbc:	add	x1, x29, #0x1c
  404dc0:	mov	w2, #0x1                   	// #1
  404dc4:	mov	x0, x19
  404dc8:	strb	wzr, [x29, #28]
  404dcc:	bl	404e74 <ferror@plt+0x2464>
  404dd0:	eor	w8, w0, #0x1
  404dd4:	and	w20, w8, w20
  404dd8:	bl	407ed0 <ferror@plt+0x54c0>
  404ddc:	tbz	w20, #0, 404e44 <ferror@plt+0x2434>
  404de0:	ldr	w8, [x19, #20]
  404de4:	cmn	w8, #0x1
  404de8:	b.eq	404e44 <ferror@plt+0x2434>  // b.none
  404dec:	cmp	w8, #0x1
  404df0:	b.eq	404e44 <ferror@plt+0x2434>  // b.none
  404df4:	mov	x0, x19
  404df8:	bl	404f8c <ferror@plt+0x257c>
  404dfc:	b	404e44 <ferror@plt+0x2434>
  404e00:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404e04:	add	x1, x1, #0x892
  404e08:	mov	w2, #0x5                   	// #5
  404e0c:	mov	x0, xzr
  404e10:	bl	4028c0 <dcgettext@plt>
  404e14:	ldr	x20, [x19, #8]
  404e18:	mov	x21, x0
  404e1c:	bl	402950 <__errno_location@plt>
  404e20:	ldr	w0, [x0]
  404e24:	bl	402660 <strerror@plt>
  404e28:	mov	x2, x0
  404e2c:	mov	x0, x21
  404e30:	mov	x1, x20
  404e34:	bl	406ce0 <ferror@plt+0x42d0>
  404e38:	mov	w20, wzr
  404e3c:	bl	407ed0 <ferror@plt+0x54c0>
  404e40:	tbnz	w20, #0, 404de0 <ferror@plt+0x23d0>
  404e44:	and	w1, w20, #0x1
  404e48:	mov	x0, x19
  404e4c:	bl	4050e0 <ferror@plt+0x26d0>
  404e50:	bic	w8, w20, w0
  404e54:	and	w1, w8, #0x1
  404e58:	mov	x0, x19
  404e5c:	bl	405204 <ferror@plt+0x27f4>
  404e60:	bl	407f44 <ferror@plt+0x5534>
  404e64:	ldp	x20, x19, [sp, #32]
  404e68:	ldr	x21, [sp, #16]
  404e6c:	ldp	x29, x30, [sp], #48
  404e70:	ret
  404e74:	stp	x29, x30, [sp, #-80]!
  404e78:	stp	x22, x21, [sp, #48]
  404e7c:	adrp	x22, 40b000 <ferror@plt+0x85f0>
  404e80:	str	x25, [sp, #16]
  404e84:	stp	x20, x19, [sp, #64]
  404e88:	mov	x19, x2
  404e8c:	mov	x20, x1
  404e90:	mov	x21, x0
  404e94:	adrp	x25, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404e98:	add	x22, x22, #0xbde
  404e9c:	stp	x24, x23, [sp, #32]
  404ea0:	mov	x29, sp
  404ea4:	b	404eb8 <ferror@plt+0x24a8>
  404ea8:	mov	w8, wzr
  404eac:	add	x20, x20, x0
  404eb0:	sub	x19, x19, x0
  404eb4:	cbnz	w8, 404f68 <ferror@plt+0x2558>
  404eb8:	cbz	x19, 404f70 <ferror@plt+0x2560>
  404ebc:	ldr	w0, [x21, #20]
  404ec0:	mov	x1, x20
  404ec4:	mov	x2, x19
  404ec8:	bl	4026c0 <write@plt>
  404ecc:	cmn	x0, #0x1
  404ed0:	b.ne	404ea8 <ferror@plt+0x2498>  // b.any
  404ed4:	bl	402950 <__errno_location@plt>
  404ed8:	ldr	w8, [x0]
  404edc:	cmp	w8, #0x20
  404ee0:	b.eq	404f20 <ferror@plt+0x2510>  // b.none
  404ee4:	cmp	w8, #0xb
  404ee8:	b.eq	404f04 <ferror@plt+0x24f4>  // b.none
  404eec:	cmp	w8, #0x4
  404ef0:	b.ne	404f28 <ferror@plt+0x2518>  // b.any
  404ef4:	ldr	w8, [x25, #2168]
  404ef8:	cmp	w8, #0x0
  404efc:	cset	w8, ne  // ne = any
  404f00:	b	404eb4 <ferror@plt+0x24a4>
  404f04:	mov	w1, #0xffffffff            	// #-1
  404f08:	mov	x0, x21
  404f0c:	mov	w2, wzr
  404f10:	bl	405464 <ferror@plt+0x2a54>
  404f14:	cmp	w0, #0x0
  404f18:	cset	w8, ne  // ne = any
  404f1c:	b	404eb4 <ferror@plt+0x24a4>
  404f20:	mov	w8, #0x1                   	// #1
  404f24:	b	404eb4 <ferror@plt+0x24a4>
  404f28:	mov	x23, x0
  404f2c:	mov	w2, #0x5                   	// #5
  404f30:	mov	x0, xzr
  404f34:	mov	x1, x22
  404f38:	bl	4028c0 <dcgettext@plt>
  404f3c:	ldr	w8, [x23]
  404f40:	ldr	x24, [x21, #8]
  404f44:	mov	x23, x0
  404f48:	mov	w0, w8
  404f4c:	bl	402660 <strerror@plt>
  404f50:	mov	x2, x0
  404f54:	mov	x0, x23
  404f58:	mov	x1, x24
  404f5c:	bl	406ce0 <ferror@plt+0x42d0>
  404f60:	mov	w8, #0x1                   	// #1
  404f64:	b	404eb4 <ferror@plt+0x24a4>
  404f68:	mov	w0, #0x1                   	// #1
  404f6c:	b	404f74 <ferror@plt+0x2564>
  404f70:	mov	w0, wzr
  404f74:	ldp	x20, x19, [sp, #64]
  404f78:	ldp	x22, x21, [sp, #48]
  404f7c:	ldp	x24, x23, [sp, #32]
  404f80:	ldr	x25, [sp, #16]
  404f84:	ldp	x29, x30, [sp], #80
  404f88:	ret
  404f8c:	sub	sp, sp, #0x50
  404f90:	stp	x29, x30, [sp, #32]
  404f94:	stp	x20, x19, [sp, #64]
  404f98:	mov	x19, x0
  404f9c:	ldr	w0, [x0, #20]
  404fa0:	ldr	w1, [x19, #64]
  404fa4:	mov	w2, #0xffffffff            	// #-1
  404fa8:	str	x21, [sp, #48]
  404fac:	add	x29, sp, #0x20
  404fb0:	bl	4029e0 <fchown@plt>
  404fb4:	cbz	w0, 404ffc <ferror@plt+0x25ec>
  404fb8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  404fbc:	ldrb	w8, [x8, #1512]
  404fc0:	cbz	w8, 404ffc <ferror@plt+0x25ec>
  404fc4:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  404fc8:	add	x1, x1, #0xa9c
  404fcc:	mov	w2, #0x5                   	// #5
  404fd0:	mov	x0, xzr
  404fd4:	bl	4028c0 <dcgettext@plt>
  404fd8:	ldr	x20, [x19, #8]
  404fdc:	mov	x21, x0
  404fe0:	bl	402950 <__errno_location@plt>
  404fe4:	ldr	w0, [x0]
  404fe8:	bl	402660 <strerror@plt>
  404fec:	mov	x2, x0
  404ff0:	mov	x0, x21
  404ff4:	mov	x1, x20
  404ff8:	bl	406c58 <ferror@plt+0x4248>
  404ffc:	ldr	w0, [x19, #20]
  405000:	ldr	w2, [x19, #68]
  405004:	mov	w1, #0xffffffff            	// #-1
  405008:	bl	4029e0 <fchown@plt>
  40500c:	cbz	w0, 405064 <ferror@plt+0x2654>
  405010:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405014:	add	x1, x1, #0xabe
  405018:	mov	w2, #0x5                   	// #5
  40501c:	mov	x0, xzr
  405020:	bl	4028c0 <dcgettext@plt>
  405024:	ldr	x20, [x19, #8]
  405028:	mov	x21, x0
  40502c:	bl	402950 <__errno_location@plt>
  405030:	ldr	w0, [x0]
  405034:	bl	402660 <strerror@plt>
  405038:	mov	x2, x0
  40503c:	mov	x0, x21
  405040:	mov	x1, x20
  405044:	bl	406c58 <ferror@plt+0x4248>
  405048:	ldr	w8, [x19, #56]
  40504c:	and	w9, w8, w8, lsr #3
  405050:	and	w1, w8, #0x1c0
  405054:	and	w8, w9, #0x7
  405058:	bfxil	w1, w9, #0, #3
  40505c:	bfi	w1, w8, #3, #3
  405060:	b	40506c <ferror@plt+0x265c>
  405064:	ldr	w8, [x19, #56]
  405068:	and	w1, w8, #0x1ff
  40506c:	ldr	w0, [x19, #20]
  405070:	bl	402610 <fchmod@plt>
  405074:	cbz	w0, 4050b0 <ferror@plt+0x26a0>
  405078:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  40507c:	add	x1, x1, #0xae0
  405080:	mov	w2, #0x5                   	// #5
  405084:	mov	x0, xzr
  405088:	bl	4028c0 <dcgettext@plt>
  40508c:	ldr	x20, [x19, #8]
  405090:	mov	x21, x0
  405094:	bl	402950 <__errno_location@plt>
  405098:	ldr	w0, [x0]
  40509c:	bl	402660 <strerror@plt>
  4050a0:	mov	x2, x0
  4050a4:	mov	x0, x21
  4050a8:	mov	x1, x20
  4050ac:	bl	406c58 <ferror@plt+0x4248>
  4050b0:	ldp	x8, x9, [x19, #112]
  4050b4:	mov	x1, sp
  4050b8:	stp	x8, x9, [sp]
  4050bc:	ldp	x8, x10, [x19, #128]
  4050c0:	stp	x8, x10, [sp, #16]
  4050c4:	ldr	w0, [x19, #20]
  4050c8:	bl	4025d0 <futimens@plt>
  4050cc:	ldp	x20, x19, [sp, #64]
  4050d0:	ldr	x21, [sp, #48]
  4050d4:	ldp	x29, x30, [sp, #32]
  4050d8:	add	sp, sp, #0x50
  4050dc:	ret
  4050e0:	stp	x29, x30, [sp, #-48]!
  4050e4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4050e8:	ldrb	w9, [x8, #1836]
  4050ec:	stp	x20, x19, [sp, #32]
  4050f0:	mov	w20, w1
  4050f4:	mov	x19, x0
  4050f8:	cmp	w9, #0x1
  4050fc:	str	x21, [sp, #16]
  405100:	mov	x29, sp
  405104:	b.ne	405128 <ferror@plt+0x2718>  // b.any
  405108:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40510c:	ldr	w2, [x9, #1832]
  405110:	mov	w0, #0x1                   	// #1
  405114:	mov	w1, #0x4                   	// #4
  405118:	strb	wzr, [x8, #1836]
  40511c:	bl	402810 <fcntl@plt>
  405120:	cmn	w0, #0x1
  405124:	b.eq	4051a0 <ferror@plt+0x2790>  // b.none
  405128:	ldr	w8, [x19, #20]
  40512c:	mov	w0, wzr
  405130:	cmn	w8, #0x1
  405134:	b.eq	4051f4 <ferror@plt+0x27e4>  // b.none
  405138:	cmp	w8, #0x1
  40513c:	b.eq	4051f4 <ferror@plt+0x27e4>  // b.none
  405140:	mov	w0, w8
  405144:	bl	402670 <close@plt>
  405148:	cbz	w0, 4051d8 <ferror@plt+0x27c8>
  40514c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405150:	add	x1, x1, #0xb41
  405154:	mov	w2, #0x5                   	// #5
  405158:	mov	x0, xzr
  40515c:	bl	4028c0 <dcgettext@plt>
  405160:	ldr	x20, [x19, #8]
  405164:	mov	x21, x0
  405168:	bl	402950 <__errno_location@plt>
  40516c:	ldr	w0, [x0]
  405170:	bl	402660 <strerror@plt>
  405174:	mov	x2, x0
  405178:	mov	x0, x21
  40517c:	mov	x1, x20
  405180:	bl	406ce0 <ferror@plt+0x42d0>
  405184:	ldr	x0, [x19, #8]
  405188:	add	x1, x19, #0xa8
  40518c:	bl	405788 <ferror@plt+0x2d78>
  405190:	ldr	x0, [x19, #8]
  405194:	bl	4027c0 <free@plt>
  405198:	mov	w0, #0x1                   	// #1
  40519c:	b	4051f4 <ferror@plt+0x27e4>
  4051a0:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4051a4:	add	x1, x1, #0xb08
  4051a8:	mov	w2, #0x5                   	// #5
  4051ac:	mov	x0, xzr
  4051b0:	bl	4028c0 <dcgettext@plt>
  4051b4:	mov	x19, x0
  4051b8:	bl	402950 <__errno_location@plt>
  4051bc:	ldr	w0, [x0]
  4051c0:	bl	402660 <strerror@plt>
  4051c4:	mov	x1, x0
  4051c8:	mov	x0, x19
  4051cc:	bl	406ce0 <ferror@plt+0x42d0>
  4051d0:	mov	w0, #0x1                   	// #1
  4051d4:	b	4051f4 <ferror@plt+0x27e4>
  4051d8:	tbnz	w20, #0, 4051e8 <ferror@plt+0x27d8>
  4051dc:	ldr	x0, [x19, #8]
  4051e0:	add	x1, x19, #0xa8
  4051e4:	bl	405788 <ferror@plt+0x2d78>
  4051e8:	ldr	x0, [x19, #8]
  4051ec:	bl	4027c0 <free@plt>
  4051f0:	mov	w0, wzr
  4051f4:	ldp	x20, x19, [sp, #32]
  4051f8:	ldr	x21, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #48
  405200:	ret
  405204:	stp	x29, x30, [sp, #-48]!
  405208:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40520c:	ldrb	w9, [x8, #1828]
  405210:	stp	x20, x19, [sp, #32]
  405214:	mov	w20, w1
  405218:	mov	x19, x0
  40521c:	cmp	w9, #0x1
  405220:	str	x21, [sp, #16]
  405224:	mov	x29, sp
  405228:	b.ne	40527c <ferror@plt+0x286c>  // b.any
  40522c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405230:	ldr	w2, [x9, #1824]
  405234:	mov	w1, #0x4                   	// #4
  405238:	mov	w0, wzr
  40523c:	strb	wzr, [x8, #1828]
  405240:	bl	402810 <fcntl@plt>
  405244:	cmn	w0, #0x1
  405248:	b.ne	40527c <ferror@plt+0x286c>  // b.any
  40524c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405250:	add	x1, x1, #0xb91
  405254:	mov	w2, #0x5                   	// #5
  405258:	mov	x0, xzr
  40525c:	bl	4028c0 <dcgettext@plt>
  405260:	mov	x21, x0
  405264:	bl	402950 <__errno_location@plt>
  405268:	ldr	w0, [x0]
  40526c:	bl	402660 <strerror@plt>
  405270:	mov	x1, x0
  405274:	mov	x0, x21
  405278:	bl	406ce0 <ferror@plt+0x42d0>
  40527c:	ldr	w0, [x19, #16]
  405280:	add	w8, w0, #0x1
  405284:	cmp	w8, #0x2
  405288:	b.cc	4052ac <ferror@plt+0x289c>  // b.lo, b.ul, b.last
  40528c:	bl	402670 <close@plt>
  405290:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405294:	ldrb	w8, [x8, #1124]
  405298:	cbnz	w8, 4052ac <ferror@plt+0x289c>
  40529c:	tbz	w20, #0, 4052ac <ferror@plt+0x289c>
  4052a0:	ldr	x0, [x19], #40
  4052a4:	mov	x1, x19
  4052a8:	bl	405788 <ferror@plt+0x2d78>
  4052ac:	ldp	x20, x19, [sp, #32]
  4052b0:	ldr	x21, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #48
  4052b8:	ret
  4052bc:	cbz	x1, 4052dc <ferror@plt+0x28cc>
  4052c0:	stp	x29, x30, [sp, #-16]!
  4052c4:	ldr	w0, [x0, #16]
  4052c8:	neg	x1, x1
  4052cc:	mov	w2, #0x1                   	// #1
  4052d0:	mov	x29, sp
  4052d4:	bl	4024c0 <lseek@plt>
  4052d8:	ldp	x29, x30, [sp], #16
  4052dc:	ret
  4052e0:	stp	x29, x30, [sp, #-96]!
  4052e4:	stp	x22, x21, [sp, #64]
  4052e8:	stp	x20, x19, [sp, #80]
  4052ec:	mov	x19, x2
  4052f0:	mov	x22, x2
  4052f4:	str	x27, [sp, #16]
  4052f8:	stp	x26, x25, [sp, #32]
  4052fc:	stp	x24, x23, [sp, #48]
  405300:	mov	x29, sp
  405304:	cbz	x2, 40543c <ferror@plt+0x2a2c>
  405308:	adrp	x23, 40b000 <ferror@plt+0x85f0>
  40530c:	mov	x20, x1
  405310:	mov	x21, x0
  405314:	mov	w26, #0x1                   	// #1
  405318:	adrp	x27, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40531c:	add	x23, x23, #0x8cd
  405320:	mov	x22, x19
  405324:	b	40532c <ferror@plt+0x291c>
  405328:	cbz	x22, 40543c <ferror@plt+0x2a2c>
  40532c:	ldr	w0, [x21, #16]
  405330:	mov	x1, x20
  405334:	mov	x2, x22
  405338:	bl	402840 <read@plt>
  40533c:	cmn	x0, #0x1
  405340:	b.eq	405358 <ferror@plt+0x2948>  // b.none
  405344:	cbnz	x0, 405388 <ferror@plt+0x2978>
  405348:	strb	w26, [x21, #24]
  40534c:	mov	w8, #0x3                   	// #3
  405350:	cbnz	w8, 40540c <ferror@plt+0x29fc>
  405354:	b	405328 <ferror@plt+0x2918>
  405358:	bl	402950 <__errno_location@plt>
  40535c:	ldr	w8, [x0]
  405360:	cmp	w8, #0xb
  405364:	b.eq	40539c <ferror@plt+0x298c>  // b.none
  405368:	cmp	w8, #0x4
  40536c:	b.ne	4053c8 <ferror@plt+0x29b8>  // b.any
  405370:	ldr	w8, [x27, #2168]
  405374:	cmp	w8, #0x0
  405378:	cinc	w8, w26, eq  // eq = none
  40537c:	csinv	x24, x24, xzr, eq  // eq = none
  405380:	cbnz	w8, 40540c <ferror@plt+0x29fc>
  405384:	b	405328 <ferror@plt+0x2918>
  405388:	mov	w8, wzr
  40538c:	add	x20, x20, x0
  405390:	sub	x22, x22, x0
  405394:	cbnz	w8, 40540c <ferror@plt+0x29fc>
  405398:	b	405328 <ferror@plt+0x2918>
  40539c:	bl	40789c <ferror@plt+0x4e8c>
  4053a0:	mov	w1, w0
  4053a4:	mov	w2, #0x1                   	// #1
  4053a8:	mov	x0, x21
  4053ac:	bl	405464 <ferror@plt+0x2a54>
  4053b0:	cbz	w0, 405428 <ferror@plt+0x2a18>
  4053b4:	cmp	w0, #0x2
  4053b8:	b.eq	405418 <ferror@plt+0x2a08>  // b.none
  4053bc:	cmp	w0, #0x1
  4053c0:	b.eq	405400 <ferror@plt+0x29f0>  // b.none
  4053c4:	b	405460 <ferror@plt+0x2a50>
  4053c8:	mov	x25, x0
  4053cc:	mov	w2, #0x5                   	// #5
  4053d0:	mov	x0, xzr
  4053d4:	mov	x1, x23
  4053d8:	bl	4028c0 <dcgettext@plt>
  4053dc:	ldr	w8, [x25]
  4053e0:	ldr	x24, [x21]
  4053e4:	mov	x25, x0
  4053e8:	mov	w0, w8
  4053ec:	bl	402660 <strerror@plt>
  4053f0:	mov	x2, x0
  4053f4:	mov	x0, x25
  4053f8:	mov	x1, x24
  4053fc:	bl	406ce0 <ferror@plt+0x42d0>
  405400:	mov	x24, #0xffffffffffffffff    	// #-1
  405404:	mov	w8, #0x1                   	// #1
  405408:	cbz	w8, 405328 <ferror@plt+0x2918>
  40540c:	cmp	w8, #0x2
  405410:	b.eq	405328 <ferror@plt+0x2918>  // b.none
  405414:	b	405434 <ferror@plt+0x2a24>
  405418:	sub	x24, x19, x22
  40541c:	mov	w8, #0x1                   	// #1
  405420:	cbnz	w8, 40540c <ferror@plt+0x29fc>
  405424:	b	405328 <ferror@plt+0x2918>
  405428:	mov	w8, #0x2                   	// #2
  40542c:	cbnz	w8, 40540c <ferror@plt+0x29fc>
  405430:	b	405328 <ferror@plt+0x2918>
  405434:	cmp	w8, #0x3
  405438:	b.ne	405440 <ferror@plt+0x2a30>  // b.any
  40543c:	sub	x24, x19, x22
  405440:	mov	x0, x24
  405444:	ldp	x20, x19, [sp, #80]
  405448:	ldp	x22, x21, [sp, #64]
  40544c:	ldp	x24, x23, [sp, #48]
  405450:	ldp	x26, x25, [sp, #32]
  405454:	ldr	x27, [sp, #16]
  405458:	ldp	x29, x30, [sp], #96
  40545c:	ret
  405460:	bl	406de8 <ferror@plt+0x43d8>
  405464:	sub	sp, sp, #0x60
  405468:	stp	x20, x19, [sp, #80]
  40546c:	mov	w19, w1
  405470:	mov	x20, x0
  405474:	stp	x29, x30, [sp, #16]
  405478:	stp	x26, x25, [sp, #32]
  40547c:	stp	x24, x23, [sp, #48]
  405480:	stp	x22, x21, [sp, #64]
  405484:	add	x29, sp, #0x10
  405488:	tbz	w2, #0, 40549c <ferror@plt+0x2a8c>
  40548c:	ldr	w8, [x20, #16]
  405490:	str	w8, [sp]
  405494:	mov	w8, #0x1                   	// #1
  405498:	b	4054a8 <ferror@plt+0x2a98>
  40549c:	ldr	w8, [x20, #20]
  4054a0:	str	w8, [sp]
  4054a4:	mov	w8, #0x4                   	// #4
  4054a8:	strh	w8, [sp, #4]
  4054ac:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4054b0:	ldr	w8, [x8, #1516]
  4054b4:	tst	w2, #0x1
  4054b8:	mov	w10, #0x8                   	// #8
  4054bc:	adrp	x21, 40b000 <ferror@plt+0x85f0>
  4054c0:	mov	w9, #0x1                   	// #1
  4054c4:	adrp	x24, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4054c8:	adrp	x25, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4054cc:	csel	x26, xzr, x10, ne  // ne = any
  4054d0:	add	x21, x21, #0xbc8
  4054d4:	strh	w9, [sp, #12]
  4054d8:	str	w8, [sp, #8]
  4054dc:	b	40552c <ferror@plt+0x2b1c>
  4054e0:	mov	x23, x0
  4054e4:	mov	w2, #0x5                   	// #5
  4054e8:	mov	x0, xzr
  4054ec:	mov	x1, x21
  4054f0:	bl	4028c0 <dcgettext@plt>
  4054f4:	ldr	w8, [x23]
  4054f8:	ldr	x22, [x20, x26]
  4054fc:	mov	x23, x0
  405500:	mov	w0, w8
  405504:	bl	402660 <strerror@plt>
  405508:	mov	x2, x0
  40550c:	mov	x0, x23
  405510:	mov	x1, x22
  405514:	bl	406ce0 <ferror@plt+0x42d0>
  405518:	mov	w22, #0x1                   	// #1
  40551c:	mov	w8, #0x1                   	// #1
  405520:	orr	w8, w8, #0x2
  405524:	cmp	w8, #0x2
  405528:	b.ne	405594 <ferror@plt+0x2b84>  // b.any
  40552c:	mov	x0, sp
  405530:	mov	w1, #0x2                   	// #2
  405534:	mov	w2, w19
  405538:	bl	4025b0 <poll@plt>
  40553c:	ldr	w8, [x24, #2168]
  405540:	cbnz	w8, 405518 <ferror@plt+0x2b08>
  405544:	cbz	w0, 405570 <ferror@plt+0x2b60>
  405548:	cmn	w0, #0x1
  40554c:	b.ne	405580 <ferror@plt+0x2b70>  // b.any
  405550:	bl	402950 <__errno_location@plt>
  405554:	ldr	w9, [x0]
  405558:	mov	w8, #0x2                   	// #2
  40555c:	cmp	w9, #0x4
  405560:	b.eq	405520 <ferror@plt+0x2b10>  // b.none
  405564:	cmp	w9, #0xb
  405568:	b.eq	405520 <ferror@plt+0x2b10>  // b.none
  40556c:	b	4054e0 <ferror@plt+0x2ad0>
  405570:	mov	w8, #0x1                   	// #1
  405574:	strb	w8, [x25, #3100]
  405578:	mov	w22, #0x2                   	// #2
  40557c:	b	405520 <ferror@plt+0x2b10>
  405580:	ldrh	w8, [sp, #6]
  405584:	cmp	w8, #0x0
  405588:	cset	w8, ne  // ne = any
  40558c:	csel	w22, w22, wzr, eq  // eq = none
  405590:	b	405520 <ferror@plt+0x2b10>
  405594:	mov	w0, w22
  405598:	ldp	x20, x19, [sp, #80]
  40559c:	ldp	x22, x21, [sp, #64]
  4055a0:	ldp	x24, x23, [sp, #48]
  4055a4:	ldp	x26, x25, [sp, #32]
  4055a8:	ldp	x29, x30, [sp, #16]
  4055ac:	add	sp, sp, #0x60
  4055b0:	ret
  4055b4:	stp	x29, x30, [sp, #-48]!
  4055b8:	stp	x22, x21, [sp, #16]
  4055bc:	stp	x20, x19, [sp, #32]
  4055c0:	mov	x19, x0
  4055c4:	ldr	w0, [x0, #16]
  4055c8:	mov	x20, x2
  4055cc:	mov	x21, x1
  4055d0:	mov	x1, x3
  4055d4:	mov	w2, wzr
  4055d8:	mov	x29, sp
  4055dc:	mov	x22, x3
  4055e0:	bl	4024c0 <lseek@plt>
  4055e4:	cmp	x0, x22
  4055e8:	b.ne	405614 <ferror@plt+0x2c04>  // b.any
  4055ec:	mov	x0, x19
  4055f0:	mov	x1, x21
  4055f4:	mov	x2, x20
  4055f8:	bl	4052e0 <ferror@plt+0x28d0>
  4055fc:	cmn	x0, #0x1
  405600:	b.eq	40566c <ferror@plt+0x2c5c>  // b.none
  405604:	cmp	x0, x20
  405608:	b.ne	405650 <ferror@plt+0x2c40>  // b.any
  40560c:	mov	w0, wzr
  405610:	b	405670 <ferror@plt+0x2c60>
  405614:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405618:	add	x1, x1, #0x8e0
  40561c:	mov	w2, #0x5                   	// #5
  405620:	mov	x0, xzr
  405624:	bl	4028c0 <dcgettext@plt>
  405628:	ldr	x19, [x19]
  40562c:	mov	x20, x0
  405630:	bl	402950 <__errno_location@plt>
  405634:	ldr	w0, [x0]
  405638:	bl	402660 <strerror@plt>
  40563c:	mov	x2, x0
  405640:	mov	x0, x20
  405644:	mov	x1, x19
  405648:	bl	406ce0 <ferror@plt+0x42d0>
  40564c:	b	40566c <ferror@plt+0x2c5c>
  405650:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405654:	add	x1, x1, #0x8ff
  405658:	mov	w2, #0x5                   	// #5
  40565c:	mov	x0, xzr
  405660:	bl	4028c0 <dcgettext@plt>
  405664:	ldr	x1, [x19]
  405668:	bl	406ce0 <ferror@plt+0x42d0>
  40566c:	mov	w0, #0x1                   	// #1
  405670:	ldp	x20, x19, [sp, #32]
  405674:	ldp	x22, x21, [sp, #16]
  405678:	ldp	x29, x30, [sp], #48
  40567c:	ret
  405680:	stp	x29, x30, [sp, #-48]!
  405684:	stp	x20, x19, [sp, #32]
  405688:	ldrb	w8, [x0, #25]
  40568c:	str	x21, [sp, #16]
  405690:	mov	x20, x2
  405694:	mov	x19, x0
  405698:	mov	x21, x1
  40569c:	mov	x29, sp
  4056a0:	cbz	w8, 4056f4 <ferror@plt+0x2ce4>
  4056a4:	cbz	x20, 405708 <ferror@plt+0x2cf8>
  4056a8:	cmp	x20, #0x2, lsl #12
  4056ac:	b.ne	4056d0 <ferror@plt+0x2cc0>  // b.any
  4056b0:	mov	x0, x21
  4056b4:	bl	405760 <ferror@plt+0x2d50>
  4056b8:	tbz	w0, #0, 4056d0 <ferror@plt+0x2cc0>
  4056bc:	ldr	x8, [x19, #32]
  4056c0:	mov	w0, wzr
  4056c4:	add	x8, x8, #0x2, lsl #12
  4056c8:	str	x8, [x19, #32]
  4056cc:	b	40574c <ferror@plt+0x2d3c>
  4056d0:	ldr	x1, [x19, #32]
  4056d4:	cmp	x1, #0x1
  4056d8:	b.lt	4056f4 <ferror@plt+0x2ce4>  // b.tstop
  4056dc:	ldr	w0, [x19, #20]
  4056e0:	mov	w2, #0x1                   	// #1
  4056e4:	bl	4024c0 <lseek@plt>
  4056e8:	cmn	x0, #0x1
  4056ec:	b.eq	405710 <ferror@plt+0x2d00>  // b.none
  4056f0:	str	xzr, [x19, #32]
  4056f4:	mov	x0, x19
  4056f8:	mov	x1, x21
  4056fc:	mov	x2, x20
  405700:	bl	404e74 <ferror@plt+0x2464>
  405704:	b	40574c <ferror@plt+0x2d3c>
  405708:	mov	w0, wzr
  40570c:	b	40574c <ferror@plt+0x2d3c>
  405710:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405714:	add	x1, x1, #0x892
  405718:	mov	w2, #0x5                   	// #5
  40571c:	mov	x0, xzr
  405720:	bl	4028c0 <dcgettext@plt>
  405724:	ldr	x19, [x19, #8]
  405728:	mov	x20, x0
  40572c:	bl	402950 <__errno_location@plt>
  405730:	ldr	w0, [x0]
  405734:	bl	402660 <strerror@plt>
  405738:	mov	x2, x0
  40573c:	mov	x0, x20
  405740:	mov	x1, x19
  405744:	bl	406ce0 <ferror@plt+0x42d0>
  405748:	mov	w0, #0x1                   	// #1
  40574c:	ldp	x20, x19, [sp, #32]
  405750:	ldr	x21, [sp, #16]
  405754:	and	w0, w0, #0x1
  405758:	ldp	x29, x30, [sp], #48
  40575c:	ret
  405760:	mov	x8, xzr
  405764:	ldr	x9, [x0, x8]
  405768:	cbnz	x9, 405780 <ferror@plt+0x2d70>
  40576c:	add	x8, x8, #0x8
  405770:	cmp	x8, #0x2, lsl #12
  405774:	b.ne	405764 <ferror@plt+0x2d54>  // b.any
  405778:	mov	w0, #0x1                   	// #1
  40577c:	ret
  405780:	mov	w0, wzr
  405784:	ret
  405788:	sub	sp, sp, #0xa0
  40578c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405790:	ldrb	w8, [x8, #1120]
  405794:	stp	x20, x19, [sp, #144]
  405798:	mov	x20, x1
  40579c:	mov	x19, x0
  4057a0:	mov	x1, sp
  4057a4:	stp	x29, x30, [sp, #128]
  4057a8:	add	x29, sp, #0x80
  4057ac:	cbz	w8, 4057bc <ferror@plt+0x2dac>
  4057b0:	bl	40aae8 <ferror@plt+0x80d8>
  4057b4:	cbnz	w0, 405828 <ferror@plt+0x2e18>
  4057b8:	b	4057c4 <ferror@plt+0x2db4>
  4057bc:	bl	40ab08 <ferror@plt+0x80f8>
  4057c0:	cbnz	w0, 405828 <ferror@plt+0x2e18>
  4057c4:	ldr	x8, [sp]
  4057c8:	ldr	x9, [x20]
  4057cc:	cmp	x8, x9
  4057d0:	b.ne	405828 <ferror@plt+0x2e18>  // b.any
  4057d4:	ldr	x8, [sp, #8]
  4057d8:	ldr	x9, [x20, #8]
  4057dc:	cmp	x8, x9
  4057e0:	b.ne	405828 <ferror@plt+0x2e18>  // b.any
  4057e4:	mov	x0, x19
  4057e8:	bl	4029c0 <unlink@plt>
  4057ec:	cbz	w0, 405844 <ferror@plt+0x2e34>
  4057f0:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4057f4:	add	x1, x1, #0xa86
  4057f8:	mov	w2, #0x5                   	// #5
  4057fc:	mov	x0, xzr
  405800:	bl	4028c0 <dcgettext@plt>
  405804:	mov	x20, x0
  405808:	bl	402950 <__errno_location@plt>
  40580c:	ldr	w0, [x0]
  405810:	bl	402660 <strerror@plt>
  405814:	mov	x2, x0
  405818:	mov	x0, x20
  40581c:	mov	x1, x19
  405820:	bl	406ce0 <ferror@plt+0x42d0>
  405824:	b	405844 <ferror@plt+0x2e34>
  405828:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  40582c:	add	x1, x1, #0xb61
  405830:	mov	w2, #0x5                   	// #5
  405834:	mov	x0, xzr
  405838:	bl	4028c0 <dcgettext@plt>
  40583c:	mov	x1, x19
  405840:	bl	406ce0 <ferror@plt+0x42d0>
  405844:	ldp	x20, x19, [sp, #144]
  405848:	ldp	x29, x30, [sp, #128]
  40584c:	add	sp, sp, #0xa0
  405850:	ret
  405854:	stp	x29, x30, [sp, #-16]!
  405858:	mov	x29, sp
  40585c:	cbnz	w0, 40586c <ferror@plt+0x2e5c>
  405860:	bl	402850 <lzma_cputhreads@plt>
  405864:	cmp	w0, #0x0
  405868:	csinc	w0, w0, wzr, ne  // ne = any
  40586c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405870:	str	w0, [x8, #1024]
  405874:	ldp	x29, x30, [sp], #16
  405878:	ret
  40587c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405880:	ldr	w0, [x8, #1024]
  405884:	ret
  405888:	tbnz	w3, #0, 405898 <ferror@plt+0x2e88>
  40588c:	tbnz	w1, #0, 4058c8 <ferror@plt+0x2eb8>
  405890:	tbnz	w2, #0, 4058d4 <ferror@plt+0x2ec4>
  405894:	ret
  405898:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40589c:	ldr	x8, [x8, #1840]
  4058a0:	and	x9, x0, #0xffffffff
  4058a4:	mul	x8, x8, x9
  4058a8:	mov	x9, #0xf5c3                	// #62915
  4058ac:	movk	x9, #0x5c28, lsl #16
  4058b0:	movk	x9, #0xc28f, lsl #32
  4058b4:	lsr	x8, x8, #2
  4058b8:	movk	x9, #0x28f5, lsl #48
  4058bc:	umulh	x8, x8, x9
  4058c0:	lsr	x0, x8, #2
  4058c4:	tbz	w1, #0, 405890 <ferror@plt+0x2e80>
  4058c8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4058cc:	str	x0, [x8, #1848]
  4058d0:	tbz	w2, #0, 405894 <ferror@plt+0x2e84>
  4058d4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4058d8:	str	x0, [x8, #1856]
  4058dc:	ret
  4058e0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4058e4:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4058e8:	add	x8, x8, #0x738
  4058ec:	add	x9, x9, #0x740
  4058f0:	cmp	w0, #0x0
  4058f4:	csel	x8, x8, x9, eq  // eq = none
  4058f8:	ldr	x8, [x8]
  4058fc:	cmp	x8, #0x0
  405900:	csinv	x0, x8, xzr, ne  // ne = any
  405904:	ret
  405908:	stp	x29, x30, [sp, #-16]!
  40590c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405910:	ldrb	w8, [x8, #1128]
  405914:	mov	x29, sp
  405918:	cbnz	w8, 405980 <ferror@plt+0x2f70>
  40591c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405920:	add	x1, x1, #0xbff
  405924:	mov	w2, #0x5                   	// #5
  405928:	mov	x0, xzr
  40592c:	bl	4028c0 <dcgettext@plt>
  405930:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405934:	ldr	x1, [x8, #1840]
  405938:	bl	4059bc <ferror@plt+0x2fac>
  40593c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405940:	add	x1, x1, #0xc27
  405944:	mov	w2, #0x5                   	// #5
  405948:	mov	x0, xzr
  40594c:	bl	4028c0 <dcgettext@plt>
  405950:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405954:	ldr	x1, [x8, #1848]
  405958:	bl	4059bc <ferror@plt+0x2fac>
  40595c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405960:	add	x1, x1, #0xc4f
  405964:	mov	w2, #0x5                   	// #5
  405968:	mov	x0, xzr
  40596c:	bl	4028c0 <dcgettext@plt>
  405970:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405974:	ldr	x1, [x8, #1856]
  405978:	bl	4059bc <ferror@plt+0x2fac>
  40597c:	b	4059a4 <ferror@plt+0x2f94>
  405980:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405984:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405988:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40598c:	ldr	x1, [x8, #1840]
  405990:	ldr	x2, [x9, #1848]
  405994:	ldr	x3, [x10, #1856]
  405998:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  40599c:	add	x0, x0, #0xbf2
  4059a0:	bl	402940 <printf@plt>
  4059a4:	bl	405fb4 <ferror@plt+0x35a4>
  4059a8:	cmp	w0, #0x0
  4059ac:	cset	w2, ne  // ne = any
  4059b0:	mov	w1, #0x1                   	// #1
  4059b4:	mov	w0, wzr
  4059b8:	bl	408b70 <ferror@plt+0x6160>
  4059bc:	stp	x29, x30, [sp, #-48]!
  4059c0:	add	x8, x1, #0x1
  4059c4:	stp	x20, x19, [sp, #32]
  4059c8:	cmp	x8, #0x1
  4059cc:	mov	x19, x0
  4059d0:	str	x21, [sp, #16]
  4059d4:	mov	x29, sp
  4059d8:	b.hi	405a08 <ferror@plt+0x2ff8>  // b.pmore
  4059dc:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  4059e0:	add	x1, x1, #0xc7e
  4059e4:	mov	w2, #0x5                   	// #5
  4059e8:	mov	x0, xzr
  4059ec:	bl	4028c0 <dcgettext@plt>
  4059f0:	mov	x2, x0
  4059f4:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  4059f8:	add	x0, x0, #0xc77
  4059fc:	mov	x1, x19
  405a00:	bl	402940 <printf@plt>
  405a04:	b	405a44 <ferror@plt+0x3034>
  405a08:	mov	x0, x1
  405a0c:	mov	x20, x1
  405a10:	bl	4086c4 <ferror@plt+0x5cb4>
  405a14:	mov	w1, wzr
  405a18:	bl	4086d4 <ferror@plt+0x5cc4>
  405a1c:	mov	x21, x0
  405a20:	mov	w1, #0x1                   	// #1
  405a24:	mov	x0, x20
  405a28:	bl	4086d4 <ferror@plt+0x5cc4>
  405a2c:	mov	x3, x0
  405a30:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  405a34:	add	x0, x0, #0xc87
  405a38:	mov	x1, x19
  405a3c:	mov	x2, x21
  405a40:	bl	402940 <printf@plt>
  405a44:	ldp	x20, x19, [sp, #32]
  405a48:	ldr	x21, [sp, #16]
  405a4c:	ldp	x29, x30, [sp], #48
  405a50:	ret
  405a54:	stp	x29, x30, [sp, #-16]!
  405a58:	mov	x29, sp
  405a5c:	bl	402880 <lzma_physmem@plt>
  405a60:	cmp	x0, #0x0
  405a64:	mov	w8, #0x8000000             	// #134217728
  405a68:	csel	x8, x8, x0, eq  // eq = none
  405a6c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405a70:	mov	w1, #0x1                   	// #1
  405a74:	mov	w2, #0x1                   	// #1
  405a78:	mov	x0, xzr
  405a7c:	mov	w3, wzr
  405a80:	str	x8, [x9, #1840]
  405a84:	bl	405888 <ferror@plt+0x2e78>
  405a88:	ldp	x29, x30, [sp], #16
  405a8c:	ret
  405a90:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405a94:	ldr	w9, [x8, #1864]
  405a98:	cmp	w9, #0x1
  405a9c:	b.eq	405aa4 <ferror@plt+0x3094>  // b.none
  405aa0:	str	w0, [x8, #1864]
  405aa4:	ret
  405aa8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405aac:	mov	w9, #0x1                   	// #1
  405ab0:	strb	w9, [x8, #1868]
  405ab4:	ret
  405ab8:	sub	sp, sp, #0x80
  405abc:	stp	x20, x19, [sp, #112]
  405ac0:	mov	w20, w0
  405ac4:	mov	x0, x1
  405ac8:	stp	x29, x30, [sp, #48]
  405acc:	str	x25, [sp, #64]
  405ad0:	stp	x24, x23, [sp, #80]
  405ad4:	stp	x22, x21, [sp, #96]
  405ad8:	add	x29, sp, #0x30
  405adc:	mov	x19, x1
  405ae0:	bl	408b60 <ferror@plt+0x6150>
  405ae4:	bl	404664 <ferror@plt+0x1c54>
  405ae8:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  405aec:	add	x1, x1, #0x17f
  405af0:	mov	w0, #0x6                   	// #6
  405af4:	bl	402a00 <setlocale@plt>
  405af8:	adrp	x21, 40d000 <ferror@plt+0xa5f0>
  405afc:	add	x21, x21, #0xb21
  405b00:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405b04:	add	x1, x1, #0xc99
  405b08:	mov	x0, x21
  405b0c:	bl	4025e0 <bindtextdomain@plt>
  405b10:	mov	x0, x21
  405b14:	bl	402770 <textdomain@plt>
  405b18:	bl	405ecc <ferror@plt+0x34bc>
  405b1c:	bl	405a54 <ferror@plt+0x3044>
  405b20:	add	x0, sp, #0x8
  405b24:	mov	w1, w20
  405b28:	mov	x2, x19
  405b2c:	bl	402b2c <ferror@plt+0x11c>
  405b30:	adrp	x21, 41f000 <ferror@plt+0x1c5f0>
  405b34:	ldr	w8, [x21, #1136]
  405b38:	cmp	w8, #0x3
  405b3c:	b.eq	405b64 <ferror@plt+0x3154>  // b.none
  405b40:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405b44:	ldrb	w8, [x8, #1128]
  405b48:	cbz	w8, 405b64 <ferror@plt+0x3154>
  405b4c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405b50:	add	x1, x1, #0xcab
  405b54:	mov	w2, #0x5                   	// #5
  405b58:	mov	x0, xzr
  405b5c:	bl	4028c0 <dcgettext@plt>
  405b60:	bl	406d68 <ferror@plt+0x4358>
  405b64:	ldr	x8, [sp, #24]
  405b68:	ldr	w9, [sp, #16]
  405b6c:	cmp	x8, #0x0
  405b70:	csel	w0, w9, wzr, eq  // eq = none
  405b74:	bl	405fc0 <ferror@plt+0x35b0>
  405b78:	ldr	w8, [x21, #1136]
  405b7c:	cbnz	w8, 405bcc <ferror@plt+0x31bc>
  405b80:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405b84:	ldrb	w8, [x8, #1116]
  405b88:	cbnz	w8, 405bb0 <ferror@plt+0x31a0>
  405b8c:	ldr	w8, [sp, #16]
  405b90:	cmp	w8, #0x1
  405b94:	b.ne	405bcc <ferror@plt+0x31bc>  // b.any
  405b98:	ldr	x8, [sp, #8]
  405b9c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  405ba0:	add	x1, x1, #0x46
  405ba4:	ldr	x0, [x8]
  405ba8:	bl	4027a0 <strcmp@plt>
  405bac:	cbnz	w0, 405bcc <ferror@plt+0x31bc>
  405bb0:	bl	408a84 <ferror@plt+0x6074>
  405bb4:	tbz	w0, #0, 405bcc <ferror@plt+0x31bc>
  405bb8:	bl	407320 <ferror@plt+0x4910>
  405bbc:	mov	w0, #0x1                   	// #1
  405bc0:	mov	w1, #0x1                   	// #1
  405bc4:	mov	w2, wzr
  405bc8:	bl	408b70 <ferror@plt+0x6160>
  405bcc:	ldr	w8, [x21, #1136]
  405bd0:	cmp	w8, #0x3
  405bd4:	b.eq	405bdc <ferror@plt+0x31cc>  // b.none
  405bd8:	bl	407d70 <ferror@plt+0x5360>
  405bdc:	ldr	w8, [x21, #1136]
  405be0:	ldr	w10, [sp, #16]
  405be4:	adrp	x9, 403000 <ferror@plt+0x5f0>
  405be8:	adrp	x11, 409000 <ferror@plt+0x65f0>
  405bec:	add	x9, x9, #0xc7c
  405bf0:	add	x11, x11, #0x188
  405bf4:	cmp	w8, #0x3
  405bf8:	adrp	x22, 40a000 <ferror@plt+0x75f0>
  405bfc:	csel	x23, x11, x9, eq  // eq = none
  405c00:	add	x22, x22, #0xc64
  405c04:	cbz	w10, 405ca0 <ferror@plt+0x3290>
  405c08:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  405c0c:	adrp	x20, 40b000 <ferror@plt+0x85f0>
  405c10:	mov	x24, xzr
  405c14:	adrp	x25, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405c18:	add	x19, x19, #0x46
  405c1c:	add	x20, x20, #0xced
  405c20:	ldr	w8, [x25, #2168]
  405c24:	cbnz	w8, 405ca0 <ferror@plt+0x3290>
  405c28:	ldr	x8, [sp, #8]
  405c2c:	mov	x0, x19
  405c30:	ldr	x1, [x8, x24, lsl #3]
  405c34:	bl	4027a0 <strcmp@plt>
  405c38:	cbnz	w0, 405c84 <ferror@plt+0x3274>
  405c3c:	ldr	w8, [x21, #1136]
  405c40:	cbnz	w8, 405c50 <ferror@plt+0x3240>
  405c44:	bl	408a84 <ferror@plt+0x6074>
  405c48:	tbz	w0, #0, 405c58 <ferror@plt+0x3248>
  405c4c:	b	405c90 <ferror@plt+0x3280>
  405c50:	bl	408a3c <ferror@plt+0x602c>
  405c54:	tbnz	w0, #0, 405c90 <ferror@plt+0x3280>
  405c58:	ldr	x8, [sp, #24]
  405c5c:	cmp	x8, x22
  405c60:	b.ne	405c7c <ferror@plt+0x326c>  // b.any
  405c64:	mov	w2, #0x5                   	// #5
  405c68:	mov	x0, xzr
  405c6c:	mov	x1, x20
  405c70:	bl	4028c0 <dcgettext@plt>
  405c74:	bl	406ce0 <ferror@plt+0x42d0>
  405c78:	b	405c90 <ferror@plt+0x3280>
  405c7c:	ldr	x8, [sp, #8]
  405c80:	str	x22, [x8, x24, lsl #3]
  405c84:	ldr	x8, [sp, #8]
  405c88:	ldr	x0, [x8, x24, lsl #3]
  405c8c:	blr	x23
  405c90:	ldr	w8, [sp, #16]
  405c94:	add	x24, x24, #0x1
  405c98:	cmp	x24, x8
  405c9c:	b.cc	405c20 <ferror@plt+0x3210>  // b.lo, b.ul, b.last
  405ca0:	ldr	x8, [sp, #24]
  405ca4:	cbz	x8, 405cd0 <ferror@plt+0x32c0>
  405ca8:	add	x0, sp, #0x8
  405cac:	bl	405d1c <ferror@plt+0x330c>
  405cb0:	cbz	x0, 405cbc <ferror@plt+0x32ac>
  405cb4:	blr	x23
  405cb8:	b	405ca8 <ferror@plt+0x3298>
  405cbc:	ldr	x8, [sp, #24]
  405cc0:	cmp	x8, x22
  405cc4:	b.eq	405cd0 <ferror@plt+0x32c0>  // b.none
  405cc8:	ldr	x0, [sp, #32]
  405ccc:	bl	402550 <fclose@plt>
  405cd0:	ldr	w8, [x21, #1136]
  405cd4:	cmp	w8, #0x3
  405cd8:	b.ne	405ce0 <ferror@plt+0x32d0>  // b.any
  405cdc:	bl	408d7c <ferror@plt+0x636c>
  405ce0:	bl	407f98 <ferror@plt+0x5588>
  405ce4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405ce8:	ldr	w8, [x8, #1864]
  405cec:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405cf0:	ldrb	w9, [x9, #1868]
  405cf4:	cmp	w8, #0x2
  405cf8:	cset	w10, eq  // eq = none
  405cfc:	tst	w10, w9
  405d00:	csel	w19, wzr, w8, ne  // ne = any
  405d04:	bl	405fb4 <ferror@plt+0x35a4>
  405d08:	cmp	w0, #0x0
  405d0c:	cset	w2, ne  // ne = any
  405d10:	mov	w1, #0x1                   	// #1
  405d14:	mov	w0, w19
  405d18:	bl	408b70 <ferror@plt+0x6160>
  405d1c:	stp	x29, x30, [sp, #-96]!
  405d20:	stp	x26, x25, [sp, #32]
  405d24:	adrp	x26, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405d28:	ldr	x8, [x26, #1872]
  405d2c:	stp	x20, x19, [sp, #80]
  405d30:	mov	x19, x0
  405d34:	stp	x28, x27, [sp, #16]
  405d38:	stp	x24, x23, [sp, #48]
  405d3c:	stp	x22, x21, [sp, #64]
  405d40:	mov	x29, sp
  405d44:	cbnz	x8, 405d5c <ferror@plt+0x334c>
  405d48:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405d4c:	ldr	x1, [x8, #1032]
  405d50:	mov	x0, xzr
  405d54:	bl	4083fc <ferror@plt+0x59ec>
  405d58:	str	x0, [x26, #1872]
  405d5c:	adrp	x27, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405d60:	ldr	w8, [x27, #2168]
  405d64:	cbz	w8, 405d8c <ferror@plt+0x337c>
  405d68:	mov	x23, xzr
  405d6c:	mov	x0, x23
  405d70:	ldp	x20, x19, [sp, #80]
  405d74:	ldp	x22, x21, [sp, #64]
  405d78:	ldp	x24, x23, [sp, #48]
  405d7c:	ldp	x26, x25, [sp, #32]
  405d80:	ldp	x28, x27, [sp, #16]
  405d84:	ldp	x29, x30, [sp], #96
  405d88:	ret
  405d8c:	adrp	x21, 40b000 <ferror@plt+0x85f0>
  405d90:	adrp	x22, 40b000 <ferror@plt+0x85f0>
  405d94:	mov	x20, xzr
  405d98:	adrp	x28, 41f000 <ferror@plt+0x1c5f0>
  405d9c:	add	x21, x21, #0xd5d
  405da0:	add	x22, x22, #0xd3d
  405da4:	ldr	x0, [x19, #24]
  405da8:	bl	402600 <fgetc@plt>
  405dac:	ldr	x25, [x19, #24]
  405db0:	mov	w24, w0
  405db4:	mov	x0, x25
  405db8:	bl	402a10 <ferror@plt>
  405dbc:	cbz	w0, 405dd8 <ferror@plt+0x33c8>
  405dc0:	bl	402950 <__errno_location@plt>
  405dc4:	ldr	w8, [x0]
  405dc8:	cmp	w8, #0x4
  405dcc:	b.ne	405e04 <ferror@plt+0x33f4>  // b.any
  405dd0:	mov	w8, #0x2                   	// #2
  405dd4:	b	405e44 <ferror@plt+0x3434>
  405dd8:	mov	x0, x25
  405ddc:	bl	402720 <feof@plt>
  405de0:	cbz	w0, 405e5c <ferror@plt+0x344c>
  405de4:	cbz	x20, 405e3c <ferror@plt+0x342c>
  405de8:	mov	w2, #0x5                   	// #5
  405dec:	mov	x0, xzr
  405df0:	mov	x1, x21
  405df4:	bl	4028c0 <dcgettext@plt>
  405df8:	ldr	x1, [x19, #16]
  405dfc:	bl	406ce0 <ferror@plt+0x42d0>
  405e00:	b	405e3c <ferror@plt+0x342c>
  405e04:	mov	x24, x0
  405e08:	mov	w2, #0x5                   	// #5
  405e0c:	mov	x0, xzr
  405e10:	mov	x1, x22
  405e14:	bl	4028c0 <dcgettext@plt>
  405e18:	ldr	w8, [x24]
  405e1c:	ldr	x23, [x19, #16]
  405e20:	mov	x24, x0
  405e24:	mov	w0, w8
  405e28:	bl	402660 <strerror@plt>
  405e2c:	mov	x2, x0
  405e30:	mov	x0, x24
  405e34:	mov	x1, x23
  405e38:	bl	406ce0 <ferror@plt+0x42d0>
  405e3c:	mov	x23, xzr
  405e40:	mov	w8, #0x1                   	// #1
  405e44:	orr	w8, w8, #0x2
  405e48:	cmp	w8, #0x2
  405e4c:	b.ne	405d6c <ferror@plt+0x335c>  // b.any
  405e50:	ldr	w8, [x27, #2168]
  405e54:	cbz	w8, 405da4 <ferror@plt+0x3394>
  405e58:	b	405d68 <ferror@plt+0x3358>
  405e5c:	ldrb	w8, [x19, #32]
  405e60:	cmp	w24, w8
  405e64:	b.ne	405e7c <ferror@plt+0x346c>  // b.any
  405e68:	cbz	x20, 405dd0 <ferror@plt+0x33c0>
  405e6c:	ldr	x23, [x26, #1872]
  405e70:	mov	w8, #0x1                   	// #1
  405e74:	strb	wzr, [x23, x20]
  405e78:	b	405e44 <ferror@plt+0x3434>
  405e7c:	cbz	w24, 405eb0 <ferror@plt+0x34a0>
  405e80:	ldr	x0, [x26, #1872]
  405e84:	strb	w24, [x0, x20]
  405e88:	ldr	x8, [x28, #1032]
  405e8c:	add	x20, x20, #0x1
  405e90:	cmp	x20, x8
  405e94:	b.ne	405ec4 <ferror@plt+0x34b4>  // b.any
  405e98:	lsl	x1, x8, #1
  405e9c:	str	x1, [x28, #1032]
  405ea0:	bl	4083fc <ferror@plt+0x59ec>
  405ea4:	mov	w8, wzr
  405ea8:	str	x0, [x26, #1872]
  405eac:	b	405e44 <ferror@plt+0x3434>
  405eb0:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405eb4:	mov	w2, #0x5                   	// #5
  405eb8:	mov	x0, xzr
  405ebc:	add	x1, x1, #0xd90
  405ec0:	b	405df4 <ferror@plt+0x33e4>
  405ec4:	mov	w8, wzr
  405ec8:	b	405e44 <ferror@plt+0x3434>
  405ecc:	sub	sp, sp, #0xc0
  405ed0:	mov	w0, #0x2                   	// #2
  405ed4:	stp	x29, x30, [sp, #160]
  405ed8:	stp	x20, x19, [sp, #176]
  405edc:	add	x29, sp, #0xa0
  405ee0:	bl	402860 <isatty@plt>
  405ee4:	cmp	w0, #0x0
  405ee8:	add	x9, sp, #0x8
  405eec:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405ef0:	cset	w10, ne  // ne = any
  405ef4:	add	x0, x9, #0x8
  405ef8:	strb	w10, [x8, #1880]
  405efc:	bl	4025c0 <sigemptyset@plt>
  405f00:	adrp	x8, 405000 <ferror@plt+0x25f0>
  405f04:	add	x8, x8, #0xf50
  405f08:	adrp	x20, 40b000 <ferror@plt+0x85f0>
  405f0c:	mov	x19, xzr
  405f10:	str	wzr, [sp, #144]
  405f14:	str	x8, [sp, #8]
  405f18:	add	x20, x20, #0xe3c
  405f1c:	ldr	w0, [x20, x19]
  405f20:	add	x1, sp, #0x8
  405f24:	mov	x2, xzr
  405f28:	bl	402680 <sigaction@plt>
  405f2c:	cbnz	w0, 405f4c <ferror@plt+0x353c>
  405f30:	add	x19, x19, #0x4
  405f34:	cmp	x19, #0x8
  405f38:	b.ne	405f1c <ferror@plt+0x350c>  // b.any
  405f3c:	ldp	x20, x19, [sp, #176]
  405f40:	ldp	x29, x30, [sp, #160]
  405f44:	add	sp, sp, #0xc0
  405f48:	ret
  405f4c:	bl	405f60 <ferror@plt+0x3550>
  405f50:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405f54:	mov	w9, #0x1                   	// #1
  405f58:	str	w9, [x8, #1932]
  405f5c:	ret
  405f60:	stp	x29, x30, [sp, #-16]!
  405f64:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  405f68:	add	x1, x1, #0xec8
  405f6c:	mov	w2, #0x5                   	// #5
  405f70:	mov	x0, xzr
  405f74:	mov	x29, sp
  405f78:	bl	4028c0 <dcgettext@plt>
  405f7c:	bl	406d68 <ferror@plt+0x4358>
  405f80:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405f84:	ldr	w9, [x8, #1040]
  405f88:	cmp	w9, #0x3
  405f8c:	b.hi	405f98 <ferror@plt+0x3588>  // b.pmore
  405f90:	add	w9, w9, #0x1
  405f94:	str	w9, [x8, #1040]
  405f98:	ret
  405f9c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405fa0:	ldr	w9, [x8, #1040]
  405fa4:	cbz	w9, 405fb0 <ferror@plt+0x35a0>
  405fa8:	sub	w9, w9, #0x1
  405fac:	str	w9, [x8, #1040]
  405fb0:	ret
  405fb4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  405fb8:	ldr	w0, [x8, #1040]
  405fbc:	ret
  405fc0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405fc4:	str	w0, [x8, #1884]
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-16]!
  405fd0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405fd4:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  405fd8:	ldr	w10, [x8, #1888]
  405fdc:	ldr	w9, [x9, #1040]
  405fe0:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  405fe4:	mov	x29, sp
  405fe8:	add	w10, w10, #0x1
  405fec:	cmp	w9, #0x3
  405ff0:	str	w10, [x8, #1888]
  405ff4:	str	x0, [x11, #1896]
  405ff8:	b.cc	406018 <ferror@plt+0x3608>  // b.lo, b.ul, b.last
  405ffc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406000:	ldrb	w8, [x8, #1880]
  406004:	cbnz	w8, 406028 <ferror@plt+0x3618>
  406008:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40600c:	ldr	w8, [x8, #1136]
  406010:	cmp	w8, #0x3
  406014:	b.eq	406028 <ferror@plt+0x3618>  // b.none
  406018:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40601c:	strb	wzr, [x8, #1904]
  406020:	ldp	x29, x30, [sp], #16
  406024:	ret
  406028:	bl	406034 <ferror@plt+0x3624>
  40602c:	ldp	x29, x30, [sp], #16
  406030:	ret
  406034:	stp	x29, x30, [sp, #-48]!
  406038:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40603c:	ldrb	w8, [x8, #1128]
  406040:	stp	x22, x21, [sp, #16]
  406044:	stp	x20, x19, [sp, #32]
  406048:	mov	x29, sp
  40604c:	cbnz	w8, 406108 <ferror@plt+0x36f8>
  406050:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406054:	ldr	w8, [x20, #1884]
  406058:	adrp	x21, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40605c:	cmp	w8, #0x1
  406060:	b.ne	406078 <ferror@plt+0x3668>  // b.any
  406064:	ldr	x8, [x21, #1896]
  406068:	adrp	x9, 40a000 <ferror@plt+0x75f0>
  40606c:	add	x9, x9, #0xc64
  406070:	cmp	x8, x9
  406074:	b.eq	406108 <ferror@plt+0x36f8>  // b.none
  406078:	bl	407ed0 <ferror@plt+0x54c0>
  40607c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406080:	ldr	w8, [x8, #1136]
  406084:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  406088:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  40608c:	add	x9, x9, #0x448
  406090:	add	x10, x10, #0x430
  406094:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406098:	cmp	w8, #0x3
  40609c:	ldrb	w8, [x22, #1937]
  4060a0:	csel	x9, x9, x10, eq  // eq = none
  4060a4:	ldr	x19, [x9]
  4060a8:	cmp	w8, #0x1
  4060ac:	b.ne	4060bc <ferror@plt+0x36ac>  // b.any
  4060b0:	mov	w0, #0xa                   	// #10
  4060b4:	mov	x1, x19
  4060b8:	bl	4024a0 <fputc@plt>
  4060bc:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4060c0:	ldr	w4, [x20, #1884]
  4060c4:	ldr	x2, [x21, #1896]
  4060c8:	ldr	w3, [x9, #1888]
  4060cc:	mov	w8, #0x1                   	// #1
  4060d0:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4060d4:	strb	w8, [x22, #1937]
  4060d8:	strb	w8, [x9, #1904]
  4060dc:	cbz	w4, 4060f4 <ferror@plt+0x36e4>
  4060e0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4060e4:	add	x1, x1, #0x6a1
  4060e8:	mov	x0, x19
  4060ec:	bl	4029f0 <fprintf@plt>
  4060f0:	b	406104 <ferror@plt+0x36f4>
  4060f4:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4060f8:	add	x1, x1, #0x698
  4060fc:	mov	x0, x19
  406100:	bl	4029f0 <fprintf@plt>
  406104:	bl	407f44 <ferror@plt+0x5534>
  406108:	ldp	x20, x19, [sp, #32]
  40610c:	ldp	x22, x21, [sp, #16]
  406110:	ldp	x29, x30, [sp], #48
  406114:	ret
  406118:	stp	x29, x30, [sp, #-16]!
  40611c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406120:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  406124:	str	x0, [x8, #1912]
  406128:	ldr	w8, [x10, #1040]
  40612c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406130:	str	x1, [x9, #1920]
  406134:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406138:	mov	w10, #0x1                   	// #1
  40613c:	cmp	w8, #0x3
  406140:	mov	x29, sp
  406144:	strb	w10, [x9, #1928]
  406148:	b.cc	406170 <ferror@plt+0x3760>  // b.lo, b.ul, b.last
  40614c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406150:	ldrb	w8, [x8, #1880]
  406154:	cbz	w8, 406170 <ferror@plt+0x3760>
  406158:	mov	w0, wzr
  40615c:	bl	402990 <alarm@plt>
  406160:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406164:	mov	w0, #0x1                   	// #1
  406168:	str	wzr, [x8, #1932]
  40616c:	bl	402990 <alarm@plt>
  406170:	ldp	x29, x30, [sp], #16
  406174:	ret
  406178:	sub	sp, sp, #0x90
  40617c:	stp	x29, x30, [sp, #48]
  406180:	stp	x28, x27, [sp, #64]
  406184:	stp	x26, x25, [sp, #80]
  406188:	stp	x24, x23, [sp, #96]
  40618c:	stp	x22, x21, [sp, #112]
  406190:	stp	x20, x19, [sp, #128]
  406194:	adrp	x27, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406198:	ldr	w8, [x27, #1932]
  40619c:	add	x29, sp, #0x30
  4061a0:	cbnz	w8, 4061c4 <ferror@plt+0x37b4>
  4061a4:	ldp	x20, x19, [sp, #128]
  4061a8:	ldp	x22, x21, [sp, #112]
  4061ac:	ldp	x24, x23, [sp, #96]
  4061b0:	ldp	x26, x25, [sp, #80]
  4061b4:	ldp	x28, x27, [sp, #64]
  4061b8:	ldp	x29, x30, [sp, #48]
  4061bc:	add	sp, sp, #0x90
  4061c0:	ret
  4061c4:	bl	40784c <ferror@plt+0x4e3c>
  4061c8:	mov	x19, x0
  4061cc:	sub	x0, x29, #0x8
  4061d0:	sub	x1, x29, #0x10
  4061d4:	add	x2, sp, #0x18
  4061d8:	bl	4062f8 <ferror@plt+0x38e8>
  4061dc:	bl	407ed0 <ferror@plt+0x54c0>
  4061e0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4061e4:	ldrb	w8, [x8, #1904]
  4061e8:	tbnz	w8, #0, 4061f0 <ferror@plt+0x37e0>
  4061ec:	bl	406034 <ferror@plt+0x3624>
  4061f0:	ldur	x0, [x29, #-8]
  4061f4:	bl	40636c <ferror@plt+0x395c>
  4061f8:	ldur	x8, [x29, #-16]
  4061fc:	ldr	x20, [sp, #24]
  406200:	mov	x21, x0
  406204:	mov	w2, wzr
  406208:	mov	x0, x8
  40620c:	mov	x1, x20
  406210:	bl	4063d8 <ferror@plt+0x39c8>
  406214:	mov	x0, x20
  406218:	mov	x1, x19
  40621c:	bl	4064b8 <ferror@plt+0x3aa8>
  406220:	mov	x20, x0
  406224:	mov	x0, x19
  406228:	bl	406574 <ferror@plt+0x3b64>
  40622c:	ldur	x8, [x29, #-8]
  406230:	mov	x22, x0
  406234:	mov	x1, x19
  406238:	mov	x0, x8
  40623c:	bl	40664c <ferror@plt+0x3c3c>
  406240:	adrp	x28, 41f000 <ferror@plt+0x1c5f0>
  406244:	ldr	x19, [x28, #1072]
  406248:	mov	x23, x0
  40624c:	mov	w1, #0x6                   	// #6
  406250:	mov	x0, x21
  406254:	bl	408d24 <ferror@plt+0x6314>
  406258:	adrp	x25, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40625c:	add	x25, x25, #0x7a2
  406260:	mov	w24, w0
  406264:	mov	w1, #0x23                  	// #35
  406268:	mov	x0, x25
  40626c:	bl	408d24 <ferror@plt+0x6314>
  406270:	mov	w26, w0
  406274:	mov	w1, #0x9                   	// #9
  406278:	mov	x0, x20
  40627c:	bl	408d24 <ferror@plt+0x6314>
  406280:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406284:	mov	w6, w0
  406288:	add	x1, x1, #0xe96
  40628c:	mov	x0, x19
  406290:	mov	w2, w24
  406294:	mov	x3, x21
  406298:	mov	w4, w26
  40629c:	mov	x5, x25
  4062a0:	mov	x7, x20
  4062a4:	stp	x22, x23, [sp]
  4062a8:	bl	4029f0 <fprintf@plt>
  4062ac:	str	wzr, [x27, #1932]
  4062b0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4062b4:	ldr	w8, [x8, #1040]
  4062b8:	cmp	w8, #0x3
  4062bc:	b.cc	4062e8 <ferror@plt+0x38d8>  // b.lo, b.ul, b.last
  4062c0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4062c4:	ldrb	w8, [x8, #1880]
  4062c8:	cbz	w8, 4062e8 <ferror@plt+0x38d8>
  4062cc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4062d0:	mov	w9, #0x1                   	// #1
  4062d4:	mov	w0, #0x1                   	// #1
  4062d8:	strb	w9, [x8, #1936]
  4062dc:	bl	402990 <alarm@plt>
  4062e0:	bl	407f44 <ferror@plt+0x5534>
  4062e4:	b	4061a4 <ferror@plt+0x3794>
  4062e8:	ldr	x1, [x28, #1072]
  4062ec:	mov	w0, #0xa                   	// #10
  4062f0:	bl	4024a0 <fputc@plt>
  4062f4:	b	4062e0 <ferror@plt+0x38d0>
  4062f8:	sub	sp, sp, #0x40
  4062fc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406300:	ldr	x8, [x8, #1912]
  406304:	stp	x22, x21, [sp, #32]
  406308:	mov	x21, x0
  40630c:	stp	x20, x19, [sp, #48]
  406310:	mov	x19, x2
  406314:	mov	x20, x1
  406318:	add	x2, sp, #0x8
  40631c:	mov	x0, x8
  406320:	mov	x1, x21
  406324:	stp	x29, x30, [sp, #16]
  406328:	add	x29, sp, #0x10
  40632c:	add	x22, sp, #0x8
  406330:	bl	402620 <lzma_get_progress@plt>
  406334:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406338:	ldr	w8, [x8, #1136]
  40633c:	cmp	w8, #0x0
  406340:	csel	x8, x22, x21, eq  // eq = none
  406344:	ldr	x8, [x8]
  406348:	csel	x9, x21, x22, eq  // eq = none
  40634c:	str	x8, [x20]
  406350:	ldr	x8, [x9]
  406354:	str	x8, [x19]
  406358:	ldp	x20, x19, [sp, #48]
  40635c:	ldp	x22, x21, [sp, #32]
  406360:	ldp	x29, x30, [sp, #16]
  406364:	add	sp, sp, #0x40
  406368:	ret
  40636c:	stp	x29, x30, [sp, #-32]!
  406370:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406374:	ldr	x8, [x8, #1920]
  406378:	str	x19, [sp, #16]
  40637c:	adrp	x19, 40d000 <ferror@plt+0xa5f0>
  406380:	add	x19, x19, #0x6ad
  406384:	mov	x29, sp
  406388:	cbz	x8, 4063c8 <ferror@plt+0x39b8>
  40638c:	cmp	x8, x0
  406390:	b.cc	4063c8 <ferror@plt+0x39b8>  // b.lo, b.ul, b.last
  406394:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  406398:	ldr	d0, [x9, #3584]
  40639c:	ucvtf	d1, x0
  4063a0:	ucvtf	d2, x8
  4063a4:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4063a8:	fdiv	d1, d1, d2
  4063ac:	add	x19, x19, #0x792
  4063b0:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  4063b4:	fmul	d0, d1, d0
  4063b8:	add	x2, x2, #0x6b3
  4063bc:	mov	w1, #0x10                  	// #16
  4063c0:	mov	x0, x19
  4063c4:	bl	402500 <snprintf@plt>
  4063c8:	mov	x0, x19
  4063cc:	ldr	x19, [sp, #16]
  4063d0:	ldp	x29, x30, [sp], #32
  4063d4:	ret
  4063d8:	sub	sp, sp, #0x40
  4063dc:	tst	w2, #0x1
  4063e0:	mov	w10, #0x2                   	// #2
  4063e4:	stp	x22, x21, [sp, #32]
  4063e8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4063ec:	csel	w21, wzr, w10, ne  // ne = any
  4063f0:	stp	x20, x19, [sp, #48]
  4063f4:	mov	x19, x1
  4063f8:	add	x8, x8, #0x7a2
  4063fc:	mov	w9, #0x80                  	// #128
  406400:	mov	w2, #0x4                   	// #4
  406404:	mov	w1, w21
  406408:	mov	w3, wzr
  40640c:	mov	w4, wzr
  406410:	stp	x29, x30, [sp, #16]
  406414:	add	x29, sp, #0x10
  406418:	mov	x20, x0
  40641c:	stp	x9, x8, [sp]
  406420:	bl	4087ac <ferror@plt+0x5d9c>
  406424:	mov	x22, x0
  406428:	mov	w2, #0x4                   	// #4
  40642c:	mov	w4, #0x1                   	// #1
  406430:	mov	x0, x19
  406434:	mov	w1, w21
  406438:	mov	w3, wzr
  40643c:	bl	4087ac <ferror@plt+0x5d9c>
  406440:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  406444:	mov	x4, x0
  406448:	add	x2, x2, #0x6bb
  40644c:	add	x0, sp, #0x8
  406450:	mov	x1, sp
  406454:	mov	x3, x22
  406458:	bl	408944 <ferror@plt+0x5f34>
  40645c:	cbz	x19, 406470 <ferror@plt+0x3a60>
  406460:	ucvtf	d0, x20
  406464:	ucvtf	d1, x19
  406468:	fdiv	d0, d0, d1
  40646c:	b	406474 <ferror@plt+0x3a64>
  406470:	fmov	d0, #1.600000000000000000e+01
  406474:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  406478:	ldr	d1, [x8, #3592]
  40647c:	ldp	x1, x0, [sp]
  406480:	fcmp	d0, d1
  406484:	b.le	406498 <ferror@plt+0x3a88>
  406488:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  40648c:	add	x2, x2, #0x6c3
  406490:	mov	v0.16b, v1.16b
  406494:	b	4064a0 <ferror@plt+0x3a90>
  406498:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  40649c:	add	x2, x2, #0x6cb
  4064a0:	bl	402500 <snprintf@plt>
  4064a4:	ldp	x20, x19, [sp, #48]
  4064a8:	ldp	x22, x21, [sp, #32]
  4064ac:	ldp	x29, x30, [sp, #16]
  4064b0:	add	sp, sp, #0x40
  4064b4:	ret
  4064b8:	stp	x29, x30, [sp, #-32]!
  4064bc:	cmp	x1, #0xbb8
  4064c0:	str	x19, [sp, #16]
  4064c4:	mov	x29, sp
  4064c8:	b.cs	4064d8 <ferror@plt+0x3ac8>  // b.hs, b.nlast
  4064cc:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  4064d0:	add	x19, x19, #0x17f
  4064d4:	b	406564 <ferror@plt+0x3b54>
  4064d8:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  4064dc:	ldr	d1, [x9, #3600]
  4064e0:	ucvtf	d2, x1
  4064e4:	ucvtf	d0, x0
  4064e8:	mov	x9, #0x380000000000        	// #61572651155456
  4064ec:	fmul	d1, d2, d1
  4064f0:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  4064f4:	mov	x8, xzr
  4064f8:	movk	x9, #0x408f, lsl #48
  4064fc:	mov	x10, #0x3f50000000000000    	// #4562146422526312448
  406500:	fdiv	d0, d0, d1
  406504:	add	x19, x19, #0x17f
  406508:	fmov	d1, x9
  40650c:	fcmp	d0, d1
  406510:	b.le	40652c <ferror@plt+0x3b1c>
  406514:	fmov	d1, x10
  406518:	sub	x8, x8, #0x8
  40651c:	cmn	x8, #0x18
  406520:	fmul	d0, d0, d1
  406524:	b.ne	406508 <ferror@plt+0x3af8>  // b.any
  406528:	b	406564 <ferror@plt+0x3b54>
  40652c:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  406530:	ldr	d1, [x9, #3608]
  406534:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  406538:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40653c:	add	x9, x9, #0xe7e
  406540:	fcmp	d0, d1
  406544:	add	x19, x19, #0x822
  406548:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  40654c:	cset	w3, le
  406550:	sub	x4, x9, x8
  406554:	add	x2, x2, #0x6d3
  406558:	mov	w1, #0x10                  	// #16
  40655c:	mov	x0, x19
  406560:	bl	402500 <snprintf@plt>
  406564:	mov	x0, x19
  406568:	ldr	x19, [sp, #16]
  40656c:	ldp	x29, x30, [sp], #32
  406570:	ret
  406574:	stp	x29, x30, [sp, #-32]!
  406578:	mov	x9, #0xf7cf                	// #63439
  40657c:	movk	x9, #0xe353, lsl #16
  406580:	movk	x9, #0x9ba5, lsl #32
  406584:	lsr	x8, x0, #3
  406588:	movk	x9, #0x20c4, lsl #48
  40658c:	umulh	x8, x8, x9
  406590:	lsr	x8, x8, #4
  406594:	mov	w10, #0x50fe                	// #20734
  406598:	sub	w9, w8, #0x1
  40659c:	movk	w10, #0x225, lsl #16
  4065a0:	cmp	w9, w10
  4065a4:	str	x19, [sp, #16]
  4065a8:	mov	x29, sp
  4065ac:	b.ls	4065bc <ferror@plt+0x3bac>  // b.plast
  4065b0:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  4065b4:	add	x19, x19, #0x17f
  4065b8:	b	40663c <ferror@plt+0x3c2c>
  4065bc:	mov	w9, #0x8889                	// #34953
  4065c0:	movk	w9, #0x8888, lsl #16
  4065c4:	umull	x11, w8, w9
  4065c8:	mov	w10, #0x3c                  	// #60
  4065cc:	lsr	x3, x11, #37
  4065d0:	cmp	w8, #0xe10
  4065d4:	msub	w5, w3, w10, w8
  4065d8:	b.cc	40661c <ferror@plt+0x3c0c>  // b.lo, b.ul, b.last
  4065dc:	mov	w11, #0xb3c5                	// #46021
  4065e0:	movk	w11, #0x91a2, lsl #16
  4065e4:	umull	x9, w3, w9
  4065e8:	umull	x8, w8, w11
  4065ec:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4065f0:	lsr	x9, x9, #37
  4065f4:	lsr	x8, x8, #43
  4065f8:	add	x19, x19, #0x832
  4065fc:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  406600:	msub	w4, w9, w10, w3
  406604:	add	x2, x2, #0x6db
  406608:	mov	w1, #0xb                   	// #11
  40660c:	mov	x0, x19
  406610:	mov	w3, w8
  406614:	bl	402500 <snprintf@plt>
  406618:	b	40663c <ferror@plt+0x3c2c>
  40661c:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406620:	add	x19, x19, #0x832
  406624:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  406628:	add	x2, x2, #0x6e8
  40662c:	mov	w1, #0xb                   	// #11
  406630:	mov	x0, x19
  406634:	mov	w4, w5
  406638:	bl	402500 <snprintf@plt>
  40663c:	mov	x0, x19
  406640:	ldr	x19, [sp, #16]
  406644:	ldp	x29, x30, [sp], #32
  406648:	ret
  40664c:	stp	x29, x30, [sp, #-32]!
  406650:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406654:	ldr	x8, [x8, #1920]
  406658:	str	x19, [sp, #16]
  40665c:	mov	x29, sp
  406660:	cbz	x8, 4068c4 <ferror@plt+0x3eb4>
  406664:	lsr	x9, x1, #6
  406668:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  40666c:	cmp	x9, #0x7d
  406670:	add	x19, x19, #0x17f
  406674:	b.cc	4068cc <ferror@plt+0x3ebc>  // b.lo, b.ul, b.last
  406678:	cmp	x0, #0x80, lsl #12
  40667c:	b.cc	4068cc <ferror@plt+0x3ebc>  // b.lo, b.ul, b.last
  406680:	subs	x8, x8, x0
  406684:	b.cc	4068cc <ferror@plt+0x3ebc>  // b.lo, b.ul, b.last
  406688:	ucvtf	d0, x8
  40668c:	mov	x8, #0x400000000000        	// #70368744177664
  406690:	movk	x8, #0x408f, lsl #48
  406694:	ucvtf	d1, x1
  406698:	fmov	d2, x8
  40669c:	fdiv	d1, d1, d2
  4066a0:	fmul	d0, d1, d0
  4066a4:	ucvtf	d1, x0
  4066a8:	fdiv	d0, d0, d1
  4066ac:	fcvtzu	w8, d0
  4066b0:	cmp	w8, #0x0
  4066b4:	csinc	w3, w8, wzr, ne  // ne = any
  4066b8:	cmp	w3, #0xa
  4066bc:	b.ls	4066e0 <ferror@plt+0x3cd0>  // b.plast
  4066c0:	cmp	w3, #0x32
  4066c4:	b.hi	406700 <ferror@plt+0x3cf0>  // b.pmore
  4066c8:	mov	w9, #0xcccd                	// #52429
  4066cc:	add	w8, w3, #0x4
  4066d0:	movk	w9, #0xcccc, lsl #16
  4066d4:	umull	x8, w8, w9
  4066d8:	lsr	x8, x8, #34
  4066dc:	add	w3, w8, w8, lsl #2
  4066e0:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4066e4:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  4066e8:	add	x19, x19, #0x83d
  4066ec:	add	x2, x2, #0x6f7
  4066f0:	mov	w1, #0xb                   	// #11
  4066f4:	mov	x0, x19
  4066f8:	bl	402500 <snprintf@plt>
  4066fc:	b	4068cc <ferror@plt+0x3ebc>
  406700:	cmp	w3, #0x24e
  406704:	b.hi	406750 <ferror@plt+0x3d40>  // b.pmore
  406708:	mov	w9, #0xcccd                	// #52429
  40670c:	add	w8, w3, #0x9
  406710:	movk	w9, #0xcccc, lsl #16
  406714:	umull	x8, w8, w9
  406718:	lsr	x8, x8, #35
  40671c:	mov	w10, #0x8889                	// #34953
  406720:	add	w8, w8, w8, lsl #2
  406724:	movk	w10, #0x8888, lsl #16
  406728:	lsl	w8, w8, #1
  40672c:	umull	x9, w8, w10
  406730:	lsr	x3, x9, #37
  406734:	mov	w9, #0x3c                  	// #60
  406738:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40673c:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  406740:	msub	w4, w3, w9, w8
  406744:	add	x19, x19, #0x83d
  406748:	add	x2, x2, #0x6f0
  40674c:	b	4067e0 <ferror@plt+0x3dd0>
  406750:	cmp	w3, #0xdd4
  406754:	b.hi	406780 <ferror@plt+0x3d70>  // b.pmore
  406758:	mov	w9, #0x8889                	// #34953
  40675c:	add	w8, w3, #0x3b
  406760:	movk	w9, #0x8888, lsl #16
  406764:	umull	x8, w8, w9
  406768:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40676c:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  406770:	lsr	x3, x8, #37
  406774:	add	x19, x19, #0x83d
  406778:	add	x2, x2, #0x701
  40677c:	b	406828 <ferror@plt+0x3e18>
  406780:	mov	w8, #0x8a48                	// #35400
  406784:	cmp	w3, w8
  406788:	b.hi	4067f0 <ferror@plt+0x3de0>  // b.pmore
  40678c:	mov	w9, #0x81b5                	// #33205
  406790:	add	w8, w3, #0x257
  406794:	movk	w9, #0x1b4e, lsl #16
  406798:	mov	w10, #0xb3c5                	// #46021
  40679c:	movk	w10, #0x91a2, lsl #16
  4067a0:	umull	x9, w8, w9
  4067a4:	umull	x8, w8, w10
  4067a8:	lsr	x9, x9, #38
  4067ac:	mov	w11, #0x8889                	// #34953
  4067b0:	lsr	x3, x8, #43
  4067b4:	add	w8, w9, w9, lsl #2
  4067b8:	movk	w11, #0x8888, lsl #16
  4067bc:	lsl	w8, w8, #1
  4067c0:	umull	x9, w8, w11
  4067c4:	lsr	x9, x9, #37
  4067c8:	mov	w10, #0x3c                  	// #60
  4067cc:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4067d0:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  4067d4:	msub	w4, w9, w10, w8
  4067d8:	add	x19, x19, #0x83d
  4067dc:	add	x2, x2, #0x6fc
  4067e0:	mov	w1, #0xb                   	// #11
  4067e4:	mov	x0, x19
  4067e8:	bl	402500 <snprintf@plt>
  4067ec:	b	4068cc <ferror@plt+0x3ebc>
  4067f0:	mov	w8, #0x5180                	// #20864
  4067f4:	movk	w8, #0x1, lsl #16
  4067f8:	sub	w9, w8, #0xe0f
  4067fc:	cmp	w3, w9
  406800:	b.cs	406834 <ferror@plt+0x3e24>  // b.hs, b.nlast
  406804:	mov	w9, #0xb3c5                	// #46021
  406808:	add	w8, w3, #0xe0f
  40680c:	movk	w9, #0x91a2, lsl #16
  406810:	umull	x8, w8, w9
  406814:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406818:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  40681c:	lsr	x3, x8, #43
  406820:	add	x19, x19, #0x83d
  406824:	add	x2, x2, #0x70d
  406828:	mov	w1, #0xb                   	// #11
  40682c:	mov	x0, x19
  406830:	b	4066f8 <ferror@plt+0x3ce8>
  406834:	mov	w9, #0x20f0                	// #8432
  406838:	movk	w9, #0xd, lsl #16
  40683c:	cmp	w3, w9
  406840:	b.hi	406894 <ferror@plt+0x3e84>  // b.pmore
  406844:	mov	w10, #0xb3c5                	// #46021
  406848:	add	w9, w3, #0xe0f
  40684c:	movk	w10, #0x91a2, lsl #16
  406850:	mov	w11, #0xaaab                	// #43691
  406854:	umull	x10, w9, w10
  406858:	movk	w11, #0xaaaa, lsl #16
  40685c:	udiv	w3, w9, w8
  406860:	lsr	x8, x10, #43
  406864:	mul	x9, x8, x11
  406868:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40686c:	lsr	x9, x9, #36
  406870:	mov	w10, #0x18                  	// #24
  406874:	add	x19, x19, #0x83d
  406878:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  40687c:	msub	w4, w9, w10, w8
  406880:	add	x2, x2, #0x708
  406884:	mov	w1, #0xb                   	// #11
  406888:	mov	x0, x19
  40688c:	bl	402500 <snprintf@plt>
  406890:	b	4068cc <ferror@plt+0x3ebc>
  406894:	mov	w9, #0xa80                 	// #2688
  406898:	movk	w9, #0x525, lsl #16
  40689c:	cmp	w3, w9
  4068a0:	b.hi	4068c4 <ferror@plt+0x3eb4>  // b.pmore
  4068a4:	add	w9, w8, w3
  4068a8:	sub	w9, w9, #0x1
  4068ac:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4068b0:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  4068b4:	udiv	w3, w9, w8
  4068b8:	add	x19, x19, #0x83d
  4068bc:	add	x2, x2, #0x712
  4068c0:	b	4066f0 <ferror@plt+0x3ce0>
  4068c4:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  4068c8:	add	x19, x19, #0x17f
  4068cc:	mov	x0, x19
  4068d0:	ldr	x19, [sp, #16]
  4068d4:	ldp	x29, x30, [sp], #32
  4068d8:	ret
  4068dc:	stp	x29, x30, [sp, #-16]!
  4068e0:	and	w0, w0, #0x1
  4068e4:	mov	x29, sp
  4068e8:	bl	4068fc <ferror@plt+0x3eec>
  4068ec:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4068f0:	strb	wzr, [x8, #1928]
  4068f4:	ldp	x29, x30, [sp], #16
  4068f8:	ret
  4068fc:	sub	sp, sp, #0x80
  406900:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406904:	ldr	w8, [x8, #1040]
  406908:	stp	x29, x30, [sp, #48]
  40690c:	stp	x26, x25, [sp, #64]
  406910:	stp	x24, x23, [sp, #80]
  406914:	cmp	w8, #0x3
  406918:	stp	x22, x21, [sp, #96]
  40691c:	stp	x20, x19, [sp, #112]
  406920:	add	x29, sp, #0x30
  406924:	b.cc	406b28 <ferror@plt+0x4118>  // b.lo, b.ul, b.last
  406928:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40692c:	ldrb	w8, [x8, #1928]
  406930:	cbz	w8, 406b28 <ferror@plt+0x4118>
  406934:	mov	w20, w0
  406938:	sub	x0, x29, #0x8
  40693c:	sub	x1, x29, #0x10
  406940:	add	x2, sp, #0x18
  406944:	bl	4062f8 <ferror@plt+0x38e8>
  406948:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40694c:	tbnz	w20, #0, 406968 <ferror@plt+0x3f58>
  406950:	ldrb	w9, [x8, #1936]
  406954:	tbnz	w9, #0, 406968 <ferror@plt+0x3f58>
  406958:	ldur	x9, [x29, #-16]
  40695c:	cbz	x9, 406b28 <ferror@plt+0x4118>
  406960:	ldr	x9, [sp, #24]
  406964:	cbz	x9, 406b28 <ferror@plt+0x4118>
  406968:	strb	wzr, [x8, #1936]
  40696c:	bl	40784c <ferror@plt+0x4e3c>
  406970:	mov	x19, x0
  406974:	bl	407ed0 <ferror@plt+0x54c0>
  406978:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40697c:	ldrb	w8, [x8, #1880]
  406980:	cbnz	w8, 406a50 <ferror@plt+0x4040>
  406984:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  406988:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40698c:	ldr	x0, [x22, #1072]
  406990:	ldr	x2, [x8, #1896]
  406994:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  406998:	add	x1, x1, #0x73a
  40699c:	bl	4029f0 <fprintf@plt>
  4069a0:	tbnz	w20, #0, 4069cc <ferror@plt+0x3fbc>
  4069a4:	ldur	x0, [x29, #-8]
  4069a8:	bl	40636c <ferror@plt+0x395c>
  4069ac:	ldrb	w8, [x0]
  4069b0:	cmp	w8, #0x2d
  4069b4:	b.eq	4069cc <ferror@plt+0x3fbc>  // b.none
  4069b8:	mov	x2, x0
  4069bc:	ldr	x0, [x22, #1072]
  4069c0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4069c4:	add	x1, x1, #0x73f
  4069c8:	bl	4029f0 <fprintf@plt>
  4069cc:	ldr	x21, [sp, #24]
  4069d0:	ldur	x0, [x29, #-16]
  4069d4:	ldr	x20, [x22, #1072]
  4069d8:	mov	w2, #0x1                   	// #1
  4069dc:	mov	x1, x21
  4069e0:	bl	4063d8 <ferror@plt+0x39c8>
  4069e4:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4069e8:	add	x0, x0, #0x7a2
  4069ec:	mov	x1, x20
  4069f0:	bl	402410 <fputs@plt>
  4069f4:	mov	x0, x21
  4069f8:	mov	x1, x19
  4069fc:	bl	4064b8 <ferror@plt+0x3aa8>
  406a00:	ldrb	w8, [x0]
  406a04:	cbz	w8, 406a1c <ferror@plt+0x400c>
  406a08:	mov	x2, x0
  406a0c:	ldr	x0, [x22, #1072]
  406a10:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  406a14:	add	x1, x1, #0x744
  406a18:	bl	4029f0 <fprintf@plt>
  406a1c:	mov	x0, x19
  406a20:	bl	406574 <ferror@plt+0x3b64>
  406a24:	ldrb	w8, [x0]
  406a28:	cbz	w8, 406a40 <ferror@plt+0x4030>
  406a2c:	mov	x2, x0
  406a30:	ldr	x0, [x22, #1072]
  406a34:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  406a38:	add	x1, x1, #0x744
  406a3c:	bl	4029f0 <fprintf@plt>
  406a40:	ldr	x1, [x22, #1072]
  406a44:	mov	w0, #0xa                   	// #10
  406a48:	bl	4024a0 <fputc@plt>
  406a4c:	b	406b24 <ferror@plt+0x4114>
  406a50:	tbz	w20, #0, 406a60 <ferror@plt+0x4050>
  406a54:	adrp	x21, 40d000 <ferror@plt+0xa5f0>
  406a58:	add	x21, x21, #0x717
  406a5c:	b	406a6c <ferror@plt+0x405c>
  406a60:	ldur	x0, [x29, #-8]
  406a64:	bl	40636c <ferror@plt+0x395c>
  406a68:	mov	x21, x0
  406a6c:	ldr	x22, [sp, #24]
  406a70:	ldur	x0, [x29, #-16]
  406a74:	mov	w2, #0x1                   	// #1
  406a78:	mov	x1, x22
  406a7c:	bl	4063d8 <ferror@plt+0x39c8>
  406a80:	mov	x0, x22
  406a84:	mov	x1, x19
  406a88:	bl	4064b8 <ferror@plt+0x3aa8>
  406a8c:	mov	x22, x0
  406a90:	mov	x0, x19
  406a94:	bl	406574 <ferror@plt+0x3b64>
  406a98:	mov	x23, x0
  406a9c:	tbz	w20, #0, 406aac <ferror@plt+0x409c>
  406aa0:	adrp	x19, 40c000 <ferror@plt+0x95f0>
  406aa4:	add	x19, x19, #0x17f
  406aa8:	b	406abc <ferror@plt+0x40ac>
  406aac:	ldur	x0, [x29, #-8]
  406ab0:	mov	x1, x19
  406ab4:	bl	40664c <ferror@plt+0x3c3c>
  406ab8:	mov	x19, x0
  406abc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406ac0:	ldr	x20, [x8, #1072]
  406ac4:	mov	w1, #0x6                   	// #6
  406ac8:	mov	x0, x21
  406acc:	bl	408d24 <ferror@plt+0x6314>
  406ad0:	adrp	x25, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  406ad4:	add	x25, x25, #0x7a2
  406ad8:	mov	w24, w0
  406adc:	mov	w1, #0x23                  	// #35
  406ae0:	mov	x0, x25
  406ae4:	bl	408d24 <ferror@plt+0x6314>
  406ae8:	mov	w26, w0
  406aec:	mov	w1, #0x9                   	// #9
  406af0:	mov	x0, x22
  406af4:	bl	408d24 <ferror@plt+0x6314>
  406af8:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  406afc:	mov	w6, w0
  406b00:	add	x1, x1, #0x71d
  406b04:	mov	x0, x20
  406b08:	mov	w2, w24
  406b0c:	mov	x3, x21
  406b10:	mov	w4, w26
  406b14:	mov	x5, x25
  406b18:	mov	x7, x22
  406b1c:	stp	x23, x19, [sp]
  406b20:	bl	4029f0 <fprintf@plt>
  406b24:	bl	407f44 <ferror@plt+0x5534>
  406b28:	ldp	x20, x19, [sp, #112]
  406b2c:	ldp	x22, x21, [sp, #96]
  406b30:	ldp	x24, x23, [sp, #80]
  406b34:	ldp	x26, x25, [sp, #64]
  406b38:	ldp	x29, x30, [sp, #48]
  406b3c:	add	sp, sp, #0x80
  406b40:	ret
  406b44:	sub	sp, sp, #0x100
  406b48:	stp	x29, x30, [sp, #240]
  406b4c:	add	x29, sp, #0xf0
  406b50:	mov	x8, #0xffffffffffffffd0    	// #-48
  406b54:	mov	x9, sp
  406b58:	sub	x10, x29, #0x70
  406b5c:	movk	x8, #0xff80, lsl #32
  406b60:	add	x11, x29, #0x10
  406b64:	add	x9, x9, #0x80
  406b68:	add	x10, x10, #0x30
  406b6c:	stp	x9, x8, [x29, #-16]
  406b70:	stp	x11, x10, [x29, #-32]
  406b74:	stp	x2, x3, [x29, #-112]
  406b78:	stp	x4, x5, [x29, #-96]
  406b7c:	stp	x6, x7, [x29, #-80]
  406b80:	stp	q1, q2, [sp, #16]
  406b84:	str	q0, [sp]
  406b88:	ldp	q0, q1, [x29, #-32]
  406b8c:	sub	x2, x29, #0x40
  406b90:	stp	q3, q4, [sp, #48]
  406b94:	stp	q5, q6, [sp, #80]
  406b98:	str	q7, [sp, #112]
  406b9c:	stp	q0, q1, [x29, #-64]
  406ba0:	bl	406bb0 <ferror@plt+0x41a0>
  406ba4:	ldp	x29, x30, [sp, #240]
  406ba8:	add	sp, sp, #0x100
  406bac:	ret
  406bb0:	sub	sp, sp, #0x50
  406bb4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406bb8:	ldr	w8, [x8, #1040]
  406bbc:	stp	x29, x30, [sp, #32]
  406bc0:	stp	x22, x21, [sp, #48]
  406bc4:	stp	x20, x19, [sp, #64]
  406bc8:	cmp	w8, w0
  406bcc:	add	x29, sp, #0x20
  406bd0:	b.cs	406be8 <ferror@plt+0x41d8>  // b.hs, b.nlast
  406bd4:	ldp	x20, x19, [sp, #64]
  406bd8:	ldp	x22, x21, [sp, #48]
  406bdc:	ldp	x29, x30, [sp, #32]
  406be0:	add	sp, sp, #0x50
  406be4:	ret
  406be8:	mov	x20, x2
  406bec:	mov	x19, x1
  406bf0:	bl	407ed0 <ferror@plt+0x54c0>
  406bf4:	mov	w0, wzr
  406bf8:	bl	4068fc <ferror@plt+0x3eec>
  406bfc:	adrp	x22, 41f000 <ferror@plt+0x1c5f0>
  406c00:	ldr	x21, [x22, #1072]
  406c04:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  406c08:	add	x1, x1, #0x73a
  406c0c:	mov	w2, #0x5                   	// #5
  406c10:	mov	x0, xzr
  406c14:	bl	4028c0 <dcgettext@plt>
  406c18:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406c1c:	ldr	x2, [x8, #1064]
  406c20:	mov	x1, x0
  406c24:	mov	x0, x21
  406c28:	bl	4029f0 <fprintf@plt>
  406c2c:	ldp	q1, q0, [x20]
  406c30:	ldr	x0, [x22, #1072]
  406c34:	mov	x2, sp
  406c38:	mov	x1, x19
  406c3c:	stp	q1, q0, [sp]
  406c40:	bl	402930 <vfprintf@plt>
  406c44:	ldr	x1, [x22, #1072]
  406c48:	mov	w0, #0xa                   	// #10
  406c4c:	bl	4024a0 <fputc@plt>
  406c50:	bl	407f44 <ferror@plt+0x5534>
  406c54:	b	406bd4 <ferror@plt+0x41c4>
  406c58:	sub	sp, sp, #0x120
  406c5c:	stp	x29, x30, [sp, #256]
  406c60:	add	x29, sp, #0x100
  406c64:	mov	x9, #0xffffffffffffffc8    	// #-56
  406c68:	mov	x10, sp
  406c6c:	sub	x11, x29, #0x78
  406c70:	movk	x9, #0xff80, lsl #32
  406c74:	add	x12, x29, #0x20
  406c78:	add	x10, x10, #0x80
  406c7c:	add	x11, x11, #0x38
  406c80:	stp	x10, x9, [x29, #-16]
  406c84:	stp	x12, x11, [x29, #-32]
  406c88:	stp	x1, x2, [x29, #-120]
  406c8c:	stp	x3, x4, [x29, #-104]
  406c90:	stp	x5, x6, [x29, #-88]
  406c94:	stur	x7, [x29, #-72]
  406c98:	stp	q0, q1, [sp]
  406c9c:	ldp	q0, q1, [x29, #-32]
  406ca0:	mov	x8, x0
  406ca4:	sub	x2, x29, #0x40
  406ca8:	mov	w0, #0x2                   	// #2
  406cac:	mov	x1, x8
  406cb0:	str	x28, [sp, #272]
  406cb4:	stp	q2, q3, [sp, #32]
  406cb8:	stp	q4, q5, [sp, #64]
  406cbc:	stp	q6, q7, [sp, #96]
  406cc0:	stp	q0, q1, [x29, #-64]
  406cc4:	bl	406bb0 <ferror@plt+0x41a0>
  406cc8:	mov	w0, #0x2                   	// #2
  406ccc:	bl	405a90 <ferror@plt+0x3080>
  406cd0:	ldr	x28, [sp, #272]
  406cd4:	ldp	x29, x30, [sp, #256]
  406cd8:	add	sp, sp, #0x120
  406cdc:	ret
  406ce0:	sub	sp, sp, #0x120
  406ce4:	stp	x29, x30, [sp, #256]
  406ce8:	add	x29, sp, #0x100
  406cec:	mov	x9, #0xffffffffffffffc8    	// #-56
  406cf0:	mov	x10, sp
  406cf4:	sub	x11, x29, #0x78
  406cf8:	movk	x9, #0xff80, lsl #32
  406cfc:	add	x12, x29, #0x20
  406d00:	add	x10, x10, #0x80
  406d04:	add	x11, x11, #0x38
  406d08:	stp	x10, x9, [x29, #-16]
  406d0c:	stp	x12, x11, [x29, #-32]
  406d10:	stp	x1, x2, [x29, #-120]
  406d14:	stp	x3, x4, [x29, #-104]
  406d18:	stp	x5, x6, [x29, #-88]
  406d1c:	stur	x7, [x29, #-72]
  406d20:	stp	q0, q1, [sp]
  406d24:	ldp	q0, q1, [x29, #-32]
  406d28:	mov	x8, x0
  406d2c:	sub	x2, x29, #0x40
  406d30:	mov	w0, #0x1                   	// #1
  406d34:	mov	x1, x8
  406d38:	str	x28, [sp, #272]
  406d3c:	stp	q2, q3, [sp, #32]
  406d40:	stp	q4, q5, [sp, #64]
  406d44:	stp	q6, q7, [sp, #96]
  406d48:	stp	q0, q1, [x29, #-64]
  406d4c:	bl	406bb0 <ferror@plt+0x41a0>
  406d50:	mov	w0, #0x1                   	// #1
  406d54:	bl	405a90 <ferror@plt+0x3080>
  406d58:	ldr	x28, [sp, #272]
  406d5c:	ldp	x29, x30, [sp, #256]
  406d60:	add	sp, sp, #0x120
  406d64:	ret
  406d68:	sub	sp, sp, #0x120
  406d6c:	stp	x29, x30, [sp, #256]
  406d70:	add	x29, sp, #0x100
  406d74:	mov	x9, #0xffffffffffffffc8    	// #-56
  406d78:	mov	x10, sp
  406d7c:	sub	x11, x29, #0x78
  406d80:	movk	x9, #0xff80, lsl #32
  406d84:	add	x12, x29, #0x20
  406d88:	add	x10, x10, #0x80
  406d8c:	add	x11, x11, #0x38
  406d90:	stp	x10, x9, [x29, #-16]
  406d94:	stp	x12, x11, [x29, #-32]
  406d98:	stp	x1, x2, [x29, #-120]
  406d9c:	stp	x3, x4, [x29, #-104]
  406da0:	stp	x5, x6, [x29, #-88]
  406da4:	stur	x7, [x29, #-72]
  406da8:	stp	q0, q1, [sp]
  406dac:	ldp	q0, q1, [x29, #-32]
  406db0:	mov	x8, x0
  406db4:	sub	x2, x29, #0x40
  406db8:	mov	w0, #0x1                   	// #1
  406dbc:	mov	x1, x8
  406dc0:	str	x28, [sp, #272]
  406dc4:	stp	q2, q3, [sp, #32]
  406dc8:	stp	q4, q5, [sp, #64]
  406dcc:	stp	q6, q7, [sp, #96]
  406dd0:	stp	q0, q1, [x29, #-64]
  406dd4:	bl	406bb0 <ferror@plt+0x41a0>
  406dd8:	mov	w0, #0x1                   	// #1
  406ddc:	mov	w1, #0x1                   	// #1
  406de0:	mov	w2, wzr
  406de4:	bl	408b70 <ferror@plt+0x6160>
  406de8:	stp	x29, x30, [sp, #-16]!
  406dec:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406df0:	add	x1, x1, #0xeb3
  406df4:	mov	w2, #0x5                   	// #5
  406df8:	mov	x0, xzr
  406dfc:	mov	x29, sp
  406e00:	bl	4028c0 <dcgettext@plt>
  406e04:	bl	406d68 <ferror@plt+0x4358>
  406e08:	stp	x29, x30, [sp, #-16]!
  406e0c:	sub	w8, w0, #0x2
  406e10:	cmp	w8, #0x8
  406e14:	mov	x29, sp
  406e18:	b.hi	406e4c <ferror@plt+0x443c>  // b.pmore
  406e1c:	adrp	x9, 40b000 <ferror@plt+0x85f0>
  406e20:	add	x9, x9, #0xe20
  406e24:	adr	x10, 406e34 <ferror@plt+0x4424>
  406e28:	ldrb	w11, [x9, x8]
  406e2c:	add	x10, x10, x11, lsl #2
  406e30:	br	x10
  406e34:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e38:	add	x1, x1, #0xee9
  406e3c:	b	406ea0 <ferror@plt+0x4490>
  406e40:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e44:	add	x1, x1, #0xf1a
  406e48:	b	406ea0 <ferror@plt+0x4490>
  406e4c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e50:	add	x1, x1, #0xeb3
  406e54:	b	406ea0 <ferror@plt+0x4490>
  406e58:	mov	w0, #0xc                   	// #12
  406e5c:	bl	402660 <strerror@plt>
  406e60:	ldp	x29, x30, [sp], #16
  406e64:	ret
  406e68:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e6c:	add	x1, x1, #0xf5c
  406e70:	b	406ea0 <ferror@plt+0x4490>
  406e74:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e78:	add	x1, x1, #0xf77
  406e7c:	b	406ea0 <ferror@plt+0x4490>
  406e80:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e84:	add	x1, x1, #0xf92
  406e88:	b	406ea0 <ferror@plt+0x4490>
  406e8c:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e90:	add	x1, x1, #0xfa6
  406e94:	b	406ea0 <ferror@plt+0x4490>
  406e98:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406e9c:	add	x1, x1, #0xfc1
  406ea0:	mov	w2, #0x5                   	// #5
  406ea4:	mov	x0, xzr
  406ea8:	bl	4028c0 <dcgettext@plt>
  406eac:	ldp	x29, x30, [sp], #16
  406eb0:	ret
  406eb4:	sub	sp, sp, #0xb0
  406eb8:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406ebc:	ldr	w8, [x8, #1040]
  406ec0:	stp	x29, x30, [sp, #128]
  406ec4:	str	x21, [sp, #144]
  406ec8:	stp	x20, x19, [sp, #160]
  406ecc:	cmp	w8, w0
  406ed0:	add	x29, sp, #0x80
  406ed4:	b.cc	406fac <ferror@plt+0x459c>  // b.lo, b.ul, b.last
  406ed8:	mov	w19, w0
  406edc:	mov	x0, x1
  406ee0:	bl	4086c4 <ferror@plt+0x5cb4>
  406ee4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  406ee8:	ldr	w8, [x8, #1136]
  406eec:	mov	x20, x0
  406ef0:	mov	w0, w8
  406ef4:	bl	4058e0 <ferror@plt+0x2ed0>
  406ef8:	cmn	x0, #0x1
  406efc:	b.eq	406f14 <ferror@plt+0x4504>  // b.none
  406f00:	cmp	x0, #0x100, lsl #12
  406f04:	b.cs	406f4c <ferror@plt+0x453c>  // b.hs, b.nlast
  406f08:	adrp	x21, 40c000 <ferror@plt+0x95f0>
  406f0c:	add	x21, x21, #0x10
  406f10:	b	406f58 <ferror@plt+0x4548>
  406f14:	adrp	x1, 40b000 <ferror@plt+0x85f0>
  406f18:	add	x1, x1, #0xfd9
  406f1c:	mov	w2, #0x5                   	// #5
  406f20:	mov	x0, xzr
  406f24:	bl	4028c0 <dcgettext@plt>
  406f28:	mov	x21, x0
  406f2c:	mov	x0, x20
  406f30:	mov	w1, wzr
  406f34:	bl	4086d4 <ferror@plt+0x5cc4>
  406f38:	mov	x2, x0
  406f3c:	mov	w0, w19
  406f40:	mov	x1, x21
  406f44:	bl	406b44 <ferror@plt+0x4134>
  406f48:	b	406fac <ferror@plt+0x459c>
  406f4c:	bl	4086c4 <ferror@plt+0x5cb4>
  406f50:	adrp	x21, 40b000 <ferror@plt+0x85f0>
  406f54:	add	x21, x21, #0x825
  406f58:	mov	w1, #0x1                   	// #1
  406f5c:	bl	4086d4 <ferror@plt+0x5cc4>
  406f60:	mov	x3, x0
  406f64:	mov	x0, sp
  406f68:	mov	w1, #0x80                  	// #128
  406f6c:	mov	x2, x21
  406f70:	bl	402500 <snprintf@plt>
  406f74:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  406f78:	add	x1, x1, #0x15
  406f7c:	mov	w2, #0x5                   	// #5
  406f80:	mov	x0, xzr
  406f84:	bl	4028c0 <dcgettext@plt>
  406f88:	mov	x21, x0
  406f8c:	mov	x0, x20
  406f90:	mov	w1, wzr
  406f94:	bl	4086d4 <ferror@plt+0x5cc4>
  406f98:	mov	x2, x0
  406f9c:	mov	x3, sp
  406fa0:	mov	w0, w19
  406fa4:	mov	x1, x21
  406fa8:	bl	406b44 <ferror@plt+0x4134>
  406fac:	ldp	x20, x19, [sp, #160]
  406fb0:	ldr	x21, [sp, #144]
  406fb4:	ldp	x29, x30, [sp, #128]
  406fb8:	add	sp, sp, #0xb0
  406fbc:	ret
  406fc0:	sub	sp, sp, #0x80
  406fc4:	stp	x29, x30, [sp, #32]
  406fc8:	add	x29, sp, #0x20
  406fcc:	mov	w8, #0x200                 	// #512
  406fd0:	stp	x28, x27, [sp, #48]
  406fd4:	stp	x26, x25, [sp, #64]
  406fd8:	stp	x24, x23, [sp, #80]
  406fdc:	stp	x22, x21, [sp, #96]
  406fe0:	stp	x20, x19, [sp, #112]
  406fe4:	stur	x0, [x29, #-8]
  406fe8:	str	x8, [sp, #16]
  406fec:	ldr	x8, [x1]
  406ff0:	cmn	x8, #0x1
  406ff4:	b.eq	407220 <ferror@plt+0x4810>  // b.none
  406ff8:	adrp	x24, 40c000 <ferror@plt+0x95f0>
  406ffc:	adrp	x25, 40c000 <ferror@plt+0x95f0>
  407000:	adrp	x20, 40e000 <ferror@plt+0xb5f0>
  407004:	adrp	x28, 40b000 <ferror@plt+0x85f0>
  407008:	mov	w19, w2
  40700c:	mov	x22, xzr
  407010:	add	x26, x1, #0x8
  407014:	add	x24, x24, #0x44
  407018:	add	x25, x25, #0x45
  40701c:	add	x20, x20, #0x132
  407020:	add	x28, x28, #0xe48
  407024:	b	407050 <ferror@plt+0x4640>
  407028:	adrp	x2, 40c000 <ferror@plt+0x95f0>
  40702c:	sub	x0, x29, #0x8
  407030:	add	x1, sp, #0x10
  407034:	add	x2, x2, #0x4f
  407038:	bl	408944 <ferror@plt+0x5f34>
  40703c:	ldr	x8, [x26, #8]
  407040:	add	x26, x26, #0x10
  407044:	sub	x22, x22, #0x1
  407048:	cmn	x8, #0x1
  40704c:	b.eq	407220 <ferror@plt+0x4810>  // b.none
  407050:	cmp	x22, #0x0
  407054:	csel	x3, x25, x24, eq  // eq = none
  407058:	sub	x0, x29, #0x8
  40705c:	add	x1, sp, #0x10
  407060:	mov	x2, x20
  407064:	bl	408944 <ferror@plt+0x5f34>
  407068:	ldur	x8, [x26, #-8]
  40706c:	cmp	x8, #0x20
  407070:	b.gt	4070c4 <ferror@plt+0x46b4>
  407074:	sub	x9, x8, #0x4
  407078:	cmp	x9, #0x6
  40707c:	b.cs	40714c <ferror@plt+0x473c>  // b.hs, b.nlast
  407080:	ldr	x21, [x26]
  407084:	add	x8, x8, x8, lsl #3
  407088:	add	x8, x8, x28
  40708c:	sub	x3, x8, #0x24
  407090:	sub	x0, x29, #0x8
  407094:	add	x1, sp, #0x10
  407098:	mov	x2, x20
  40709c:	bl	408944 <ferror@plt+0x5f34>
  4070a0:	cbz	x21, 40703c <ferror@plt+0x462c>
  4070a4:	ldr	w3, [x21]
  4070a8:	cbz	w3, 40703c <ferror@plt+0x462c>
  4070ac:	adrp	x2, 40c000 <ferror@plt+0x95f0>
  4070b0:	sub	x0, x29, #0x8
  4070b4:	add	x1, sp, #0x10
  4070b8:	add	x2, x2, #0xac
  4070bc:	bl	408944 <ferror@plt+0x5f34>
  4070c0:	b	40703c <ferror@plt+0x462c>
  4070c4:	mov	x9, #0x1                   	// #1
  4070c8:	movk	x9, #0x4000, lsl #48
  4070cc:	cmp	x8, x9
  4070d0:	b.eq	4070dc <ferror@plt+0x46cc>  // b.none
  4070d4:	cmp	x8, #0x21
  4070d8:	b.ne	407028 <ferror@plt+0x4618>  // b.any
  4070dc:	ldr	x21, [x26]
  4070e0:	tbz	w19, #0, 407174 <ferror@plt+0x4764>
  4070e4:	ldr	w10, [x21, #32]
  4070e8:	ldr	w9, [x21, #40]
  4070ec:	adrp	x11, 40c000 <ferror@plt+0x95f0>
  4070f0:	adrp	x12, 40c000 <ferror@plt+0x95f0>
  4070f4:	cmp	w10, #0x2
  4070f8:	add	x11, x11, #0x4f
  4070fc:	add	x12, x12, #0x48
  407100:	csel	x11, x12, x11, eq  // eq = none
  407104:	cmp	w10, #0x1
  407108:	adrp	x10, 40b000 <ferror@plt+0x85f0>
  40710c:	sub	w9, w9, #0x3
  407110:	add	x10, x10, #0x3e4
  407114:	csel	x27, x10, x11, eq  // eq = none
  407118:	cmp	w9, #0x11
  40711c:	b.hi	4071f0 <ferror@plt+0x47e0>  // b.pmore
  407120:	adrp	x12, 40b000 <ferror@plt+0x85f0>
  407124:	add	x12, x12, #0xe29
  407128:	adr	x10, 407140 <ferror@plt+0x4730>
  40712c:	ldrb	w11, [x12, x9]
  407130:	add	x10, x10, x11, lsl #2
  407134:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  407138:	add	x23, x23, #0x57
  40713c:	br	x10
  407140:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  407144:	add	x23, x23, #0x5b
  407148:	b	40717c <ferror@plt+0x476c>
  40714c:	cmp	x8, #0x3
  407150:	b.ne	407028 <ferror@plt+0x4618>  // b.any
  407154:	ldr	x8, [x26]
  407158:	adrp	x2, 40c000 <ferror@plt+0x95f0>
  40715c:	sub	x0, x29, #0x8
  407160:	add	x1, sp, #0x10
  407164:	ldr	w3, [x8, #4]
  407168:	add	x2, x2, #0xb6
  40716c:	bl	408944 <ferror@plt+0x5f34>
  407170:	b	40703c <ferror@plt+0x462c>
  407174:	mov	x27, xzr
  407178:	mov	x23, xzr
  40717c:	ldr	w0, [x21]
  407180:	cmp	x8, #0x21
  407184:	mov	w8, #0x31                  	// #49
  407188:	cinc	w28, w8, eq  // eq = none
  40718c:	bl	407240 <ferror@plt+0x4830>
  407190:	adrp	x2, 40c000 <ferror@plt+0x95f0>
  407194:	adrp	x4, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407198:	sub	x0, x29, #0x8
  40719c:	add	x1, sp, #0x10
  4071a0:	add	x2, x2, #0x6b
  4071a4:	mov	w3, w28
  4071a8:	add	x4, x4, #0x848
  4071ac:	bl	408944 <ferror@plt+0x5f34>
  4071b0:	adrp	x28, 40b000 <ferror@plt+0x85f0>
  4071b4:	add	x28, x28, #0xe48
  4071b8:	tbz	w19, #0, 40703c <ferror@plt+0x462c>
  4071bc:	ldp	w3, w4, [x21, #20]
  4071c0:	ldr	w5, [x21, #28]
  4071c4:	ldr	w7, [x21, #36]
  4071c8:	ldr	w8, [x21, #44]
  4071cc:	adrp	x2, 40c000 <ferror@plt+0x95f0>
  4071d0:	sub	x0, x29, #0x8
  4071d4:	add	x1, sp, #0x10
  4071d8:	add	x2, x2, #0x7a
  4071dc:	mov	x6, x27
  4071e0:	str	w8, [sp, #8]
  4071e4:	str	x23, [sp]
  4071e8:	bl	408944 <ferror@plt+0x5f34>
  4071ec:	b	40703c <ferror@plt+0x462c>
  4071f0:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  4071f4:	add	x23, x23, #0x4f
  4071f8:	b	40717c <ferror@plt+0x476c>
  4071fc:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  407200:	add	x23, x23, #0x5f
  407204:	b	40717c <ferror@plt+0x476c>
  407208:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  40720c:	add	x23, x23, #0x63
  407210:	b	40717c <ferror@plt+0x476c>
  407214:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  407218:	add	x23, x23, #0x67
  40721c:	b	40717c <ferror@plt+0x476c>
  407220:	ldp	x20, x19, [sp, #112]
  407224:	ldp	x22, x21, [sp, #96]
  407228:	ldp	x24, x23, [sp, #80]
  40722c:	ldp	x26, x25, [sp, #64]
  407230:	ldp	x28, x27, [sp, #48]
  407234:	ldp	x29, x30, [sp, #32]
  407238:	add	sp, sp, #0x80
  40723c:	ret
  407240:	stp	x29, x30, [sp, #-16]!
  407244:	mov	w3, w0
  407248:	tst	w0, #0xfffff
  40724c:	mov	x29, sp
  407250:	b.eq	407270 <ferror@plt+0x4860>  // b.none
  407254:	tst	w3, #0x3ff
  407258:	b.eq	407288 <ferror@plt+0x4878>  // b.none
  40725c:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407260:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  407264:	add	x0, x0, #0x848
  407268:	add	x2, x2, #0xeee
  40726c:	b	40729c <ferror@plt+0x488c>
  407270:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407274:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  407278:	lsr	w3, w3, #20
  40727c:	add	x0, x0, #0x848
  407280:	add	x2, x2, #0x749
  407284:	b	40729c <ferror@plt+0x488c>
  407288:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40728c:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  407290:	lsr	w3, w3, #10
  407294:	add	x0, x0, #0x848
  407298:	add	x2, x2, #0x74f
  40729c:	mov	w1, #0x10                  	// #16
  4072a0:	bl	402500 <snprintf@plt>
  4072a4:	ldp	x29, x30, [sp], #16
  4072a8:	ret
  4072ac:	stp	x29, x30, [sp, #-32]!
  4072b0:	stp	x28, x19, [sp, #16]
  4072b4:	mov	x29, sp
  4072b8:	sub	sp, sp, #0x200
  4072bc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4072c0:	ldr	w8, [x8, #1040]
  4072c4:	cmp	w8, w0
  4072c8:	b.cs	4072dc <ferror@plt+0x48cc>  // b.hs, b.nlast
  4072cc:	add	sp, sp, #0x200
  4072d0:	ldp	x28, x19, [sp, #16]
  4072d4:	ldp	x29, x30, [sp], #32
  4072d8:	ret
  4072dc:	mov	x0, sp
  4072e0:	mov	w2, #0x1                   	// #1
  4072e4:	bl	406fc0 <ferror@plt+0x45b0>
  4072e8:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4072ec:	ldr	x19, [x8, #1072]
  4072f0:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4072f4:	add	x1, x1, #0xc4
  4072f8:	mov	w2, #0x5                   	// #5
  4072fc:	mov	x0, xzr
  407300:	bl	4028c0 <dcgettext@plt>
  407304:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  407308:	ldr	x2, [x8, #1064]
  40730c:	mov	x1, x0
  407310:	mov	x3, sp
  407314:	mov	x0, x19
  407318:	bl	4029f0 <fprintf@plt>
  40731c:	b	4072cc <ferror@plt+0x48bc>
  407320:	stp	x29, x30, [sp, #-16]!
  407324:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407328:	add	x1, x1, #0xda
  40732c:	mov	w2, #0x5                   	// #5
  407330:	mov	x0, xzr
  407334:	mov	x29, sp
  407338:	bl	4028c0 <dcgettext@plt>
  40733c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  407340:	ldr	x2, [x8, #1064]
  407344:	mov	x1, x0
  407348:	mov	w0, #0x2                   	// #2
  40734c:	bl	406b44 <ferror@plt+0x4134>
  407350:	ldp	x29, x30, [sp], #16
  407354:	ret
  407358:	stp	x29, x30, [sp, #-16]!
  40735c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  407360:	ldrb	w8, [x8, #1128]
  407364:	mov	x29, sp
  407368:	cbnz	w8, 407390 <ferror@plt+0x4980>
  40736c:	adrp	x0, 40d000 <ferror@plt+0xa5f0>
  407370:	add	x0, x0, #0x755
  407374:	bl	402730 <puts@plt>
  407378:	bl	4026a0 <lzma_version_string@plt>
  40737c:	mov	x1, x0
  407380:	adrp	x0, 40c000 <ferror@plt+0x95f0>
  407384:	add	x0, x0, #0x122
  407388:	bl	402940 <printf@plt>
  40738c:	b	4073ac <ferror@plt+0x499c>
  407390:	bl	402520 <lzma_version_number@plt>
  407394:	mov	w2, w0
  407398:	adrp	x0, 40c000 <ferror@plt+0x95f0>
  40739c:	mov	w1, #0x3eca                	// #16074
  4073a0:	add	x0, x0, #0x100
  4073a4:	movk	w1, #0x2fb, lsl #16
  4073a8:	bl	402940 <printf@plt>
  4073ac:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4073b0:	ldr	w8, [x8, #1040]
  4073b4:	mov	w1, #0x1                   	// #1
  4073b8:	mov	w0, wzr
  4073bc:	cmp	w8, #0x0
  4073c0:	cset	w2, ne  // ne = any
  4073c4:	bl	408b70 <ferror@plt+0x6160>
  4073c8:	stp	x29, x30, [sp, #-64]!
  4073cc:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4073d0:	stp	x20, x19, [sp, #48]
  4073d4:	mov	w19, w0
  4073d8:	add	x1, x1, #0x12e
  4073dc:	mov	w2, #0x5                   	// #5
  4073e0:	mov	x0, xzr
  4073e4:	str	x23, [sp, #16]
  4073e8:	stp	x22, x21, [sp, #32]
  4073ec:	mov	x29, sp
  4073f0:	bl	4028c0 <dcgettext@plt>
  4073f4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4073f8:	ldr	x1, [x8, #1064]
  4073fc:	bl	402940 <printf@plt>
  407400:	tbz	w19, #0, 407568 <ferror@plt+0x4b58>
  407404:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407408:	add	x1, x1, #0x180
  40740c:	mov	w2, #0x5                   	// #5
  407410:	mov	x0, xzr
  407414:	bl	4028c0 <dcgettext@plt>
  407418:	bl	402730 <puts@plt>
  40741c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407420:	add	x1, x1, #0x1ca
  407424:	mov	w2, #0x5                   	// #5
  407428:	mov	x0, xzr
  40742c:	bl	4028c0 <dcgettext@plt>
  407430:	bl	402730 <puts@plt>
  407434:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407438:	add	x1, x1, #0x1dc
  40743c:	mov	w2, #0x5                   	// #5
  407440:	mov	x0, xzr
  407444:	bl	4028c0 <dcgettext@plt>
  407448:	bl	402730 <puts@plt>
  40744c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407450:	add	x1, x1, #0x29a
  407454:	mov	w2, #0x5                   	// #5
  407458:	mov	x0, xzr
  40745c:	bl	4028c0 <dcgettext@plt>
  407460:	bl	402730 <puts@plt>
  407464:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407468:	add	x1, x1, #0x2b2
  40746c:	mov	w2, #0x5                   	// #5
  407470:	mov	x0, xzr
  407474:	bl	4028c0 <dcgettext@plt>
  407478:	bl	402730 <puts@plt>
  40747c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407480:	add	x1, x1, #0x380
  407484:	mov	w2, #0x5                   	// #5
  407488:	mov	x0, xzr
  40748c:	bl	4028c0 <dcgettext@plt>
  407490:	bl	402730 <puts@plt>
  407494:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407498:	add	x1, x1, #0x400
  40749c:	mov	w2, #0x5                   	// #5
  4074a0:	mov	x0, xzr
  4074a4:	bl	4028c0 <dcgettext@plt>
  4074a8:	bl	402730 <puts@plt>
  4074ac:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4074b0:	add	x1, x1, #0x5af
  4074b4:	mov	w2, #0x5                   	// #5
  4074b8:	mov	x0, xzr
  4074bc:	bl	4028c0 <dcgettext@plt>
  4074c0:	bl	402730 <puts@plt>
  4074c4:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4074c8:	add	x1, x1, #0x5dd
  4074cc:	mov	w2, #0x5                   	// #5
  4074d0:	mov	x0, xzr
  4074d4:	bl	4028c0 <dcgettext@plt>
  4074d8:	bl	402730 <puts@plt>
  4074dc:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4074e0:	add	x1, x1, #0x6ed
  4074e4:	mov	w2, #0x5                   	// #5
  4074e8:	mov	x0, xzr
  4074ec:	bl	4028c0 <dcgettext@plt>
  4074f0:	bl	402730 <puts@plt>
  4074f4:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4074f8:	add	x1, x1, #0x737
  4074fc:	mov	w2, #0x5                   	// #5
  407500:	mov	x0, xzr
  407504:	bl	4028c0 <dcgettext@plt>
  407508:	bl	402730 <puts@plt>
  40750c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407510:	add	x1, x1, #0x7d4
  407514:	mov	w2, #0x5                   	// #5
  407518:	mov	x0, xzr
  40751c:	bl	4028c0 <dcgettext@plt>
  407520:	bl	402730 <puts@plt>
  407524:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407528:	add	x1, x1, #0x86a
  40752c:	mov	w2, #0x5                   	// #5
  407530:	mov	x0, xzr
  407534:	bl	4028c0 <dcgettext@plt>
  407538:	bl	402730 <puts@plt>
  40753c:	adrp	x20, 40c000 <ferror@plt+0x95f0>
  407540:	adrp	x21, 40c000 <ferror@plt+0x95f0>
  407544:	adrp	x22, 40c000 <ferror@plt+0x95f0>
  407548:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  40754c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407550:	add	x20, x20, #0xc3b
  407554:	add	x21, x21, #0xb47
  407558:	add	x22, x22, #0xa4b
  40755c:	add	x23, x23, #0x9b1
  407560:	add	x1, x1, #0x8fe
  407564:	b	407590 <ferror@plt+0x4b80>
  407568:	adrp	x20, 40c000 <ferror@plt+0x95f0>
  40756c:	adrp	x21, 40c000 <ferror@plt+0x95f0>
  407570:	adrp	x22, 40c000 <ferror@plt+0x95f0>
  407574:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  407578:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  40757c:	add	x20, x20, #0x86a
  407580:	add	x21, x21, #0x7d4
  407584:	add	x22, x22, #0x737
  407588:	add	x23, x23, #0x2b2
  40758c:	add	x1, x1, #0x1dc
  407590:	mov	w2, #0x5                   	// #5
  407594:	mov	x0, xzr
  407598:	bl	4028c0 <dcgettext@plt>
  40759c:	bl	402730 <puts@plt>
  4075a0:	mov	w2, #0x5                   	// #5
  4075a4:	mov	x0, xzr
  4075a8:	mov	x1, x23
  4075ac:	bl	4028c0 <dcgettext@plt>
  4075b0:	bl	402730 <puts@plt>
  4075b4:	mov	w2, #0x5                   	// #5
  4075b8:	mov	x0, xzr
  4075bc:	mov	x1, x22
  4075c0:	bl	4028c0 <dcgettext@plt>
  4075c4:	bl	402730 <puts@plt>
  4075c8:	mov	w2, #0x5                   	// #5
  4075cc:	mov	x0, xzr
  4075d0:	mov	x1, x21
  4075d4:	bl	4028c0 <dcgettext@plt>
  4075d8:	bl	402730 <puts@plt>
  4075dc:	mov	w2, #0x5                   	// #5
  4075e0:	mov	x0, xzr
  4075e4:	mov	x1, x20
  4075e8:	bl	4028c0 <dcgettext@plt>
  4075ec:	bl	402730 <puts@plt>
  4075f0:	tbz	w19, #0, 4076d0 <ferror@plt+0x4cc0>
  4075f4:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4075f8:	add	x1, x1, #0xcd8
  4075fc:	mov	w2, #0x5                   	// #5
  407600:	mov	x0, xzr
  407604:	bl	4028c0 <dcgettext@plt>
  407608:	bl	402730 <puts@plt>
  40760c:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  407610:	add	x1, x1, #0xd1f
  407614:	mov	w2, #0x5                   	// #5
  407618:	mov	x0, xzr
  40761c:	bl	4028c0 <dcgettext@plt>
  407620:	bl	402730 <puts@plt>
  407624:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407628:	add	x1, x1, #0x57
  40762c:	mov	w2, #0x5                   	// #5
  407630:	mov	x0, xzr
  407634:	bl	4028c0 <dcgettext@plt>
  407638:	bl	402730 <puts@plt>
  40763c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407640:	add	x1, x1, #0x220
  407644:	mov	w2, #0x5                   	// #5
  407648:	mov	x0, xzr
  40764c:	bl	4028c0 <dcgettext@plt>
  407650:	bl	402730 <puts@plt>
  407654:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407658:	add	x1, x1, #0x2f2
  40765c:	mov	w2, #0x5                   	// #5
  407660:	mov	x0, xzr
  407664:	bl	4028c0 <dcgettext@plt>
  407668:	bl	402730 <puts@plt>
  40766c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407670:	add	x1, x1, #0x304
  407674:	mov	w2, #0x5                   	// #5
  407678:	mov	x0, xzr
  40767c:	bl	4028c0 <dcgettext@plt>
  407680:	bl	402730 <puts@plt>
  407684:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407688:	add	x1, x1, #0x398
  40768c:	mov	w2, #0x5                   	// #5
  407690:	mov	x0, xzr
  407694:	bl	4028c0 <dcgettext@plt>
  407698:	bl	402730 <puts@plt>
  40769c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4076a0:	add	x1, x1, #0x3d7
  4076a4:	mov	w2, #0x5                   	// #5
  4076a8:	mov	x0, xzr
  4076ac:	bl	4028c0 <dcgettext@plt>
  4076b0:	bl	402730 <puts@plt>
  4076b4:	mov	w0, #0xa                   	// #10
  4076b8:	bl	402970 <putchar@plt>
  4076bc:	adrp	x19, 40d000 <ferror@plt+0xa5f0>
  4076c0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4076c4:	add	x19, x19, #0x4a3
  4076c8:	add	x1, x1, #0x420
  4076cc:	b	4076e0 <ferror@plt+0x4cd0>
  4076d0:	adrp	x19, 40d000 <ferror@plt+0xa5f0>
  4076d4:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4076d8:	add	x19, x19, #0x525
  4076dc:	add	x1, x1, #0x304
  4076e0:	mov	w2, #0x5                   	// #5
  4076e4:	mov	x0, xzr
  4076e8:	bl	4028c0 <dcgettext@plt>
  4076ec:	bl	402730 <puts@plt>
  4076f0:	mov	w2, #0x5                   	// #5
  4076f4:	mov	x0, xzr
  4076f8:	mov	x1, x19
  4076fc:	bl	4028c0 <dcgettext@plt>
  407700:	bl	402730 <puts@plt>
  407704:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407708:	add	x1, x1, #0x5aa
  40770c:	mov	w2, #0x5                   	// #5
  407710:	mov	x0, xzr
  407714:	bl	4028c0 <dcgettext@plt>
  407718:	bl	402730 <puts@plt>
  40771c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407720:	add	x1, x1, #0x5e4
  407724:	mov	w2, #0x5                   	// #5
  407728:	mov	x0, xzr
  40772c:	bl	4028c0 <dcgettext@plt>
  407730:	bl	402730 <puts@plt>
  407734:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407738:	add	x1, x1, #0x61c
  40773c:	mov	w2, #0x5                   	// #5
  407740:	mov	x0, xzr
  407744:	bl	4028c0 <dcgettext@plt>
  407748:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40774c:	add	x1, x1, #0x64a
  407750:	bl	402940 <printf@plt>
  407754:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407758:	add	x1, x1, #0x663
  40775c:	mov	w2, #0x5                   	// #5
  407760:	mov	x0, xzr
  407764:	bl	4028c0 <dcgettext@plt>
  407768:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40776c:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  407770:	add	x1, x1, #0x677
  407774:	add	x2, x2, #0x680
  407778:	bl	402940 <printf@plt>
  40777c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  407780:	ldr	w8, [x8, #1040]
  407784:	mov	w1, #0x1                   	// #1
  407788:	mov	w0, wzr
  40778c:	cmp	w8, #0x0
  407790:	cset	w2, ne  // ne = any
  407794:	bl	408b70 <ferror@plt+0x6160>
  407798:	stp	x29, x30, [sp, #-16]!
  40779c:	mov	x29, sp
  4077a0:	bl	4077d0 <ferror@plt+0x4dc0>
  4077a4:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4077a8:	ldr	x9, [x9, #2136]
  4077ac:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4077b0:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4077b4:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4077b8:	str	x0, [x8, #2144]
  4077bc:	add	x8, x9, x0
  4077c0:	str	x8, [x10, #2152]
  4077c4:	strb	wzr, [x11, #3100]
  4077c8:	ldp	x29, x30, [sp], #16
  4077cc:	ret
  4077d0:	sub	sp, sp, #0x30
  4077d4:	stp	x20, x19, [sp, #32]
  4077d8:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4077dc:	ldrb	w8, [x19, #2160]
  4077e0:	mov	x1, sp
  4077e4:	stp	x29, x30, [sp, #16]
  4077e8:	add	x29, sp, #0x10
  4077ec:	mvn	w8, w8
  4077f0:	and	w0, w8, #0x1
  4077f4:	bl	4024b0 <clock_gettime@plt>
  4077f8:	cbz	w0, 407814 <ferror@plt+0x4e04>
  4077fc:	mov	w20, #0x1                   	// #1
  407800:	mov	x1, sp
  407804:	mov	w0, wzr
  407808:	strb	w20, [x19, #2160]
  40780c:	bl	4024b0 <clock_gettime@plt>
  407810:	cbnz	w0, 407800 <ferror@plt+0x4df0>
  407814:	ldp	x9, x8, [sp]
  407818:	mov	x11, #0x34db                	// #13531
  40781c:	movk	x11, #0xd7b6, lsl #16
  407820:	movk	x11, #0xde82, lsl #32
  407824:	movk	x11, #0x431b, lsl #48
  407828:	smulh	x8, x8, x11
  40782c:	ldp	x20, x19, [sp, #32]
  407830:	ldp	x29, x30, [sp, #16]
  407834:	asr	x11, x8, #18
  407838:	mov	w10, #0x3e8                 	// #1000
  40783c:	add	x8, x11, x8, lsr #63
  407840:	madd	x0, x9, x10, x8
  407844:	add	sp, sp, #0x30
  407848:	ret
  40784c:	stp	x29, x30, [sp, #-16]!
  407850:	mov	x29, sp
  407854:	bl	4077d0 <ferror@plt+0x4dc0>
  407858:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40785c:	ldr	x8, [x8, #2144]
  407860:	sub	x0, x0, x8
  407864:	ldp	x29, x30, [sp], #16
  407868:	ret
  40786c:	stp	x29, x30, [sp, #-16]!
  407870:	mov	x29, sp
  407874:	bl	4077d0 <ferror@plt+0x4dc0>
  407878:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40787c:	ldr	x8, [x8, #2136]
  407880:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407884:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407888:	strb	wzr, [x10, #3100]
  40788c:	add	x8, x8, x0
  407890:	str	x8, [x9, #2152]
  407894:	ldp	x29, x30, [sp], #16
  407898:	ret
  40789c:	stp	x29, x30, [sp, #-16]!
  4078a0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4078a4:	ldr	x8, [x8, #2136]
  4078a8:	mov	w0, #0xffffffff            	// #-1
  4078ac:	mov	x29, sp
  4078b0:	cbz	x8, 4078e4 <ferror@plt+0x4ed4>
  4078b4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4078b8:	ldr	w8, [x8, #1136]
  4078bc:	cbnz	w8, 4078e4 <ferror@plt+0x4ed4>
  4078c0:	bl	4077d0 <ferror@plt+0x4dc0>
  4078c4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4078c8:	ldr	x8, [x8, #2152]
  4078cc:	mov	w9, #0x7fffffff            	// #2147483647
  4078d0:	subs	x10, x8, x0
  4078d4:	cmp	x10, x9
  4078d8:	csel	w9, w10, w9, cc  // cc = lo, ul, last
  4078dc:	cmp	x8, x0
  4078e0:	csel	w0, w9, wzr, hi  // hi = pmore
  4078e4:	ldp	x29, x30, [sp], #16
  4078e8:	ret
  4078ec:	stp	x29, x30, [sp, #-32]!
  4078f0:	stp	x20, x19, [sp, #16]
  4078f4:	mov	x19, x0
  4078f8:	mov	w1, #0x28                  	// #40
  4078fc:	mov	x0, xzr
  407900:	mov	x29, sp
  407904:	bl	4083fc <ferror@plt+0x59ec>
  407908:	mov	x20, x0
  40790c:	mov	x8, #0x100000000           	// #4294967296
  407910:	movi	v0.2d, #0x0
  407914:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407918:	adrp	x2, 407000 <ferror@plt+0x45f0>
  40791c:	str	x8, [x0]
  407920:	stur	q0, [x0, #8]
  407924:	stur	q0, [x0, #24]
  407928:	add	x1, x1, #0x780
  40792c:	add	x2, x2, #0xb64
  407930:	mov	x0, x19
  407934:	mov	x3, x20
  407938:	bl	40794c <ferror@plt+0x4f3c>
  40793c:	mov	x0, x20
  407940:	ldp	x20, x19, [sp, #16]
  407944:	ldp	x29, x30, [sp], #32
  407948:	ret
  40794c:	sub	sp, sp, #0x70
  407950:	stp	x29, x30, [sp, #16]
  407954:	stp	x28, x27, [sp, #32]
  407958:	stp	x26, x25, [sp, #48]
  40795c:	stp	x24, x23, [sp, #64]
  407960:	stp	x22, x21, [sp, #80]
  407964:	stp	x20, x19, [sp, #96]
  407968:	add	x29, sp, #0x10
  40796c:	cbz	x0, 407af0 <ferror@plt+0x50e0>
  407970:	ldrb	w8, [x0]
  407974:	cbz	w8, 407af0 <ferror@plt+0x50e0>
  407978:	mov	x20, x3
  40797c:	mov	x21, x2
  407980:	mov	x22, x1
  407984:	str	x0, [sp]
  407988:	bl	408448 <ferror@plt+0x5a38>
  40798c:	mov	x23, x0
  407990:	str	x0, [sp, #8]
  407994:	b	40799c <ferror@plt+0x4f8c>
  407998:	add	x23, x23, #0x1
  40799c:	ldrb	w8, [x23]
  4079a0:	cmp	w8, #0x2c
  4079a4:	b.eq	407998 <ferror@plt+0x4f88>  // b.none
  4079a8:	cbz	w8, 407ae8 <ferror@plt+0x50d8>
  4079ac:	mov	w1, #0x2c                  	// #44
  4079b0:	mov	x0, x23
  4079b4:	bl	4027e0 <strchr@plt>
  4079b8:	mov	x25, x0
  4079bc:	cbz	x0, 4079c4 <ferror@plt+0x4fb4>
  4079c0:	strb	wzr, [x25]
  4079c4:	mov	w1, #0x3d                  	// #61
  4079c8:	mov	x0, x23
  4079cc:	bl	4027e0 <strchr@plt>
  4079d0:	mov	x26, x0
  4079d4:	cbz	x0, 4079dc <ferror@plt+0x4fcc>
  4079d8:	strb	wzr, [x26], #1
  4079dc:	cbz	x26, 407b48 <ferror@plt+0x5138>
  4079e0:	ldrb	w8, [x26]
  4079e4:	cbz	w8, 407b48 <ferror@plt+0x5138>
  4079e8:	ldr	x1, [x22]
  4079ec:	cbz	x1, 407b10 <ferror@plt+0x5100>
  4079f0:	mov	x0, x23
  4079f4:	bl	4027a0 <strcmp@plt>
  4079f8:	cbz	w0, 407a24 <ferror@plt+0x5014>
  4079fc:	mov	w24, wzr
  407a00:	add	w24, w24, #0x1
  407a04:	lsl	x8, x24, #5
  407a08:	ldr	x1, [x22, x8]
  407a0c:	cbz	x1, 407b10 <ferror@plt+0x5100>
  407a10:	mov	x0, x23
  407a14:	bl	4027a0 <strcmp@plt>
  407a18:	mov	w27, w24
  407a1c:	cbnz	w0, 407a00 <ferror@plt+0x4ff0>
  407a20:	b	407a2c <ferror@plt+0x501c>
  407a24:	mov	x24, xzr
  407a28:	mov	w27, wzr
  407a2c:	add	x8, x22, x24, lsl #5
  407a30:	ldr	x28, [x8, #8]
  407a34:	cbz	x28, 407a88 <ferror@plt+0x5078>
  407a38:	ldr	x0, [x28]
  407a3c:	cmp	x0, #0x0
  407a40:	cset	w24, eq  // eq = none
  407a44:	cbz	x0, 407b2c <ferror@plt+0x511c>
  407a48:	mov	x1, x26
  407a4c:	bl	4027a0 <strcmp@plt>
  407a50:	cbz	w0, 407ab0 <ferror@plt+0x50a0>
  407a54:	mov	w8, #0x1                   	// #1
  407a58:	mov	w19, w8
  407a5c:	lsl	x8, x19, #4
  407a60:	ldr	x0, [x28, x8]
  407a64:	cmp	x0, #0x0
  407a68:	cset	w24, eq  // eq = none
  407a6c:	cbz	x0, 407b2c <ferror@plt+0x511c>
  407a70:	mov	x1, x26
  407a74:	bl	4027a0 <strcmp@plt>
  407a78:	add	w8, w19, #0x1
  407a7c:	cbnz	w0, 407a58 <ferror@plt+0x5048>
  407a80:	cbz	w24, 407ab8 <ferror@plt+0x50a8>
  407a84:	b	407b2c <ferror@plt+0x511c>
  407a88:	ldr	x2, [x8, #16]
  407a8c:	cmn	x2, #0x1
  407a90:	b.eq	407ae0 <ferror@plt+0x50d0>  // b.none
  407a94:	add	x8, x22, x24, lsl #5
  407a98:	ldr	x3, [x8, #24]
  407a9c:	mov	x0, x23
  407aa0:	mov	x1, x26
  407aa4:	bl	408494 <ferror@plt+0x5a84>
  407aa8:	mov	x2, x0
  407aac:	b	407ac0 <ferror@plt+0x50b0>
  407ab0:	mov	x19, xzr
  407ab4:	cbnz	w24, 407b2c <ferror@plt+0x511c>
  407ab8:	add	x8, x28, x19, lsl #4
  407abc:	ldr	x2, [x8, #8]
  407ac0:	mov	x0, x20
  407ac4:	mov	w1, w27
  407ac8:	mov	x3, x26
  407acc:	blr	x21
  407ad0:	cmp	x25, #0x0
  407ad4:	csinc	x23, x23, x25, eq  // eq = none
  407ad8:	cbnz	x25, 40799c <ferror@plt+0x4f8c>
  407adc:	b	407ae8 <ferror@plt+0x50d8>
  407ae0:	mov	x2, xzr
  407ae4:	b	407ac0 <ferror@plt+0x50b0>
  407ae8:	ldr	x0, [sp, #8]
  407aec:	bl	4027c0 <free@plt>
  407af0:	ldp	x20, x19, [sp, #96]
  407af4:	ldp	x22, x21, [sp, #80]
  407af8:	ldp	x24, x23, [sp, #64]
  407afc:	ldp	x26, x25, [sp, #48]
  407b00:	ldp	x28, x27, [sp, #32]
  407b04:	ldp	x29, x30, [sp, #16]
  407b08:	add	sp, sp, #0x70
  407b0c:	ret
  407b10:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407b14:	add	x1, x1, #0xa98
  407b18:	mov	w2, #0x5                   	// #5
  407b1c:	mov	x0, xzr
  407b20:	bl	4028c0 <dcgettext@plt>
  407b24:	mov	x1, x23
  407b28:	bl	406d68 <ferror@plt+0x4358>
  407b2c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407b30:	add	x1, x1, #0xab0
  407b34:	mov	w2, #0x5                   	// #5
  407b38:	mov	x0, xzr
  407b3c:	bl	4028c0 <dcgettext@plt>
  407b40:	mov	x1, x26
  407b44:	bl	406d68 <ferror@plt+0x4358>
  407b48:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407b4c:	add	x1, x1, #0xa5b
  407b50:	mov	w2, #0x5                   	// #5
  407b54:	mov	x0, xzr
  407b58:	bl	4028c0 <dcgettext@plt>
  407b5c:	ldr	x1, [sp]
  407b60:	bl	406d68 <ferror@plt+0x4358>
  407b64:	cbz	w1, 407b6c <ferror@plt+0x515c>
  407b68:	ret
  407b6c:	str	w2, [x0, #4]
  407b70:	ret
  407b74:	stp	x29, x30, [sp, #-32]!
  407b78:	stp	x20, x19, [sp, #16]
  407b7c:	mov	x19, x0
  407b80:	mov	w1, #0x4                   	// #4
  407b84:	mov	x0, xzr
  407b88:	mov	x29, sp
  407b8c:	bl	4083fc <ferror@plt+0x59ec>
  407b90:	mov	x20, x0
  407b94:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407b98:	adrp	x2, 407000 <ferror@plt+0x45f0>
  407b9c:	str	wzr, [x0]
  407ba0:	add	x1, x1, #0x7c0
  407ba4:	add	x2, x2, #0xbc4
  407ba8:	mov	x0, x19
  407bac:	mov	x3, x20
  407bb0:	bl	40794c <ferror@plt+0x4f3c>
  407bb4:	mov	x0, x20
  407bb8:	ldp	x20, x19, [sp, #16]
  407bbc:	ldp	x29, x30, [sp], #32
  407bc0:	ret
  407bc4:	cbz	w1, 407bcc <ferror@plt+0x51bc>
  407bc8:	ret
  407bcc:	str	w2, [x0]
  407bd0:	ret
  407bd4:	stp	x29, x30, [sp, #-32]!
  407bd8:	stp	x20, x19, [sp, #16]
  407bdc:	mov	x20, x0
  407be0:	mov	w1, #0x70                  	// #112
  407be4:	mov	x0, xzr
  407be8:	mov	x29, sp
  407bec:	bl	4083fc <ferror@plt+0x59ec>
  407bf0:	mov	w1, #0x6                   	// #6
  407bf4:	mov	x19, x0
  407bf8:	bl	4029a0 <lzma_lzma_preset@plt>
  407bfc:	tst	w0, #0xff
  407c00:	b.ne	407c50 <ferror@plt+0x5240>  // b.any
  407c04:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407c08:	adrp	x2, 407000 <ferror@plt+0x45f0>
  407c0c:	add	x1, x1, #0x890
  407c10:	add	x2, x2, #0xc88
  407c14:	mov	x0, x20
  407c18:	mov	x3, x19
  407c1c:	bl	40794c <ferror@plt+0x4f3c>
  407c20:	ldp	w8, w9, [x19, #20]
  407c24:	add	w8, w9, w8
  407c28:	cmp	w8, #0x5
  407c2c:	b.cs	407c54 <ferror@plt+0x5244>  // b.hs, b.nlast
  407c30:	ldp	w9, w8, [x19, #36]
  407c34:	and	w20, w8, #0xf
  407c38:	cmp	w9, w20
  407c3c:	b.cc	407c6c <ferror@plt+0x525c>  // b.lo, b.ul, b.last
  407c40:	mov	x0, x19
  407c44:	ldp	x20, x19, [sp, #16]
  407c48:	ldp	x29, x30, [sp], #32
  407c4c:	ret
  407c50:	bl	406de8 <ferror@plt+0x43d8>
  407c54:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407c58:	add	x1, x1, #0xa00
  407c5c:	mov	w2, #0x5                   	// #5
  407c60:	mov	x0, xzr
  407c64:	bl	4028c0 <dcgettext@plt>
  407c68:	bl	406d68 <ferror@plt+0x4358>
  407c6c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407c70:	add	x1, x1, #0xa27
  407c74:	mov	w2, #0x5                   	// #5
  407c78:	mov	x0, xzr
  407c7c:	bl	4028c0 <dcgettext@plt>
  407c80:	mov	w1, w20
  407c84:	bl	406d68 <ferror@plt+0x4358>
  407c88:	stp	x29, x30, [sp, #-32]!
  407c8c:	cmp	w1, #0x8
  407c90:	str	x19, [sp, #16]
  407c94:	mov	x29, sp
  407c98:	b.hi	407d38 <ferror@plt+0x5328>  // b.pmore
  407c9c:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  407ca0:	mov	w8, w1
  407ca4:	add	x9, x9, #0x770
  407ca8:	adr	x10, 407cb8 <ferror@plt+0x52a8>
  407cac:	ldrb	w11, [x9, x8]
  407cb0:	add	x10, x10, x11, lsl #2
  407cb4:	br	x10
  407cb8:	ldrb	w8, [x3]
  407cbc:	mov	x19, x3
  407cc0:	sub	w1, w8, #0x30
  407cc4:	cmp	w1, #0xa
  407cc8:	b.cs	407cf4 <ferror@plt+0x52e4>  // b.hs, b.nlast
  407ccc:	ldrb	w8, [x19, #1]
  407cd0:	cbz	w8, 407ce8 <ferror@plt+0x52d8>
  407cd4:	cmp	w8, #0x65
  407cd8:	b.ne	407cf4 <ferror@plt+0x52e4>  // b.any
  407cdc:	ldrb	w8, [x19, #2]
  407ce0:	cbnz	w8, 407cf4 <ferror@plt+0x52e4>
  407ce4:	orr	w1, w1, #0x80000000
  407ce8:	bl	4029a0 <lzma_lzma_preset@plt>
  407cec:	tst	w0, #0xff
  407cf0:	b.eq	407d38 <ferror@plt+0x5328>  // b.none
  407cf4:	mov	x0, x19
  407cf8:	bl	407d44 <ferror@plt+0x5334>
  407cfc:	str	w2, [x0, #28]
  407d00:	b	407d38 <ferror@plt+0x5328>
  407d04:	str	w2, [x0, #20]
  407d08:	b	407d38 <ferror@plt+0x5328>
  407d0c:	str	w2, [x0, #24]
  407d10:	b	407d38 <ferror@plt+0x5328>
  407d14:	str	w2, [x0, #40]
  407d18:	b	407d38 <ferror@plt+0x5328>
  407d1c:	str	w2, [x0]
  407d20:	b	407d38 <ferror@plt+0x5328>
  407d24:	str	w2, [x0, #32]
  407d28:	b	407d38 <ferror@plt+0x5328>
  407d2c:	str	w2, [x0, #36]
  407d30:	b	407d38 <ferror@plt+0x5328>
  407d34:	str	w2, [x0, #44]
  407d38:	ldr	x19, [sp, #16]
  407d3c:	ldp	x29, x30, [sp], #32
  407d40:	ret
  407d44:	stp	x29, x30, [sp, #-32]!
  407d48:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  407d4c:	str	x19, [sp, #16]
  407d50:	mov	x19, x0
  407d54:	add	x1, x1, #0xac9
  407d58:	mov	w2, #0x5                   	// #5
  407d5c:	mov	x0, xzr
  407d60:	mov	x29, sp
  407d64:	bl	4028c0 <dcgettext@plt>
  407d68:	mov	x1, x19
  407d6c:	bl	406d68 <ferror@plt+0x4358>
  407d70:	sub	sp, sp, #0x170
  407d74:	stp	x20, x19, [sp, #352]
  407d78:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407d7c:	add	x19, x19, #0x880
  407d80:	mov	x0, x19
  407d84:	stp	x29, x30, [sp, #304]
  407d88:	stp	x28, x23, [sp, #320]
  407d8c:	stp	x22, x21, [sp, #336]
  407d90:	add	x29, sp, #0x130
  407d94:	add	x22, sp, #0x98
  407d98:	bl	4025c0 <sigemptyset@plt>
  407d9c:	adrp	x21, 40d000 <ferror@plt+0xa5f0>
  407da0:	mov	x20, xzr
  407da4:	add	x21, x21, #0xaec
  407da8:	ldr	w1, [x21, x20]
  407dac:	mov	x0, x19
  407db0:	bl	402920 <sigaddset@plt>
  407db4:	add	x20, x20, #0x4
  407db8:	cmp	x20, #0x18
  407dbc:	b.ne	407da8 <ferror@plt+0x5398>  // b.any
  407dc0:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  407dc4:	ldr	w1, [x8, #3644]
  407dc8:	cbz	w1, 407df0 <ferror@plt+0x53e0>
  407dcc:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  407dd0:	add	x8, x8, #0xe3c
  407dd4:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407dd8:	add	x23, x8, #0x4
  407ddc:	add	x20, x20, #0x880
  407de0:	mov	x0, x20
  407de4:	bl	402920 <sigaddset@plt>
  407de8:	ldr	w1, [x23], #4
  407dec:	cbnz	w1, 407de0 <ferror@plt+0x53d0>
  407df0:	ldp	q0, q1, [x19, #64]
  407df4:	ldp	q2, q3, [x19, #96]
  407df8:	adrp	x8, 407000 <ferror@plt+0x45f0>
  407dfc:	mov	x20, xzr
  407e00:	stur	q0, [x22, #72]
  407e04:	stur	q1, [x22, #88]
  407e08:	ldp	q0, q1, [x19]
  407e0c:	stur	q2, [x22, #104]
  407e10:	stur	q3, [x22, #120]
  407e14:	ldp	q2, q3, [x19, #32]
  407e18:	add	x8, x8, #0xea8
  407e1c:	stur	q0, [x22, #8]
  407e20:	stur	q1, [x22, #24]
  407e24:	stur	q2, [x22, #40]
  407e28:	stur	q3, [x22, #56]
  407e2c:	str	wzr, [sp, #288]
  407e30:	str	x8, [sp, #152]
  407e34:	b	407e58 <ferror@plt+0x5448>
  407e38:	add	x1, sp, #0x98
  407e3c:	mov	w0, w19
  407e40:	mov	x2, xzr
  407e44:	bl	402680 <sigaction@plt>
  407e48:	cbnz	w0, 407ea4 <ferror@plt+0x5494>
  407e4c:	add	x20, x20, #0x4
  407e50:	cmp	x20, #0x18
  407e54:	b.eq	407e80 <ferror@plt+0x5470>  // b.none
  407e58:	ldr	w19, [x21, x20]
  407e5c:	mov	x2, sp
  407e60:	mov	x1, xzr
  407e64:	mov	w0, w19
  407e68:	bl	402680 <sigaction@plt>
  407e6c:	cbnz	w0, 407e38 <ferror@plt+0x5428>
  407e70:	ldr	x8, [sp]
  407e74:	cmp	x8, #0x1
  407e78:	b.eq	407e4c <ferror@plt+0x543c>  // b.none
  407e7c:	b	407e38 <ferror@plt+0x5428>
  407e80:	ldp	x20, x19, [sp, #352]
  407e84:	ldp	x22, x21, [sp, #336]
  407e88:	ldp	x28, x23, [sp, #320]
  407e8c:	ldp	x29, x30, [sp, #304]
  407e90:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407e94:	mov	w9, #0x1                   	// #1
  407e98:	strb	w9, [x8, #2304]
  407e9c:	add	sp, sp, #0x170
  407ea0:	ret
  407ea4:	bl	405f60 <ferror@plt+0x3550>
  407ea8:	stp	x29, x30, [sp, #-16]!
  407eac:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407eb0:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407eb4:	mov	w10, #0x1                   	// #1
  407eb8:	mov	x29, sp
  407ebc:	str	w0, [x8, #2320]
  407ec0:	str	w10, [x9, #2168]
  407ec4:	bl	40471c <ferror@plt+0x1d0c>
  407ec8:	ldp	x29, x30, [sp], #16
  407ecc:	ret
  407ed0:	stp	x29, x30, [sp, #-32]!
  407ed4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407ed8:	ldrb	w8, [x8, #2304]
  407edc:	stp	x20, x19, [sp, #16]
  407ee0:	mov	x29, sp
  407ee4:	cmp	w8, #0x1
  407ee8:	b.ne	407f18 <ferror@plt+0x5508>  // b.any
  407eec:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407ef0:	ldr	x9, [x8, #2312]
  407ef4:	add	x10, x9, #0x1
  407ef8:	str	x10, [x8, #2312]
  407efc:	cbnz	x9, 407f18 <ferror@plt+0x5508>
  407f00:	bl	402950 <__errno_location@plt>
  407f04:	ldr	w20, [x0]
  407f08:	mov	x19, x0
  407f0c:	mov	w0, wzr
  407f10:	bl	407f24 <ferror@plt+0x5514>
  407f14:	str	w20, [x19]
  407f18:	ldp	x20, x19, [sp, #16]
  407f1c:	ldp	x29, x30, [sp], #32
  407f20:	ret
  407f24:	stp	x29, x30, [sp, #-16]!
  407f28:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407f2c:	add	x1, x1, #0x880
  407f30:	mov	x2, xzr
  407f34:	mov	x29, sp
  407f38:	bl	4023c0 <pthread_sigmask@plt>
  407f3c:	ldp	x29, x30, [sp], #16
  407f40:	ret
  407f44:	stp	x29, x30, [sp, #-32]!
  407f48:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407f4c:	ldrb	w8, [x8, #2304]
  407f50:	stp	x20, x19, [sp, #16]
  407f54:	mov	x29, sp
  407f58:	cmp	w8, #0x1
  407f5c:	b.ne	407f8c <ferror@plt+0x557c>  // b.any
  407f60:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407f64:	ldr	x9, [x8, #2312]
  407f68:	subs	x9, x9, #0x1
  407f6c:	str	x9, [x8, #2312]
  407f70:	b.ne	407f8c <ferror@plt+0x557c>  // b.any
  407f74:	bl	402950 <__errno_location@plt>
  407f78:	ldr	w20, [x0]
  407f7c:	mov	x19, x0
  407f80:	mov	w0, #0x1                   	// #1
  407f84:	bl	407f24 <ferror@plt+0x5514>
  407f88:	str	w20, [x19]
  407f8c:	ldp	x20, x19, [sp, #16]
  407f90:	ldp	x29, x30, [sp], #32
  407f94:	ret
  407f98:	sub	sp, sp, #0xc0
  407f9c:	stp	x29, x30, [sp, #160]
  407fa0:	stp	x20, x19, [sp, #176]
  407fa4:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  407fa8:	ldr	w19, [x20, #2320]
  407fac:	add	x29, sp, #0xa0
  407fb0:	cbz	w19, 407fe0 <ferror@plt+0x55d0>
  407fb4:	add	x8, sp, #0x8
  407fb8:	add	x0, x8, #0x8
  407fbc:	str	xzr, [sp, #8]
  407fc0:	bl	4024f0 <sigfillset@plt>
  407fc4:	add	x1, sp, #0x8
  407fc8:	mov	w0, w19
  407fcc:	mov	x2, xzr
  407fd0:	str	wzr, [sp, #144]
  407fd4:	bl	402680 <sigaction@plt>
  407fd8:	ldr	w0, [x20, #2320]
  407fdc:	bl	402430 <raise@plt>
  407fe0:	ldp	x20, x19, [sp, #176]
  407fe4:	ldp	x29, x30, [sp, #160]
  407fe8:	add	sp, sp, #0xc0
  407fec:	ret
  407ff0:	stp	x29, x30, [sp, #-32]!
  407ff4:	str	x19, [sp, #16]
  407ff8:	mov	x29, sp
  407ffc:	mov	x19, x0
  408000:	bl	402400 <strlen@plt>
  408004:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  408008:	ldr	w8, [x8, #1136]
  40800c:	mov	x1, x0
  408010:	mov	x0, x19
  408014:	cbz	w8, 408020 <ferror@plt+0x5610>
  408018:	bl	408154 <ferror@plt+0x5744>
  40801c:	b	408024 <ferror@plt+0x5614>
  408020:	bl	408030 <ferror@plt+0x5620>
  408024:	ldr	x19, [sp, #16]
  408028:	ldp	x29, x30, [sp], #32
  40802c:	ret
  408030:	stp	x29, x30, [sp, #-64]!
  408034:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  408038:	stp	x24, x23, [sp, #16]
  40803c:	ldr	w23, [x8, #1140]
  408040:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  408044:	add	x9, x9, #0xbe0
  408048:	stp	x22, x21, [sp, #32]
  40804c:	sub	w8, w23, #0x1
  408050:	stp	x20, x19, [sp, #48]
  408054:	mov	x20, x1
  408058:	mov	x19, x0
  40805c:	cmp	w8, #0x2
  408060:	add	x22, x9, x8, lsl #5
  408064:	mov	x29, sp
  408068:	b.eq	408090 <ferror@plt+0x5680>  // b.none
  40806c:	mov	x24, x22
  408070:	ldr	x21, [x24], #8
  408074:	mov	x0, x21
  408078:	mov	x1, x19
  40807c:	mov	x2, x20
  408080:	bl	408334 <ferror@plt+0x5924>
  408084:	cbnz	x0, 4080b0 <ferror@plt+0x56a0>
  408088:	ldr	x21, [x24], #8
  40808c:	cbnz	x21, 408074 <ferror@plt+0x5664>
  408090:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408094:	ldr	x21, [x8, #2328]
  408098:	cbz	x21, 4080c4 <ferror@plt+0x56b4>
  40809c:	mov	x0, x21
  4080a0:	mov	x1, x19
  4080a4:	mov	x2, x20
  4080a8:	bl	408334 <ferror@plt+0x5924>
  4080ac:	cbz	x0, 4080c4 <ferror@plt+0x56b4>
  4080b0:	mov	x0, x19
  4080b4:	mov	x1, x21
  4080b8:	bl	4083ac <ferror@plt+0x599c>
  4080bc:	mov	x22, xzr
  4080c0:	b	40813c <ferror@plt+0x572c>
  4080c4:	cmp	w23, #0x3
  4080c8:	b.ne	4080f4 <ferror@plt+0x56e4>  // b.any
  4080cc:	cbnz	x21, 4080f4 <ferror@plt+0x56e4>
  4080d0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4080d4:	add	x1, x1, #0xb34
  4080d8:	mov	w2, #0x5                   	// #5
  4080dc:	mov	x0, xzr
  4080e0:	bl	4028c0 <dcgettext@plt>
  4080e4:	mov	x1, x19
  4080e8:	bl	406ce0 <ferror@plt+0x42d0>
  4080ec:	mov	x22, xzr
  4080f0:	b	40813c <ferror@plt+0x572c>
  4080f4:	cbnz	x21, 4080fc <ferror@plt+0x56ec>
  4080f8:	ldr	x21, [x22]
  4080fc:	mov	x0, x21
  408100:	bl	402400 <strlen@plt>
  408104:	add	x24, x0, x20
  408108:	mov	x23, x0
  40810c:	add	x1, x24, #0x1
  408110:	mov	x0, xzr
  408114:	bl	4083fc <ferror@plt+0x59ec>
  408118:	mov	x1, x19
  40811c:	mov	x2, x20
  408120:	mov	x22, x0
  408124:	bl	402390 <memcpy@plt>
  408128:	add	x0, x22, x20
  40812c:	mov	x1, x21
  408130:	mov	x2, x23
  408134:	bl	402390 <memcpy@plt>
  408138:	strb	wzr, [x22, x24]
  40813c:	mov	x0, x22
  408140:	ldp	x20, x19, [sp, #48]
  408144:	ldp	x22, x21, [sp, #32]
  408148:	ldp	x24, x23, [sp, #16]
  40814c:	ldp	x29, x30, [sp], #64
  408150:	ret
  408154:	stp	x29, x30, [sp, #-80]!
  408158:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40815c:	ldr	w8, [x8, #1140]
  408160:	stp	x24, x23, [sp, #32]
  408164:	stp	x22, x21, [sp, #48]
  408168:	stp	x20, x19, [sp, #64]
  40816c:	mov	x21, x1
  408170:	mov	x19, x0
  408174:	cmp	w8, #0x3
  408178:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40817c:	str	x25, [sp, #16]
  408180:	mov	x29, sp
  408184:	b.ne	4081a4 <ferror@plt+0x5794>  // b.any
  408188:	ldr	x8, [x23, #2328]
  40818c:	cbz	x8, 408274 <ferror@plt+0x5864>
  408190:	adrp	x20, 40c000 <ferror@plt+0x95f0>
  408194:	mov	x22, xzr
  408198:	add	x20, x20, #0x17f
  40819c:	cbz	x22, 4081f4 <ferror@plt+0x57e4>
  4081a0:	b	40820c <ferror@plt+0x57fc>
  4081a4:	adrp	x25, 40d000 <ferror@plt+0xa5f0>
  4081a8:	adrp	x20, 40c000 <ferror@plt+0x95f0>
  4081ac:	mov	x24, xzr
  4081b0:	add	x25, x25, #0xc40
  4081b4:	add	x20, x20, #0x17f
  4081b8:	ldr	x0, [x25, x24]
  4081bc:	mov	x1, x19
  4081c0:	mov	x2, x21
  4081c4:	bl	408334 <ferror@plt+0x5924>
  4081c8:	cbnz	x0, 4081e4 <ferror@plt+0x57d4>
  4081cc:	add	x24, x24, #0x10
  4081d0:	cmp	x24, #0x40
  4081d4:	b.ne	4081b8 <ferror@plt+0x57a8>  // b.any
  4081d8:	mov	x22, xzr
  4081dc:	cbz	x22, 4081f4 <ferror@plt+0x57e4>
  4081e0:	b	40820c <ferror@plt+0x57fc>
  4081e4:	add	x8, x25, x24
  4081e8:	ldr	x20, [x8, #8]
  4081ec:	mov	x22, x0
  4081f0:	cbnz	x22, 40820c <ferror@plt+0x57fc>
  4081f4:	ldr	x0, [x23, #2328]
  4081f8:	cbz	x0, 40820c <ferror@plt+0x57fc>
  4081fc:	mov	x1, x19
  408200:	mov	x2, x21
  408204:	bl	408334 <ferror@plt+0x5924>
  408208:	mov	x22, x0
  40820c:	cbz	x22, 408254 <ferror@plt+0x5844>
  408210:	mov	x0, x20
  408214:	bl	402400 <strlen@plt>
  408218:	add	x24, x0, x22
  40821c:	mov	x23, x0
  408220:	add	x1, x24, #0x1
  408224:	mov	x0, xzr
  408228:	bl	4083fc <ferror@plt+0x59ec>
  40822c:	mov	x1, x19
  408230:	mov	x2, x22
  408234:	mov	x21, x0
  408238:	bl	402390 <memcpy@plt>
  40823c:	add	x0, x21, x22
  408240:	mov	x1, x20
  408244:	mov	x2, x23
  408248:	bl	402390 <memcpy@plt>
  40824c:	strb	wzr, [x21, x24]
  408250:	b	408294 <ferror@plt+0x5884>
  408254:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408258:	add	x1, x1, #0xbae
  40825c:	mov	w2, #0x5                   	// #5
  408260:	mov	x0, xzr
  408264:	bl	4028c0 <dcgettext@plt>
  408268:	mov	x1, x19
  40826c:	bl	406c58 <ferror@plt+0x4248>
  408270:	b	408290 <ferror@plt+0x5880>
  408274:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408278:	add	x1, x1, #0xb34
  40827c:	mov	w2, #0x5                   	// #5
  408280:	mov	x0, xzr
  408284:	bl	4028c0 <dcgettext@plt>
  408288:	mov	x1, x19
  40828c:	bl	406ce0 <ferror@plt+0x42d0>
  408290:	mov	x21, xzr
  408294:	mov	x0, x21
  408298:	ldp	x20, x19, [sp, #64]
  40829c:	ldp	x22, x21, [sp, #48]
  4082a0:	ldp	x24, x23, [sp, #32]
  4082a4:	ldr	x25, [sp, #16]
  4082a8:	ldp	x29, x30, [sp], #80
  4082ac:	ret
  4082b0:	stp	x29, x30, [sp, #-32]!
  4082b4:	stp	x20, x19, [sp, #16]
  4082b8:	ldrb	w8, [x0]
  4082bc:	mov	x19, x0
  4082c0:	mov	x29, sp
  4082c4:	cbz	w8, 4082f8 <ferror@plt+0x58e8>
  4082c8:	mov	x0, x19
  4082cc:	bl	408314 <ferror@plt+0x5904>
  4082d0:	tbnz	w0, #0, 4082f8 <ferror@plt+0x58e8>
  4082d4:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4082d8:	ldr	x0, [x20, #2328]
  4082dc:	bl	4027c0 <free@plt>
  4082e0:	mov	x0, x19
  4082e4:	bl	408448 <ferror@plt+0x5a38>
  4082e8:	str	x0, [x20, #2328]
  4082ec:	ldp	x20, x19, [sp, #16]
  4082f0:	ldp	x29, x30, [sp], #32
  4082f4:	ret
  4082f8:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4082fc:	add	x1, x1, #0xb04
  408300:	mov	w2, #0x5                   	// #5
  408304:	mov	x0, xzr
  408308:	bl	4028c0 <dcgettext@plt>
  40830c:	mov	x1, x19
  408310:	bl	406d68 <ferror@plt+0x4358>
  408314:	stp	x29, x30, [sp, #-16]!
  408318:	mov	w1, #0x2f                  	// #47
  40831c:	mov	x29, sp
  408320:	bl	4027e0 <strchr@plt>
  408324:	cmp	x0, #0x0
  408328:	cset	w0, ne  // ne = any
  40832c:	ldp	x29, x30, [sp], #16
  408330:	ret
  408334:	stp	x29, x30, [sp, #-64]!
  408338:	str	x23, [sp, #16]
  40833c:	stp	x22, x21, [sp, #32]
  408340:	stp	x20, x19, [sp, #48]
  408344:	mov	x29, sp
  408348:	mov	x20, x2
  40834c:	mov	x21, x1
  408350:	mov	x19, x0
  408354:	bl	402400 <strlen@plt>
  408358:	cmp	x0, x20
  40835c:	b.cs	408378 <ferror@plt+0x5968>  // b.hs, b.nlast
  408360:	sub	x23, x20, x0
  408364:	add	x8, x23, x21
  408368:	mov	x22, x0
  40836c:	ldurb	w0, [x8, #-1]
  408370:	bl	4083ec <ferror@plt+0x59dc>
  408374:	tbz	w0, #0, 408380 <ferror@plt+0x5970>
  408378:	mov	x0, xzr
  40837c:	b	408398 <ferror@plt+0x5988>
  408380:	add	x8, x21, x20
  408384:	sub	x1, x8, x22
  408388:	mov	x0, x19
  40838c:	bl	4027a0 <strcmp@plt>
  408390:	cmp	w0, #0x0
  408394:	csel	x0, x23, xzr, eq  // eq = none
  408398:	ldp	x20, x19, [sp, #48]
  40839c:	ldp	x22, x21, [sp, #32]
  4083a0:	ldr	x23, [sp, #16]
  4083a4:	ldp	x29, x30, [sp], #64
  4083a8:	ret
  4083ac:	stp	x29, x30, [sp, #-32]!
  4083b0:	stp	x20, x19, [sp, #16]
  4083b4:	mov	x19, x1
  4083b8:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4083bc:	mov	x20, x0
  4083c0:	add	x1, x1, #0xb7e
  4083c4:	mov	w2, #0x5                   	// #5
  4083c8:	mov	x0, xzr
  4083cc:	mov	x29, sp
  4083d0:	bl	4028c0 <dcgettext@plt>
  4083d4:	mov	x1, x20
  4083d8:	mov	x2, x19
  4083dc:	bl	406c58 <ferror@plt+0x4248>
  4083e0:	ldp	x20, x19, [sp, #16]
  4083e4:	ldp	x29, x30, [sp], #32
  4083e8:	ret
  4083ec:	and	w8, w0, #0xff
  4083f0:	cmp	w8, #0x2f
  4083f4:	cset	w0, eq  // eq = none
  4083f8:	ret
  4083fc:	stp	x29, x30, [sp, #-32]!
  408400:	stp	x20, x19, [sp, #16]
  408404:	mov	x29, sp
  408408:	mov	x19, x0
  40840c:	bl	402650 <realloc@plt>
  408410:	cbz	x0, 408420 <ferror@plt+0x5a10>
  408414:	ldp	x20, x19, [sp, #16]
  408418:	ldp	x29, x30, [sp], #32
  40841c:	ret
  408420:	bl	402950 <__errno_location@plt>
  408424:	ldr	w20, [x0]
  408428:	mov	x0, x19
  40842c:	bl	4027c0 <free@plt>
  408430:	mov	w0, w20
  408434:	bl	402660 <strerror@plt>
  408438:	mov	x1, x0
  40843c:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  408440:	add	x0, x0, #0x132
  408444:	bl	406d68 <ferror@plt+0x4358>
  408448:	stp	x29, x30, [sp, #-48]!
  40844c:	str	x21, [sp, #16]
  408450:	stp	x20, x19, [sp, #32]
  408454:	mov	x29, sp
  408458:	mov	x19, x0
  40845c:	bl	402400 <strlen@plt>
  408460:	add	x20, x0, #0x1
  408464:	mov	x0, xzr
  408468:	mov	x1, x20
  40846c:	bl	4083fc <ferror@plt+0x59ec>
  408470:	mov	x1, x19
  408474:	mov	x2, x20
  408478:	mov	x21, x0
  40847c:	bl	402390 <memcpy@plt>
  408480:	mov	x0, x21
  408484:	ldp	x20, x19, [sp, #32]
  408488:	ldr	x21, [sp, #16]
  40848c:	ldp	x29, x30, [sp], #48
  408490:	ret
  408494:	stp	x29, x30, [sp, #-80]!
  408498:	stp	x22, x21, [sp, #48]
  40849c:	stp	x20, x19, [sp, #64]
  4084a0:	mov	x19, x3
  4084a4:	mov	x20, x2
  4084a8:	mov	x22, x1
  4084ac:	mov	x21, x0
  4084b0:	str	x25, [sp, #16]
  4084b4:	stp	x24, x23, [sp, #32]
  4084b8:	mov	x29, sp
  4084bc:	b	4084c4 <ferror@plt+0x5ab4>
  4084c0:	add	x22, x22, #0x1
  4084c4:	ldrb	w23, [x22]
  4084c8:	cmp	w23, #0x20
  4084cc:	b.eq	4084c0 <ferror@plt+0x5ab0>  // b.none
  4084d0:	cmp	w23, #0x9
  4084d4:	b.eq	4084c0 <ferror@plt+0x5ab0>  // b.none
  4084d8:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4084dc:	add	x1, x1, #0xc88
  4084e0:	mov	x0, x22
  4084e4:	bl	4027a0 <strcmp@plt>
  4084e8:	cbz	w0, 408598 <ferror@plt+0x5b88>
  4084ec:	sub	w8, w23, #0x30
  4084f0:	cmp	w8, #0x9
  4084f4:	b.hi	40866c <ferror@plt+0x5c5c>  // b.pmore
  4084f8:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  4084fc:	mov	x23, xzr
  408500:	movk	x8, #0x1999, lsl #48
  408504:	mov	w9, #0xffffffd0            	// #-48
  408508:	cmp	x23, x8
  40850c:	b.hi	408648 <ferror@plt+0x5c38>  // b.pmore
  408510:	mov	x10, x22
  408514:	ldrb	w12, [x10], #1
  408518:	add	x11, x23, x23, lsl #2
  40851c:	lsl	x11, x11, #1
  408520:	add	x12, x12, x9
  408524:	orr	x13, x12, #0xffffffff00000000
  408528:	eor	x13, x13, #0xffffffff
  40852c:	and	x12, x12, #0xffffffff
  408530:	cmp	x13, x11
  408534:	csel	x22, x22, x10, cc  // cc = lo, ul, last
  408538:	csel	x12, xzr, x12, cc  // cc = lo, ul, last
  40853c:	b.cc	408648 <ferror@plt+0x5c38>  // b.lo, b.ul, b.last
  408540:	ldrb	w10, [x22]
  408544:	add	x23, x12, x11
  408548:	sub	w13, w10, #0x30
  40854c:	cmp	w13, #0xa
  408550:	b.cc	408508 <ferror@plt+0x5af8>  // b.lo, b.ul, b.last
  408554:	sub	w8, w10, #0x47
  408558:	cmp	w8, #0x26
  40855c:	b.hi	4085a8 <ferror@plt+0x5b98>  // b.pmore
  408560:	mov	w9, #0x1                   	// #1
  408564:	lsl	x9, x9, x8
  408568:	tst	x9, #0x100000001
  40856c:	b.ne	4085b4 <ferror@plt+0x5ba4>  // b.any
  408570:	mov	w9, #0x1                   	// #1
  408574:	lsl	x9, x9, x8
  408578:	tst	x9, #0x1000000010
  40857c:	b.ne	4085a0 <ferror@plt+0x5b90>  // b.any
  408580:	mov	w9, #0x1                   	// #1
  408584:	lsl	x8, x9, x8
  408588:	tst	x8, #0x4000000040
  40858c:	b.eq	4085a8 <ferror@plt+0x5b98>  // b.none
  408590:	mov	w25, #0x100000              	// #1048576
  408594:	b	4085b8 <ferror@plt+0x5ba8>
  408598:	mov	x23, x19
  40859c:	b	40862c <ferror@plt+0x5c1c>
  4085a0:	mov	w25, #0x400                 	// #1024
  4085a4:	b	4085b8 <ferror@plt+0x5ba8>
  4085a8:	cbz	w10, 40861c <ferror@plt+0x5c0c>
  4085ac:	mov	x25, xzr
  4085b0:	b	4085b8 <ferror@plt+0x5ba8>
  4085b4:	mov	w25, #0x40000000            	// #1073741824
  4085b8:	mov	x24, x22
  4085bc:	ldrb	w8, [x24, #1]!
  4085c0:	cbz	w8, 408604 <ferror@plt+0x5bf4>
  4085c4:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4085c8:	add	x1, x1, #0xcbc
  4085cc:	mov	x0, x24
  4085d0:	bl	4027a0 <strcmp@plt>
  4085d4:	cbz	w0, 408604 <ferror@plt+0x5bf4>
  4085d8:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4085dc:	add	x1, x1, #0x752
  4085e0:	mov	x0, x24
  4085e4:	bl	4027a0 <strcmp@plt>
  4085e8:	cbz	w0, 408604 <ferror@plt+0x5bf4>
  4085ec:	adrp	x1, 40c000 <ferror@plt+0x95f0>
  4085f0:	add	x1, x1, #0x13
  4085f4:	mov	x0, x24
  4085f8:	bl	4027a0 <strcmp@plt>
  4085fc:	cmp	w0, #0x0
  408600:	csel	x25, x25, xzr, eq  // eq = none
  408604:	cbz	x25, 408688 <ferror@plt+0x5c78>
  408608:	umulh	x8, x25, x23
  40860c:	cmp	xzr, x8
  408610:	csinc	x8, x25, xzr, eq  // eq = none
  408614:	b.ne	408648 <ferror@plt+0x5c38>  // b.any
  408618:	mul	x23, x8, x23
  40861c:	cmp	x23, x20
  408620:	b.cc	408648 <ferror@plt+0x5c38>  // b.lo, b.ul, b.last
  408624:	cmp	x23, x19
  408628:	b.hi	408648 <ferror@plt+0x5c38>  // b.pmore
  40862c:	mov	x0, x23
  408630:	ldp	x20, x19, [sp, #64]
  408634:	ldp	x22, x21, [sp, #48]
  408638:	ldp	x24, x23, [sp, #32]
  40863c:	ldr	x25, [sp, #16]
  408640:	ldp	x29, x30, [sp], #80
  408644:	ret
  408648:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40864c:	add	x1, x1, #0xd1d
  408650:	mov	w2, #0x5                   	// #5
  408654:	mov	x0, xzr
  408658:	bl	4028c0 <dcgettext@plt>
  40865c:	mov	x1, x21
  408660:	mov	x2, x20
  408664:	mov	x3, x19
  408668:	bl	406d68 <ferror@plt+0x4358>
  40866c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408670:	add	x1, x1, #0xc8c
  408674:	mov	w2, #0x5                   	// #5
  408678:	mov	x0, xzr
  40867c:	bl	4028c0 <dcgettext@plt>
  408680:	mov	x1, x22
  408684:	bl	406d68 <ferror@plt+0x4358>
  408688:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40868c:	add	x1, x1, #0xcbe
  408690:	mov	w2, #0x5                   	// #5
  408694:	mov	x0, xzr
  408698:	bl	4028c0 <dcgettext@plt>
  40869c:	mov	x1, x0
  4086a0:	mov	w0, #0x1                   	// #1
  4086a4:	mov	x2, x22
  4086a8:	bl	406b44 <ferror@plt+0x4134>
  4086ac:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4086b0:	add	x1, x1, #0xcdc
  4086b4:	mov	w2, #0x5                   	// #5
  4086b8:	mov	x0, xzr
  4086bc:	bl	4028c0 <dcgettext@plt>
  4086c0:	bl	406d68 <ferror@plt+0x4358>
  4086c4:	lsr	x8, x0, #20
  4086c8:	tst	x0, #0xfffff
  4086cc:	cinc	x0, x8, ne  // ne = any
  4086d0:	ret
  4086d4:	stp	x29, x30, [sp, #-32]!
  4086d8:	stp	x20, x19, [sp, #16]
  4086dc:	mov	x20, x0
  4086e0:	mov	w0, w1
  4086e4:	mov	x29, sp
  4086e8:	mov	w19, w1
  4086ec:	bl	408740 <ferror@plt+0x5d30>
  4086f0:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4086f4:	ldr	w8, [x8, #2336]
  4086f8:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4086fc:	mov	w9, w19
  408700:	add	x10, x10, #0x924
  408704:	add	x19, x10, x9, lsl #7
  408708:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  40870c:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  408710:	add	x9, x9, #0xee2
  408714:	add	x10, x10, #0xd56
  408718:	cmp	w8, #0x1
  40871c:	csel	x2, x10, x9, eq  // eq = none
  408720:	mov	w1, #0x80                  	// #128
  408724:	mov	x0, x19
  408728:	mov	x3, x20
  40872c:	bl	402500 <snprintf@plt>
  408730:	mov	x0, x19
  408734:	ldp	x20, x19, [sp, #16]
  408738:	ldp	x29, x30, [sp], #32
  40873c:	ret
  408740:	stp	x29, x30, [sp, #-48]!
  408744:	stp	x20, x19, [sp, #32]
  408748:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40874c:	ldr	w8, [x20, #2336]
  408750:	str	x21, [sp, #16]
  408754:	mov	x29, sp
  408758:	cbnz	w8, 40879c <ferror@plt+0x5d8c>
  40875c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408760:	mov	w8, w0
  408764:	add	x9, x9, #0x924
  408768:	add	x19, x9, x8, lsl #7
  40876c:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  408770:	add	x2, x2, #0xd5b
  408774:	mov	w1, #0x80                  	// #128
  408778:	mov	w3, #0x1                   	// #1
  40877c:	mov	x0, x19
  408780:	strb	wzr, [x19]
  408784:	mov	w21, #0x1                   	// #1
  408788:	bl	402500 <snprintf@plt>
  40878c:	ldrb	w8, [x19]
  408790:	cmp	w8, #0x31
  408794:	cinc	w8, w21, ne  // ne = any
  408798:	str	w8, [x20, #2336]
  40879c:	ldp	x20, x19, [sp, #32]
  4087a0:	ldr	x21, [sp, #16]
  4087a4:	ldp	x29, x30, [sp], #48
  4087a8:	ret
  4087ac:	sub	sp, sp, #0x60
  4087b0:	stp	x20, x19, [sp, #80]
  4087b4:	mov	x19, x0
  4087b8:	mov	w0, w4
  4087bc:	stp	x29, x30, [sp, #16]
  4087c0:	str	x25, [sp, #32]
  4087c4:	stp	x24, x23, [sp, #48]
  4087c8:	stp	x22, x21, [sp, #64]
  4087cc:	add	x29, sp, #0x10
  4087d0:	mov	w20, w4
  4087d4:	mov	w21, w3
  4087d8:	mov	w22, w2
  4087dc:	mov	w23, w1
  4087e0:	bl	408740 <ferror@plt+0x5d30>
  4087e4:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4087e8:	mov	w8, w20
  4087ec:	add	x9, x9, #0x924
  4087f0:	cmp	w23, #0x0
  4087f4:	lsr	x24, x19, #4
  4087f8:	add	x20, x9, x8, lsl #7
  4087fc:	cset	w8, eq  // eq = none
  408800:	cmp	x24, #0x271
  408804:	cset	w9, cc  // cc = lo, ul, last
  408808:	mov	w10, #0x80                  	// #128
  40880c:	and	w8, w9, w8
  408810:	str	x20, [x29, #24]
  408814:	str	x10, [sp, #8]
  408818:	tbnz	w8, #0, 408890 <ferror@plt+0x5e80>
  40881c:	cbz	w22, 408890 <ferror@plt+0x5e80>
  408820:	adrp	x8, 40d000 <ferror@plt+0xa5f0>
  408824:	ldr	d1, [x8, #3200]
  408828:	ucvtf	d0, x19
  40882c:	mov	w25, #0x1                   	// #1
  408830:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  408834:	b	40883c <ferror@plt+0x5e2c>
  408838:	add	w25, w25, #0x1
  40883c:	fmov	d2, x8
  408840:	cmp	w25, w23
  408844:	fmul	d0, d0, d2
  408848:	b.cc	408838 <ferror@plt+0x5e28>  // b.lo, b.ul, b.last
  40884c:	cmp	w25, w22
  408850:	b.cs	40885c <ferror@plt+0x5e4c>  // b.hs, b.nlast
  408854:	fcmp	d0, d1
  408858:	b.gt	408838 <ferror@plt+0x5e28>
  40885c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408860:	ldr	w8, [x8, #2336]
  408864:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  408868:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  40886c:	add	x9, x9, #0xd65
  408870:	add	x10, x10, #0xd5f
  408874:	cmp	w8, #0x1
  408878:	csel	x2, x10, x9, eq  // eq = none
  40887c:	add	x0, x29, #0x18
  408880:	add	x1, sp, #0x8
  408884:	bl	408944 <ferror@plt+0x5f34>
  408888:	mov	w8, w25
  40888c:	b	4088c8 <ferror@plt+0x5eb8>
  408890:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408894:	ldr	w8, [x8, #2336]
  408898:	cmp	w8, #0x1
  40889c:	b.ne	4088ac <ferror@plt+0x5e9c>  // b.any
  4088a0:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  4088a4:	add	x2, x2, #0xd5b
  4088a8:	b	4088b4 <ferror@plt+0x5ea4>
  4088ac:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  4088b0:	add	x2, x2, #0xeee
  4088b4:	add	x0, x29, #0x18
  4088b8:	add	x1, sp, #0x8
  4088bc:	mov	w3, w19
  4088c0:	bl	408944 <ferror@plt+0x5f34>
  4088c4:	mov	x8, xzr
  4088c8:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  4088cc:	add	x9, x9, #0xdf5
  4088d0:	adrp	x2, 40e000 <ferror@plt+0xb5f0>
  4088d4:	add	x3, x9, x8, lsl #2
  4088d8:	add	x2, x2, #0x35a
  4088dc:	add	x0, x29, #0x18
  4088e0:	add	x1, sp, #0x8
  4088e4:	bl	408944 <ferror@plt+0x5f34>
  4088e8:	cmp	x24, #0x271
  4088ec:	b.cc	408924 <ferror@plt+0x5f14>  // b.lo, b.ul, b.last
  4088f0:	tbz	w21, #0, 408924 <ferror@plt+0x5f14>
  4088f4:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4088f8:	ldr	w8, [x8, #2336]
  4088fc:	ldr	x0, [x29, #24]
  408900:	ldr	x1, [sp, #8]
  408904:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  408908:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  40890c:	add	x9, x9, #0xd74
  408910:	add	x10, x10, #0xd6a
  408914:	cmp	w8, #0x1
  408918:	csel	x2, x10, x9, eq  // eq = none
  40891c:	mov	x3, x19
  408920:	bl	402500 <snprintf@plt>
  408924:	mov	x0, x20
  408928:	ldp	x20, x19, [sp, #80]
  40892c:	ldp	x22, x21, [sp, #64]
  408930:	ldp	x24, x23, [sp, #48]
  408934:	ldr	x25, [sp, #32]
  408938:	ldp	x29, x30, [sp, #16]
  40893c:	add	sp, sp, #0x60
  408940:	ret
  408944:	sub	sp, sp, #0x120
  408948:	stp	x29, x30, [sp, #240]
  40894c:	add	x29, sp, #0xf0
  408950:	mov	x8, #0xffffffffffffffd8    	// #-40
  408954:	mov	x9, sp
  408958:	sub	x10, x29, #0x68
  40895c:	movk	x8, #0xff80, lsl #32
  408960:	add	x11, x29, #0x30
  408964:	add	x9, x9, #0x80
  408968:	add	x10, x10, #0x28
  40896c:	stp	x20, x19, [sp, #272]
  408970:	stp	x3, x4, [x29, #-104]
  408974:	stp	x5, x6, [x29, #-88]
  408978:	stur	x7, [x29, #-72]
  40897c:	stp	q1, q2, [sp, #16]
  408980:	stp	q3, q4, [sp, #48]
  408984:	str	q0, [sp]
  408988:	stp	q5, q6, [sp, #80]
  40898c:	str	q7, [sp, #112]
  408990:	stp	x9, x8, [x29, #-16]
  408994:	stp	x11, x10, [x29, #-32]
  408998:	mov	x19, x1
  40899c:	mov	x20, x0
  4089a0:	ldr	x0, [x0]
  4089a4:	ldp	q0, q1, [x29, #-32]
  4089a8:	ldr	x1, [x1]
  4089ac:	sub	x3, x29, #0x40
  4089b0:	str	x28, [sp, #256]
  4089b4:	stp	q0, q1, [x29, #-64]
  4089b8:	bl	4028d0 <vsnprintf@plt>
  4089bc:	tbnz	w0, #31, 4089e0 <ferror@plt+0x5fd0>
  4089c0:	ldr	x8, [x19]
  4089c4:	sxtw	x9, w0
  4089c8:	subs	x8, x8, x9
  4089cc:	b.ls	4089e0 <ferror@plt+0x5fd0>  // b.plast
  4089d0:	ldr	x10, [x20]
  4089d4:	add	x9, x10, x9
  4089d8:	str	x9, [x20]
  4089dc:	b	4089e4 <ferror@plt+0x5fd4>
  4089e0:	mov	x8, xzr
  4089e4:	str	x8, [x19]
  4089e8:	ldp	x20, x19, [sp, #272]
  4089ec:	ldr	x28, [sp, #256]
  4089f0:	ldp	x29, x30, [sp, #240]
  4089f4:	add	sp, sp, #0x120
  4089f8:	ret
  4089fc:	stp	x29, x30, [sp, #-16]!
  408a00:	ldrb	w8, [x0]
  408a04:	mov	x29, sp
  408a08:	cbz	w8, 408a18 <ferror@plt+0x6008>
  408a0c:	mov	w0, wzr
  408a10:	ldp	x29, x30, [sp], #16
  408a14:	ret
  408a18:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408a1c:	add	x1, x1, #0xd7d
  408a20:	mov	w2, #0x5                   	// #5
  408a24:	mov	x0, xzr
  408a28:	bl	4028c0 <dcgettext@plt>
  408a2c:	bl	406ce0 <ferror@plt+0x42d0>
  408a30:	mov	w0, #0x1                   	// #1
  408a34:	ldp	x29, x30, [sp], #16
  408a38:	ret
  408a3c:	stp	x29, x30, [sp, #-32]!
  408a40:	mov	w0, wzr
  408a44:	str	x19, [sp, #16]
  408a48:	mov	x29, sp
  408a4c:	bl	402860 <isatty@plt>
  408a50:	mov	w19, w0
  408a54:	cbz	w0, 408a70 <ferror@plt+0x6060>
  408a58:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408a5c:	add	x1, x1, #0xd96
  408a60:	mov	w2, #0x5                   	// #5
  408a64:	mov	x0, xzr
  408a68:	bl	4028c0 <dcgettext@plt>
  408a6c:	bl	406ce0 <ferror@plt+0x42d0>
  408a70:	cmp	w19, #0x0
  408a74:	ldr	x19, [sp, #16]
  408a78:	cset	w0, ne  // ne = any
  408a7c:	ldp	x29, x30, [sp], #32
  408a80:	ret
  408a84:	stp	x29, x30, [sp, #-32]!
  408a88:	mov	w0, #0x1                   	// #1
  408a8c:	str	x19, [sp, #16]
  408a90:	mov	x29, sp
  408a94:	bl	402860 <isatty@plt>
  408a98:	mov	w19, w0
  408a9c:	cbz	w0, 408ab8 <ferror@plt+0x60a8>
  408aa0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408aa4:	add	x1, x1, #0xdc5
  408aa8:	mov	w2, #0x5                   	// #5
  408aac:	mov	x0, xzr
  408ab0:	bl	4028c0 <dcgettext@plt>
  408ab4:	bl	406ce0 <ferror@plt+0x42d0>
  408ab8:	cmp	w19, #0x0
  408abc:	ldr	x19, [sp, #16]
  408ac0:	cset	w0, ne  // ne = any
  408ac4:	ldp	x29, x30, [sp], #32
  408ac8:	ret
  408acc:	stp	x29, x30, [sp, #-48]!
  408ad0:	str	x21, [sp, #16]
  408ad4:	adrp	x21, 40d000 <ferror@plt+0xa5f0>
  408ad8:	stp	x20, x19, [sp, #32]
  408adc:	mov	w19, w0
  408ae0:	mov	w20, wzr
  408ae4:	add	x21, x21, #0xe09
  408ae8:	mov	x29, sp
  408aec:	b	408afc <ferror@plt+0x60ec>
  408af0:	add	w20, w20, #0x1
  408af4:	cmp	w20, #0x3
  408af8:	b.eq	408b50 <ferror@plt+0x6140>  // b.none
  408afc:	mov	w1, #0x1                   	// #1
  408b00:	mov	w0, w20
  408b04:	bl	402810 <fcntl@plt>
  408b08:	cmn	w0, #0x1
  408b0c:	b.ne	408af0 <ferror@plt+0x60e0>  // b.any
  408b10:	bl	402950 <__errno_location@plt>
  408b14:	ldr	w8, [x0]
  408b18:	cmp	w8, #0x9
  408b1c:	b.ne	408af0 <ferror@plt+0x60e0>  // b.any
  408b20:	cmp	w20, #0x0
  408b24:	cset	w8, eq  // eq = none
  408b28:	orr	w1, w8, #0x100
  408b2c:	mov	x0, x21
  408b30:	bl	402590 <open@plt>
  408b34:	cmp	w20, w0
  408b38:	b.eq	408af0 <ferror@plt+0x60e0>  // b.none
  408b3c:	cmn	w0, #0x1
  408b40:	b.eq	408b48 <ferror@plt+0x6138>  // b.none
  408b44:	bl	402670 <close@plt>
  408b48:	mov	w0, w19
  408b4c:	bl	402420 <exit@plt>
  408b50:	ldp	x20, x19, [sp, #32]
  408b54:	ldr	x21, [sp, #16]
  408b58:	ldp	x29, x30, [sp], #48
  408b5c:	ret
  408b60:	ldr	x8, [x0]
  408b64:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  408b68:	str	x8, [x9, #1064]
  408b6c:	ret
  408b70:	stp	x29, x30, [sp, #-64]!
  408b74:	stp	x20, x19, [sp, #48]
  408b78:	mov	w19, w1
  408b7c:	mov	w20, w0
  408b80:	cmp	w0, w1
  408b84:	stp	x24, x23, [sp, #16]
  408b88:	stp	x22, x21, [sp, #32]
  408b8c:	mov	x29, sp
  408b90:	b.eq	408c38 <ferror@plt+0x6228>  // b.none
  408b94:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  408b98:	ldr	x22, [x8, #1096]
  408b9c:	mov	w21, w2
  408ba0:	mov	x0, x22
  408ba4:	bl	402a10 <ferror@plt>
  408ba8:	mov	w24, w0
  408bac:	mov	x0, x22
  408bb0:	bl	402550 <fclose@plt>
  408bb4:	orr	w8, w0, w24
  408bb8:	cbz	w8, 408c38 <ferror@plt+0x6228>
  408bbc:	mov	w20, w19
  408bc0:	cbz	w21, 408c38 <ferror@plt+0x6228>
  408bc4:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  408bc8:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  408bcc:	ldr	x21, [x8, #1072]
  408bd0:	ldr	x20, [x9, #1064]
  408bd4:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408bd8:	mov	w23, w0
  408bdc:	add	x1, x1, #0xe1f
  408be0:	mov	w2, #0x5                   	// #5
  408be4:	mov	x0, xzr
  408be8:	bl	4028c0 <dcgettext@plt>
  408bec:	mov	x22, x0
  408bf0:	cbnz	w23, 408c0c <ferror@plt+0x61fc>
  408bf4:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408bf8:	add	x1, x1, #0xe41
  408bfc:	mov	w2, #0x5                   	// #5
  408c00:	mov	x0, xzr
  408c04:	bl	4028c0 <dcgettext@plt>
  408c08:	b	408c18 <ferror@plt+0x6208>
  408c0c:	bl	402950 <__errno_location@plt>
  408c10:	ldr	w0, [x0]
  408c14:	bl	402660 <strerror@plt>
  408c18:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408c1c:	mov	x4, x0
  408c20:	add	x1, x1, #0xe13
  408c24:	mov	x0, x21
  408c28:	mov	x2, x20
  408c2c:	mov	x3, x22
  408c30:	bl	4029f0 <fprintf@plt>
  408c34:	mov	w20, w19
  408c38:	cmp	w20, w19
  408c3c:	b.eq	408c68 <ferror@plt+0x6258>  // b.none
  408c40:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  408c44:	ldr	x21, [x8, #1072]
  408c48:	mov	x0, x21
  408c4c:	bl	402a10 <ferror@plt>
  408c50:	mov	w22, w0
  408c54:	mov	x0, x21
  408c58:	bl	402550 <fclose@plt>
  408c5c:	orr	w8, w0, w22
  408c60:	cmp	w8, #0x0
  408c64:	csel	w20, w20, w19, eq  // eq = none
  408c68:	mov	w0, w20
  408c6c:	bl	402420 <exit@plt>
  408c70:	sub	sp, sp, #0x40
  408c74:	stp	x29, x30, [sp, #16]
  408c78:	stp	x22, x21, [sp, #32]
  408c7c:	stp	x20, x19, [sp, #48]
  408c80:	add	x29, sp, #0x10
  408c84:	mov	x21, x1
  408c88:	mov	x19, x0
  408c8c:	bl	402400 <strlen@plt>
  408c90:	mov	x20, x0
  408c94:	cbz	x21, 408c9c <ferror@plt+0x628c>
  408c98:	str	x20, [x21]
  408c9c:	mov	x22, xzr
  408ca0:	mov	x21, xzr
  408ca4:	str	xzr, [sp, #8]
  408ca8:	b	408ccc <ferror@plt+0x62bc>
  408cac:	ldr	w8, [sp, #4]
  408cb0:	add	x22, x0, x22
  408cb4:	mov	w0, w8
  408cb8:	bl	402580 <wcwidth@plt>
  408cbc:	bic	w8, w0, w0, asr #31
  408cc0:	add	x21, x21, x8
  408cc4:	lsr	w8, w0, #31
  408cc8:	cbnz	w8, 408cf8 <ferror@plt+0x62e8>
  408ccc:	subs	x2, x20, x22
  408cd0:	b.ls	408d00 <ferror@plt+0x62f0>  // b.plast
  408cd4:	add	x1, x19, x22
  408cd8:	add	x0, sp, #0x4
  408cdc:	add	x3, sp, #0x8
  408ce0:	bl	402380 <mbrtowc@plt>
  408ce4:	sub	x8, x0, #0x1
  408ce8:	cmp	x8, x20
  408cec:	b.cc	408cac <ferror@plt+0x629c>  // b.lo, b.ul, b.last
  408cf0:	mov	w8, #0x1                   	// #1
  408cf4:	cbz	w8, 408ccc <ferror@plt+0x62bc>
  408cf8:	mov	x0, #0xffffffffffffffff    	// #-1
  408cfc:	b	408d10 <ferror@plt+0x6300>
  408d00:	add	x0, sp, #0x8
  408d04:	bl	402700 <mbsinit@plt>
  408d08:	cmp	w0, #0x0
  408d0c:	csinv	x0, x21, xzr, ne  // ne = any
  408d10:	ldp	x20, x19, [sp, #48]
  408d14:	ldp	x22, x21, [sp, #32]
  408d18:	ldp	x29, x30, [sp, #16]
  408d1c:	add	sp, sp, #0x40
  408d20:	ret
  408d24:	stp	x29, x30, [sp, #-32]!
  408d28:	mov	x29, sp
  408d2c:	str	x19, [sp, #16]
  408d30:	mov	w19, w1
  408d34:	add	x1, x29, #0x18
  408d38:	bl	408c70 <ferror@plt+0x6260>
  408d3c:	cmn	x0, #0x1
  408d40:	b.eq	408d70 <ferror@plt+0x6360>  // b.none
  408d44:	sxtw	x8, w19
  408d48:	cmp	x0, x8
  408d4c:	b.ls	408d58 <ferror@plt+0x6348>  // b.plast
  408d50:	mov	w0, wzr
  408d54:	b	408d70 <ferror@plt+0x6360>
  408d58:	b.cs	408d6c <ferror@plt+0x635c>  // b.hs, b.nlast
  408d5c:	ldr	x9, [x29, #24]
  408d60:	sub	x8, x8, x0
  408d64:	add	x8, x8, x9
  408d68:	str	x8, [x29, #24]
  408d6c:	ldr	w0, [x29, #24]
  408d70:	ldr	x19, [sp, #16]
  408d74:	ldp	x29, x30, [sp], #32
  408d78:	ret
  408d7c:	stp	x29, x30, [sp, #-16]!
  408d80:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  408d84:	ldrb	w8, [x8, #1128]
  408d88:	mov	x29, sp
  408d8c:	cbz	w8, 408d9c <ferror@plt+0x638c>
  408d90:	bl	408dd0 <ferror@plt+0x63c0>
  408d94:	ldp	x29, x30, [sp], #16
  408d98:	ret
  408d9c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408da0:	ldr	x8, [x8, #3040]
  408da4:	cmp	x8, #0x2
  408da8:	b.cc	408dc8 <ferror@plt+0x63b8>  // b.lo, b.ul, b.last
  408dac:	bl	405fb4 <ferror@plt+0x35a4>
  408db0:	cmp	w0, #0x2
  408db4:	b.hi	408dc4 <ferror@plt+0x63b4>  // b.pmore
  408db8:	bl	408ec8 <ferror@plt+0x64b8>
  408dbc:	ldp	x29, x30, [sp], #16
  408dc0:	ret
  408dc4:	bl	409014 <ferror@plt+0x6604>
  408dc8:	ldp	x29, x30, [sp], #16
  408dcc:	ret
  408dd0:	stp	x29, x30, [sp, #-64]!
  408dd4:	str	x28, [sp, #16]
  408dd8:	stp	x22, x21, [sp, #32]
  408ddc:	stp	x20, x19, [sp, #48]
  408de0:	mov	x29, sp
  408de4:	sub	sp, sp, #0x410
  408de8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408dec:	ldr	w1, [x8, #3096]
  408df0:	add	x0, sp, #0x10
  408df4:	mov	w2, wzr
  408df8:	bl	40a304 <ferror@plt+0x78f4>
  408dfc:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e00:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e04:	ldr	x21, [x10, #3064]
  408e08:	ldr	x22, [x11, #3072]
  408e0c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e10:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e14:	ldr	x19, [x8, #3048]
  408e18:	ldr	x20, [x9, #3056]
  408e1c:	mov	x0, x21
  408e20:	mov	x1, x22
  408e24:	bl	40a3e8 <ferror@plt+0x79d8>
  408e28:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e2c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e30:	ldr	x7, [x8, #3080]
  408e34:	ldr	x8, [x9, #3040]
  408e38:	mov	x5, x0
  408e3c:	adrp	x0, 40d000 <ferror@plt+0xa5f0>
  408e40:	add	x0, x0, #0xec1
  408e44:	add	x6, sp, #0x10
  408e48:	mov	x1, x19
  408e4c:	mov	x2, x20
  408e50:	mov	x3, x21
  408e54:	mov	x4, x22
  408e58:	str	x8, [sp]
  408e5c:	bl	402940 <printf@plt>
  408e60:	bl	405fb4 <ferror@plt+0x35a4>
  408e64:	cmp	w0, #0x4
  408e68:	b.cc	408ea8 <ferror@plt+0x6498>  // b.lo, b.ul, b.last
  408e6c:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408e70:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  408e74:	ldr	x1, [x8, #3088]
  408e78:	ldrb	w8, [x9, #1056]
  408e7c:	adrp	x10, 41f000 <ferror@plt+0x1c5f0>
  408e80:	ldr	w3, [x10, #1048]
  408e84:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  408e88:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  408e8c:	add	x9, x9, #0xef1
  408e90:	add	x10, x10, #0xef5
  408e94:	cmp	w8, #0x0
  408e98:	adrp	x0, 40d000 <ferror@plt+0xa5f0>
  408e9c:	csel	x2, x10, x9, eq  // eq = none
  408ea0:	add	x0, x0, #0xee6
  408ea4:	bl	402940 <printf@plt>
  408ea8:	mov	w0, #0xa                   	// #10
  408eac:	bl	402970 <putchar@plt>
  408eb0:	add	sp, sp, #0x410
  408eb4:	ldp	x20, x19, [sp, #48]
  408eb8:	ldp	x22, x21, [sp, #32]
  408ebc:	ldr	x28, [sp, #16]
  408ec0:	ldp	x29, x30, [sp], #64
  408ec4:	ret
  408ec8:	stp	x29, x30, [sp, #-64]!
  408ecc:	stp	x28, x23, [sp, #16]
  408ed0:	stp	x22, x21, [sp, #32]
  408ed4:	stp	x20, x19, [sp, #48]
  408ed8:	mov	x29, sp
  408edc:	sub	sp, sp, #0x450
  408ee0:	movi	v0.16b, #0x2d
  408ee4:	sub	x0, x29, #0x50
  408ee8:	stp	q0, q0, [x29, #-32]
  408eec:	stp	q0, q0, [x29, #-64]
  408ef0:	stur	q0, [x29, #-80]
  408ef4:	sturb	wzr, [x29, #-1]
  408ef8:	bl	402730 <puts@plt>
  408efc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408f00:	ldr	w1, [x8, #3096]
  408f04:	mov	x0, sp
  408f08:	mov	w2, wzr
  408f0c:	bl	40a304 <ferror@plt+0x78f4>
  408f10:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408f14:	ldr	x0, [x8, #3048]
  408f18:	mov	w1, wzr
  408f1c:	bl	4086d4 <ferror@plt+0x5cc4>
  408f20:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408f24:	ldr	x8, [x8, #3056]
  408f28:	mov	x19, x0
  408f2c:	mov	w1, #0x1                   	// #1
  408f30:	mov	x0, x8
  408f34:	bl	4086d4 <ferror@plt+0x5cc4>
  408f38:	adrp	x22, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408f3c:	ldr	x8, [x22, #3064]
  408f40:	mov	x20, x0
  408f44:	mov	w2, #0x4                   	// #4
  408f48:	mov	w4, #0x2                   	// #2
  408f4c:	mov	x0, x8
  408f50:	mov	w1, wzr
  408f54:	mov	w3, wzr
  408f58:	bl	4087ac <ferror@plt+0x5d9c>
  408f5c:	adrp	x23, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408f60:	ldr	x8, [x23, #3072]
  408f64:	mov	x21, x0
  408f68:	mov	w2, #0x4                   	// #4
  408f6c:	mov	w4, #0x3                   	// #3
  408f70:	mov	x0, x8
  408f74:	mov	w1, wzr
  408f78:	mov	w3, wzr
  408f7c:	bl	4087ac <ferror@plt+0x5d9c>
  408f80:	ldr	x8, [x22, #3064]
  408f84:	ldr	x1, [x23, #3072]
  408f88:	mov	x22, x0
  408f8c:	mov	x0, x8
  408f90:	bl	40a3e8 <ferror@plt+0x79d8>
  408f94:	mov	x5, x0
  408f98:	adrp	x0, 40d000 <ferror@plt+0xa5f0>
  408f9c:	add	x0, x0, #0xf03
  408fa0:	mov	x6, sp
  408fa4:	mov	x1, x19
  408fa8:	mov	x2, x20
  408fac:	mov	x3, x21
  408fb0:	mov	x4, x22
  408fb4:	bl	402940 <printf@plt>
  408fb8:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  408fbc:	ldr	x3, [x19, #3040]
  408fc0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  408fc4:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  408fc8:	add	x1, x1, #0xf23
  408fcc:	add	x2, x2, #0xf2c
  408fd0:	mov	w4, #0x5                   	// #5
  408fd4:	mov	x0, xzr
  408fd8:	bl	402820 <dcngettext@plt>
  408fdc:	ldr	x8, [x19, #3040]
  408fe0:	mov	x19, x0
  408fe4:	mov	w1, wzr
  408fe8:	mov	x0, x8
  408fec:	bl	4086d4 <ferror@plt+0x5cc4>
  408ff0:	mov	x1, x0
  408ff4:	mov	x0, x19
  408ff8:	bl	402940 <printf@plt>
  408ffc:	add	sp, sp, #0x450
  409000:	ldp	x20, x19, [sp, #48]
  409004:	ldp	x22, x21, [sp, #32]
  409008:	ldp	x28, x23, [sp, #16]
  40900c:	ldp	x29, x30, [sp], #64
  409010:	ret
  409014:	stp	x29, x30, [sp, #-32]!
  409018:	mov	w0, #0xa                   	// #10
  40901c:	str	x19, [sp, #16]
  409020:	mov	x29, sp
  409024:	bl	402970 <putchar@plt>
  409028:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40902c:	add	x1, x1, #0xf36
  409030:	mov	w2, #0x5                   	// #5
  409034:	mov	x0, xzr
  409038:	bl	4028c0 <dcgettext@plt>
  40903c:	bl	402730 <puts@plt>
  409040:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  409044:	add	x1, x1, #0xf3e
  409048:	mov	w2, #0x5                   	// #5
  40904c:	mov	x0, xzr
  409050:	bl	4028c0 <dcgettext@plt>
  409054:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409058:	ldr	x8, [x8, #3040]
  40905c:	mov	x19, x0
  409060:	mov	w1, wzr
  409064:	mov	x0, x8
  409068:	bl	4086d4 <ferror@plt+0x5cc4>
  40906c:	mov	x1, x0
  409070:	mov	x0, x19
  409074:	bl	402940 <printf@plt>
  409078:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40907c:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409080:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409084:	adrp	x11, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409088:	adrp	x12, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40908c:	adrp	x13, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409090:	ldr	x0, [x8, #3048]
  409094:	ldr	x1, [x9, #3056]
  409098:	ldr	x2, [x10, #3064]
  40909c:	ldr	x3, [x11, #3072]
  4090a0:	ldr	w4, [x12, #3096]
  4090a4:	ldr	x5, [x13, #3080]
  4090a8:	bl	40a44c <ferror@plt+0x7a3c>
  4090ac:	bl	405fb4 <ferror@plt+0x35a4>
  4090b0:	cmp	w0, #0x4
  4090b4:	b.cc	40917c <ferror@plt+0x676c>  // b.lo, b.ul, b.last
  4090b8:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4090bc:	add	x1, x1, #0xf58
  4090c0:	mov	w2, #0x5                   	// #5
  4090c4:	mov	x0, xzr
  4090c8:	bl	4028c0 <dcgettext@plt>
  4090cc:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  4090d0:	ldr	x8, [x8, #3088]
  4090d4:	mov	x19, x0
  4090d8:	mov	x0, x8
  4090dc:	bl	4086c4 <ferror@plt+0x5cb4>
  4090e0:	mov	w1, wzr
  4090e4:	bl	4086d4 <ferror@plt+0x5cc4>
  4090e8:	mov	x1, x0
  4090ec:	mov	x0, x19
  4090f0:	bl	402940 <printf@plt>
  4090f4:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4090f8:	add	x1, x1, #0xf76
  4090fc:	mov	w2, #0x5                   	// #5
  409100:	mov	x0, xzr
  409104:	bl	4028c0 <dcgettext@plt>
  409108:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40910c:	ldrb	w8, [x8, #1056]
  409110:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  409114:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  409118:	add	x9, x9, #0xf90
  40911c:	add	x10, x10, #0xf94
  409120:	cmp	w8, #0x0
  409124:	mov	x19, x0
  409128:	csel	x1, x10, x9, eq  // eq = none
  40912c:	mov	w2, #0x5                   	// #5
  409130:	mov	x0, xzr
  409134:	bl	4028c0 <dcgettext@plt>
  409138:	mov	x1, x0
  40913c:	mov	x0, x19
  409140:	bl	402940 <printf@plt>
  409144:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  409148:	add	x1, x1, #0xf97
  40914c:	mov	w2, #0x5                   	// #5
  409150:	mov	x0, xzr
  409154:	bl	4028c0 <dcgettext@plt>
  409158:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40915c:	ldr	w8, [x8, #1048]
  409160:	mov	x19, x0
  409164:	mov	w0, w8
  409168:	bl	40a608 <ferror@plt+0x7bf8>
  40916c:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409170:	add	x1, x1, #0xb38
  409174:	mov	x0, x19
  409178:	bl	402940 <printf@plt>
  40917c:	ldr	x19, [sp, #16]
  409180:	ldp	x29, x30, [sp], #32
  409184:	ret
  409188:	sub	sp, sp, #0x40
  40918c:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  409190:	ldr	w8, [x8, #1140]
  409194:	stp	x29, x30, [sp, #32]
  409198:	str	x19, [sp, #48]
  40919c:	add	x29, sp, #0x20
  4091a0:	cmp	w8, #0x2
  4091a4:	b.cs	40929c <ferror@plt+0x688c>  // b.hs, b.nlast
  4091a8:	mov	x19, x0
  4091ac:	bl	405fcc <ferror@plt+0x35bc>
  4091b0:	adrp	x8, 40a000 <ferror@plt+0x75f0>
  4091b4:	add	x8, x8, #0xc64
  4091b8:	cmp	x19, x8
  4091bc:	b.eq	409224 <ferror@plt+0x6814>  // b.none
  4091c0:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  4091c4:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  4091c8:	mov	w10, #0x1                   	// #1
  4091cc:	mov	x0, x19
  4091d0:	strb	wzr, [x8, #1116]
  4091d4:	strb	w10, [x9, #1120]
  4091d8:	bl	40475c <ferror@plt+0x1d4c>
  4091dc:	cbz	x0, 40928c <ferror@plt+0x687c>
  4091e0:	adrp	x8, 40e000 <ferror@plt+0xb5f0>
  4091e4:	add	x8, x8, #0x360
  4091e8:	ldp	q0, q1, [x8]
  4091ec:	mov	x19, x0
  4091f0:	mov	x0, sp
  4091f4:	mov	x1, x19
  4091f8:	stp	q0, q1, [sp]
  4091fc:	bl	4092b4 <ferror@plt+0x68a4>
  409200:	tbnz	w0, #0, 409280 <ferror@plt+0x6870>
  409204:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  409208:	ldrb	w8, [x8, #1128]
  40920c:	cbz	w8, 409240 <ferror@plt+0x6830>
  409210:	mov	x0, sp
  409214:	mov	x1, x19
  409218:	bl	409690 <ferror@plt+0x6c80>
  40921c:	tbz	w0, #0, 40926c <ferror@plt+0x685c>
  409220:	b	409274 <ferror@plt+0x6864>
  409224:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  409228:	add	x1, x1, #0xe8d
  40922c:	mov	w2, #0x5                   	// #5
  409230:	mov	x0, xzr
  409234:	bl	4028c0 <dcgettext@plt>
  409238:	bl	406ce0 <ferror@plt+0x42d0>
  40923c:	b	40928c <ferror@plt+0x687c>
  409240:	bl	405fb4 <ferror@plt+0x35a4>
  409244:	cmp	w0, #0x2
  409248:	b.hi	40925c <ferror@plt+0x684c>  // b.pmore
  40924c:	mov	x0, sp
  409250:	mov	x1, x19
  409254:	bl	409970 <ferror@plt+0x6f60>
  409258:	b	40926c <ferror@plt+0x685c>
  40925c:	mov	x0, sp
  409260:	mov	x1, x19
  409264:	bl	409b40 <ferror@plt+0x7130>
  409268:	tbnz	w0, #0, 409274 <ferror@plt+0x6864>
  40926c:	mov	x0, sp
  409270:	bl	40a204 <ferror@plt+0x77f4>
  409274:	ldr	x0, [sp]
  409278:	mov	x1, xzr
  40927c:	bl	402710 <lzma_index_end@plt>
  409280:	mov	x0, x19
  409284:	mov	w1, wzr
  409288:	bl	404d78 <ferror@plt+0x2368>
  40928c:	ldr	x19, [sp, #48]
  409290:	ldp	x29, x30, [sp, #32]
  409294:	add	sp, sp, #0x40
  409298:	ret
  40929c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  4092a0:	add	x1, x1, #0xe4f
  4092a4:	mov	w2, #0x5                   	// #5
  4092a8:	mov	x0, xzr
  4092ac:	bl	4028c0 <dcgettext@plt>
  4092b0:	bl	406d68 <ferror@plt+0x4358>
  4092b4:	stp	x29, x30, [sp, #-96]!
  4092b8:	stp	x28, x27, [sp, #16]
  4092bc:	stp	x26, x25, [sp, #32]
  4092c0:	stp	x24, x23, [sp, #48]
  4092c4:	stp	x22, x21, [sp, #64]
  4092c8:	stp	x20, x19, [sp, #80]
  4092cc:	mov	x29, sp
  4092d0:	sub	sp, sp, #0x2, lsl #12
  4092d4:	sub	sp, sp, #0x110
  4092d8:	ldr	x22, [x1, #88]
  4092dc:	mov	x20, x1
  4092e0:	cmp	x22, #0x0
  4092e4:	b.le	4092fc <ferror@plt+0x68ec>
  4092e8:	cmp	x22, #0x17
  4092ec:	b.gt	40931c <ferror@plt+0x690c>
  4092f0:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  4092f4:	add	x1, x1, #0x95
  4092f8:	b	409304 <ferror@plt+0x68f4>
  4092fc:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  409300:	add	x1, x1, #0x83
  409304:	mov	w2, #0x5                   	// #5
  409308:	mov	x0, xzr
  40930c:	bl	4028c0 <dcgettext@plt>
  409310:	ldr	x1, [x20]
  409314:	bl	406ce0 <ferror@plt+0x42d0>
  409318:	b	409650 <ferror@plt+0x6c40>
  40931c:	add	x8, sp, #0x108
  409320:	adrp	x23, 40b000 <ferror@plt+0x85f0>
  409324:	mov	x21, x0
  409328:	mov	x19, xzr
  40932c:	movi	v0.2d, #0x0
  409330:	add	x23, x23, #0x50c
  409334:	orr	x28, x8, #0x4
  409338:	str	xzr, [sp, #144]
  40933c:	str	xzr, [sp, #8]
  409340:	stp	q0, q0, [sp, #112]
  409344:	stp	q0, q0, [sp, #80]
  409348:	stp	q0, q0, [sp, #48]
  40934c:	stp	q0, q0, [sp, #16]
  409350:	cmp	x22, #0x17
  409354:	b.le	409610 <ferror@plt+0x6c00>
  409358:	mov	x24, xzr
  40935c:	sub	x22, x22, #0xc
  409360:	b	40936c <ferror@plt+0x695c>
  409364:	mov	w9, wzr
  409368:	tbz	w9, #0, 4093d4 <ferror@plt+0x69c4>
  40936c:	cmp	x22, #0xb
  409370:	b.le	409410 <ferror@plt+0x6a00>
  409374:	add	x1, sp, #0x108
  409378:	mov	w2, #0xc                   	// #12
  40937c:	mov	x0, x20
  409380:	mov	x3, x22
  409384:	bl	4055b4 <ferror@plt+0x2ba4>
  409388:	tbnz	w0, #0, 40942c <ferror@plt+0x6a1c>
  40938c:	ldr	w8, [sp, #272]
  409390:	cbnz	w8, 409364 <ferror@plt+0x6954>
  409394:	mov	x9, xzr
  409398:	add	x8, x24, #0xc
  40939c:	sub	x10, x22, #0xc
  4093a0:	cmn	x9, #0x8
  4093a4:	b.eq	4093c4 <ferror@plt+0x69b4>  // b.none
  4093a8:	ldr	w11, [x28, x9]
  4093ac:	add	x24, x24, #0x4
  4093b0:	sub	x9, x9, #0x4
  4093b4:	cbz	w11, 4093a0 <ferror@plt+0x6990>
  4093b8:	add	x22, x22, x9
  4093bc:	mov	w9, #0x1                   	// #1
  4093c0:	b	409368 <ferror@plt+0x6958>
  4093c4:	mov	w9, #0x1                   	// #1
  4093c8:	mov	x22, x10
  4093cc:	mov	x24, x8
  4093d0:	b	409368 <ferror@plt+0x6958>
  4093d4:	add	x0, sp, #0x98
  4093d8:	add	x1, sp, #0x108
  4093dc:	bl	402900 <lzma_stream_footer_decode@plt>
  4093e0:	cbz	w0, 4093ec <ferror@plt+0x69dc>
  4093e4:	ldr	x24, [x20]
  4093e8:	b	409418 <ferror@plt+0x6a08>
  4093ec:	ldr	w8, [sp, #152]
  4093f0:	cbz	w8, 409400 <ferror@plt+0x69f0>
  4093f4:	ldr	x24, [x20]
  4093f8:	mov	w0, #0x8                   	// #8
  4093fc:	b	409418 <ferror@plt+0x6a08>
  409400:	ldr	x27, [sp, #160]
  409404:	add	x8, x27, #0xc
  409408:	cmp	x22, x8
  40940c:	b.cs	409440 <ferror@plt+0x6a30>  // b.hs, b.nlast
  409410:	ldr	x24, [x20]
  409414:	mov	w0, #0x9                   	// #9
  409418:	bl	406e08 <ferror@plt+0x43f8>
  40941c:	mov	x2, x0
  409420:	mov	x0, x23
  409424:	mov	x1, x24
  409428:	bl	406ce0 <ferror@plt+0x42d0>
  40942c:	mov	w8, wzr
  409430:	cbz	w8, 409630 <ferror@plt+0x6c20>
  409434:	cmp	x22, #0x0
  409438:	b.gt	409350 <ferror@plt+0x6940>
  40943c:	b	409678 <ferror@plt+0x6c68>
  409440:	mov	w0, #0x3                   	// #3
  409444:	bl	4058e0 <ferror@plt+0x2ed0>
  409448:	mov	x26, x0
  40944c:	cbz	x19, 409468 <ferror@plt+0x6a58>
  409450:	mov	x0, x19
  409454:	bl	4028e0 <lzma_index_memused@plt>
  409458:	subs	x26, x26, x0
  40945c:	b.cc	40968c <ferror@plt+0x6c7c>  // b.lo, b.ul, b.last
  409460:	mov	x25, x0
  409464:	b	40946c <ferror@plt+0x6a5c>
  409468:	mov	x25, xzr
  40946c:	add	x0, sp, #0x10
  409470:	add	x1, sp, #0x8
  409474:	mov	x2, x26
  409478:	sub	x22, x22, x27
  40947c:	bl	4024e0 <lzma_index_decoder@plt>
  409480:	cbnz	w0, 4093e4 <ferror@plt+0x69d4>
  409484:	cmp	x27, #0x2, lsl #12
  409488:	mov	w8, #0x2000                	// #8192
  40948c:	csel	x2, x27, x8, cc  // cc = lo, ul, last
  409490:	add	x1, sp, #0x108
  409494:	mov	x0, x20
  409498:	mov	x3, x22
  40949c:	str	x2, [sp, #24]
  4094a0:	bl	4055b4 <ferror@plt+0x2ba4>
  4094a4:	tbnz	w0, #0, 40942c <ferror@plt+0x6a1c>
  4094a8:	ldr	x8, [sp, #24]
  4094ac:	add	x0, sp, #0x10
  4094b0:	mov	w1, wzr
  4094b4:	add	x22, x8, x22
  4094b8:	sub	x27, x27, x8
  4094bc:	add	x8, sp, #0x108
  4094c0:	str	x8, [sp, #16]
  4094c4:	bl	402440 <lzma_code@plt>
  4094c8:	cbz	w0, 409484 <ferror@plt+0x6a74>
  4094cc:	mov	w26, w0
  4094d0:	cmp	w0, #0x1
  4094d4:	b.ne	4094ec <ferror@plt+0x6adc>  // b.any
  4094d8:	ldr	x8, [sp, #24]
  4094dc:	orr	x8, x8, x27
  4094e0:	cmp	x8, #0x0
  4094e4:	mov	w8, #0x9                   	// #9
  4094e8:	csinc	w26, w8, wzr, ne  // ne = any
  4094ec:	cmp	w26, #0x1
  4094f0:	b.eq	409540 <ferror@plt+0x6b30>  // b.none
  4094f4:	cmp	w26, #0xa
  4094f8:	b.ne	409500 <ferror@plt+0x6af0>  // b.any
  4094fc:	mov	w26, #0x9                   	// #9
  409500:	ldr	x24, [x20]
  409504:	mov	w0, w26
  409508:	bl	406e08 <ferror@plt+0x43f8>
  40950c:	mov	x2, x0
  409510:	mov	x0, x23
  409514:	mov	x1, x24
  409518:	bl	406ce0 <ferror@plt+0x42d0>
  40951c:	cmp	w26, #0x6
  409520:	b.ne	40942c <ferror@plt+0x6a1c>  // b.any
  409524:	add	x0, sp, #0x10
  409528:	bl	402570 <lzma_memusage@plt>
  40952c:	adds	x8, x0, x25
  409530:	csinv	x1, x8, xzr, cc  // cc = lo, ul, last
  409534:	mov	w0, #0x1                   	// #1
  409538:	bl	406eb4 <ferror@plt+0x44a4>
  40953c:	b	40942c <ferror@plt+0x6a1c>
  409540:	ldr	x8, [sp, #160]
  409544:	ldr	x0, [sp, #8]
  409548:	sub	x8, x22, x8
  40954c:	sub	x25, x8, #0xc
  409550:	bl	402370 <lzma_index_total_size@plt>
  409554:	subs	x22, x25, x0
  409558:	b.cs	409584 <ferror@plt+0x6b74>  // b.hs, b.nlast
  40955c:	ldr	x22, [x20]
  409560:	mov	w0, #0x9                   	// #9
  409564:	bl	406e08 <ferror@plt+0x43f8>
  409568:	mov	x2, x0
  40956c:	mov	x0, x23
  409570:	mov	x1, x22
  409574:	bl	406ce0 <ferror@plt+0x42d0>
  409578:	mov	w8, wzr
  40957c:	mov	x22, x25
  409580:	b	409430 <ferror@plt+0x6a20>
  409584:	add	x1, sp, #0x108
  409588:	mov	w2, #0xc                   	// #12
  40958c:	mov	x0, x20
  409590:	mov	x3, x22
  409594:	bl	4055b4 <ferror@plt+0x2ba4>
  409598:	tbnz	w0, #0, 40942c <ferror@plt+0x6a1c>
  40959c:	add	x0, sp, #0xd0
  4095a0:	add	x1, sp, #0x108
  4095a4:	bl	402540 <lzma_stream_header_decode@plt>
  4095a8:	cbnz	w0, 4093e4 <ferror@plt+0x69d4>
  4095ac:	add	x0, sp, #0xd0
  4095b0:	add	x1, sp, #0x98
  4095b4:	bl	4023a0 <lzma_stream_flags_compare@plt>
  4095b8:	cbnz	w0, 4093e4 <ferror@plt+0x69d4>
  4095bc:	ldr	x0, [sp, #8]
  4095c0:	add	x1, sp, #0x98
  4095c4:	bl	402460 <lzma_index_stream_flags@plt>
  4095c8:	cbnz	w0, 40968c <ferror@plt+0x6c7c>
  4095cc:	ldr	x0, [sp, #8]
  4095d0:	mov	x1, x24
  4095d4:	bl	4023d0 <lzma_index_stream_padding@plt>
  4095d8:	cbnz	w0, 40968c <ferror@plt+0x6c7c>
  4095dc:	cbz	x19, 4095f4 <ferror@plt+0x6be4>
  4095e0:	ldr	x0, [sp, #8]
  4095e4:	mov	x1, x19
  4095e8:	mov	x2, xzr
  4095ec:	bl	402470 <lzma_index_cat@plt>
  4095f0:	cbnz	w0, 4093e4 <ferror@plt+0x69d4>
  4095f4:	ldr	x19, [sp, #8]
  4095f8:	str	xzr, [sp, #8]
  4095fc:	ldr	x8, [x21, #8]
  409600:	add	x8, x8, x24
  409604:	str	x8, [x21, #8]
  409608:	mov	w8, #0x1                   	// #1
  40960c:	b	409430 <ferror@plt+0x6a20>
  409610:	ldr	x20, [x20]
  409614:	mov	w0, #0x9                   	// #9
  409618:	bl	406e08 <ferror@plt+0x43f8>
  40961c:	mov	x2, x0
  409620:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  409624:	add	x0, x0, #0x50c
  409628:	mov	x1, x20
  40962c:	bl	406ce0 <ferror@plt+0x42d0>
  409630:	add	x0, sp, #0x10
  409634:	bl	402790 <lzma_end@plt>
  409638:	mov	x0, x19
  40963c:	mov	x1, xzr
  409640:	bl	402710 <lzma_index_end@plt>
  409644:	ldr	x0, [sp, #8]
  409648:	mov	x1, xzr
  40964c:	bl	402710 <lzma_index_end@plt>
  409650:	mov	w0, #0x1                   	// #1
  409654:	add	sp, sp, #0x2, lsl #12
  409658:	add	sp, sp, #0x110
  40965c:	ldp	x20, x19, [sp, #80]
  409660:	ldp	x22, x21, [sp, #64]
  409664:	ldp	x24, x23, [sp, #48]
  409668:	ldp	x26, x25, [sp, #32]
  40966c:	ldp	x28, x27, [sp, #16]
  409670:	ldp	x29, x30, [sp], #96
  409674:	ret
  409678:	add	x0, sp, #0x10
  40967c:	bl	402790 <lzma_end@plt>
  409680:	mov	w0, wzr
  409684:	str	x19, [x21]
  409688:	b	409654 <ferror@plt+0x6c44>
  40968c:	bl	406de8 <ferror@plt+0x43d8>
  409690:	stp	x29, x30, [sp, #-96]!
  409694:	stp	x28, x27, [sp, #16]
  409698:	stp	x26, x25, [sp, #32]
  40969c:	stp	x24, x23, [sp, #48]
  4096a0:	stp	x22, x21, [sp, #64]
  4096a4:	stp	x20, x19, [sp, #80]
  4096a8:	mov	x29, sp
  4096ac:	sub	sp, sp, #0x770
  4096b0:	mov	x19, x0
  4096b4:	ldr	x0, [x0]
  4096b8:	mov	x20, x1
  4096bc:	bl	402870 <lzma_index_checks@plt>
  4096c0:	mov	w1, w0
  4096c4:	add	x0, sp, #0x368
  4096c8:	mov	w2, wzr
  4096cc:	bl	40a304 <ferror@plt+0x78f4>
  4096d0:	ldr	x1, [x20]
  4096d4:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  4096d8:	add	x0, x0, #0xba
  4096dc:	str	x20, [sp, #24]
  4096e0:	bl	402940 <printf@plt>
  4096e4:	ldr	x21, [x19]
  4096e8:	mov	x0, x21
  4096ec:	bl	4023f0 <lzma_index_stream_count@plt>
  4096f0:	mov	x22, x0
  4096f4:	mov	x0, x21
  4096f8:	bl	4029d0 <lzma_index_block_count@plt>
  4096fc:	mov	x23, x0
  409700:	mov	x0, x21
  409704:	bl	402530 <lzma_index_file_size@plt>
  409708:	mov	x24, x0
  40970c:	mov	x0, x21
  409710:	bl	402890 <lzma_index_uncompressed_size@plt>
  409714:	mov	x21, x0
  409718:	mov	x0, x24
  40971c:	mov	x1, x21
  409720:	bl	40a3e8 <ferror@plt+0x79d8>
  409724:	ldr	x7, [x19, #8]
  409728:	mov	x5, x0
  40972c:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  409730:	add	x0, x0, #0xc3
  409734:	add	x6, sp, #0x368
  409738:	mov	x1, x22
  40973c:	mov	x2, x23
  409740:	mov	x3, x24
  409744:	mov	x4, x21
  409748:	bl	402940 <printf@plt>
  40974c:	bl	405fb4 <ferror@plt+0x35a4>
  409750:	cmp	w0, #0x3
  409754:	b.cc	409818 <ferror@plt+0x6e08>  // b.lo, b.ul, b.last
  409758:	ldr	x1, [x19]
  40975c:	add	x0, sp, #0x238
  409760:	bl	4023e0 <lzma_index_iter_init@plt>
  409764:	add	x0, sp, #0x238
  409768:	mov	w1, #0x1                   	// #1
  40976c:	bl	4023b0 <lzma_index_iter_next@plt>
  409770:	tst	w0, #0xff
  409774:	b.ne	4097fc <ferror@plt+0x6dec>  // b.any
  409778:	adrp	x28, 40e000 <ferror@plt+0xb5f0>
  40977c:	adrp	x21, 40e000 <ferror@plt+0xb5f0>
  409780:	mov	w20, #0xc                   	// #12
  409784:	add	x28, x28, #0x380
  409788:	add	x21, x21, #0xe3
  40978c:	ldr	x26, [sp, #632]
  409790:	ldr	x27, [sp, #640]
  409794:	ldr	x22, [sp, #600]
  409798:	ldr	x23, [sp, #608]
  40979c:	ldr	x24, [sp, #616]
  4097a0:	ldr	x25, [sp, #624]
  4097a4:	mov	x0, x26
  4097a8:	mov	x1, x27
  4097ac:	bl	40a3e8 <ferror@plt+0x79d8>
  4097b0:	ldr	x8, [sp, #568]
  4097b4:	ldr	x9, [sp, #648]
  4097b8:	mov	x7, x0
  4097bc:	mov	x0, x21
  4097c0:	ldr	w8, [x8, #16]
  4097c4:	mov	x1, x22
  4097c8:	mov	x2, x23
  4097cc:	mov	x3, x24
  4097d0:	madd	x8, x8, x20, x28
  4097d4:	mov	x4, x25
  4097d8:	mov	x5, x26
  4097dc:	mov	x6, x27
  4097e0:	stp	x8, x9, [sp]
  4097e4:	bl	402940 <printf@plt>
  4097e8:	add	x0, sp, #0x238
  4097ec:	mov	w1, #0x1                   	// #1
  4097f0:	bl	4023b0 <lzma_index_iter_next@plt>
  4097f4:	tst	w0, #0xff
  4097f8:	b.eq	40978c <ferror@plt+0x6d7c>  // b.none
  4097fc:	add	x0, sp, #0x238
  409800:	bl	4024d0 <lzma_index_iter_rewind@plt>
  409804:	add	x0, sp, #0x238
  409808:	mov	w1, #0x2                   	// #2
  40980c:	bl	4023b0 <lzma_index_iter_next@plt>
  409810:	tst	w0, #0xff
  409814:	b.eq	409878 <ferror@plt+0x6e68>  // b.none
  409818:	bl	405fb4 <ferror@plt+0x35a4>
  40981c:	cmp	w0, #0x4
  409820:	b.cc	409854 <ferror@plt+0x6e44>  // b.lo, b.ul, b.last
  409824:	ldrb	w8, [x19, #24]
  409828:	ldr	x1, [x19, #16]
  40982c:	ldr	w3, [x19, #28]
  409830:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  409834:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  409838:	add	x9, x9, #0xef1
  40983c:	add	x10, x10, #0xef5
  409840:	cmp	w8, #0x0
  409844:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  409848:	csel	x2, x10, x9, eq  // eq = none
  40984c:	add	x0, x0, #0x14a
  409850:	bl	402940 <printf@plt>
  409854:	mov	w0, wzr
  409858:	add	sp, sp, #0x770
  40985c:	ldp	x20, x19, [sp, #80]
  409860:	ldp	x22, x21, [sp, #64]
  409864:	ldp	x24, x23, [sp, #48]
  409868:	ldp	x26, x25, [sp, #32]
  40986c:	ldp	x28, x27, [sp, #16]
  409870:	ldp	x29, x30, [sp], #96
  409874:	ret
  409878:	add	x8, sp, #0x20
  40987c:	orr	x23, x8, #0x4
  409880:	add	x24, x8, #0x18
  409884:	b	4098a4 <ferror@plt+0x6e94>
  409888:	mov	w0, #0xa                   	// #10
  40988c:	bl	402970 <putchar@plt>
  409890:	add	x0, sp, #0x238
  409894:	mov	w1, #0x2                   	// #2
  409898:	bl	4023b0 <lzma_index_iter_next@plt>
  40989c:	tst	w0, #0xff
  4098a0:	b.ne	409818 <ferror@plt+0x6e08>  // b.any
  4098a4:	bl	405fb4 <ferror@plt+0x35a4>
  4098a8:	cmp	w0, #0x4
  4098ac:	b.cc	4098c8 <ferror@plt+0x6eb8>  // b.lo, b.ul, b.last
  4098b0:	ldr	x0, [sp, #24]
  4098b4:	add	x1, sp, #0x238
  4098b8:	add	x2, sp, #0x20
  4098bc:	mov	x3, x19
  4098c0:	bl	40a6a4 <ferror@plt+0x7c94>
  4098c4:	tbnz	w0, #0, 409968 <ferror@plt+0x6f58>
  4098c8:	ldr	x25, [sp, #752]
  4098cc:	ldr	x21, [sp, #736]
  4098d0:	ldr	x26, [sp, #600]
  4098d4:	ldr	x27, [sp, #688]
  4098d8:	ldr	x28, [sp, #696]
  4098dc:	ldr	x22, [sp, #704]
  4098e0:	ldr	x20, [sp, #712]
  4098e4:	mov	x0, x25
  4098e8:	mov	x1, x21
  4098ec:	bl	40a3e8 <ferror@plt+0x79d8>
  4098f0:	ldr	x8, [sp, #568]
  4098f4:	adrp	x10, 40e000 <ferror@plt+0xb5f0>
  4098f8:	mov	w9, #0xc                   	// #12
  4098fc:	add	x10, x10, #0x380
  409900:	ldr	w8, [x8, #16]
  409904:	mov	x1, x26
  409908:	mov	x2, x20
  40990c:	mov	x3, x27
  409910:	madd	x8, x8, x9, x10
  409914:	stp	x0, x8, [sp]
  409918:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  40991c:	add	x0, x0, #0x10d
  409920:	mov	x4, x28
  409924:	mov	x5, x22
  409928:	mov	x6, x25
  40992c:	mov	x7, x21
  409930:	bl	402940 <printf@plt>
  409934:	bl	405fb4 <ferror@plt+0x35a4>
  409938:	cmp	w0, #0x4
  40993c:	b.cc	409888 <ferror@plt+0x6e78>  // b.lo, b.ul, b.last
  409940:	ldr	w2, [sp, #32]
  409944:	ldp	x4, x5, [sp, #40]
  409948:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  40994c:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409950:	add	x0, x0, #0x135
  409954:	add	x1, x1, #0xb58
  409958:	mov	x3, x23
  40995c:	mov	x6, x24
  409960:	bl	402940 <printf@plt>
  409964:	b	409888 <ferror@plt+0x6e78>
  409968:	mov	w0, #0x1                   	// #1
  40996c:	b	409858 <ferror@plt+0x6e48>
  409970:	stp	x29, x30, [sp, #-96]!
  409974:	stp	x28, x27, [sp, #16]
  409978:	stp	x26, x25, [sp, #32]
  40997c:	stp	x24, x23, [sp, #48]
  409980:	stp	x22, x21, [sp, #64]
  409984:	stp	x20, x19, [sp, #80]
  409988:	mov	x29, sp
  40998c:	sub	sp, sp, #0x440
  409990:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409994:	ldrb	w9, [x8, #3033]
  409998:	mov	x20, x1
  40999c:	mov	x22, x0
  4099a0:	tbnz	w9, #0, 4099c4 <ferror@plt+0x6fb4>
  4099a4:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  4099a8:	mov	w9, #0x1                   	// #1
  4099ac:	add	x1, x1, #0x16e
  4099b0:	mov	w2, #0x5                   	// #5
  4099b4:	mov	x0, xzr
  4099b8:	strb	w9, [x8, #3033]
  4099bc:	bl	4028c0 <dcgettext@plt>
  4099c0:	bl	402730 <puts@plt>
  4099c4:	ldr	x0, [x22]
  4099c8:	bl	402870 <lzma_index_checks@plt>
  4099cc:	mov	w1, w0
  4099d0:	add	x0, sp, #0x38
  4099d4:	mov	w2, wzr
  4099d8:	bl	40a304 <ferror@plt+0x78f4>
  4099dc:	ldr	x0, [x22]
  4099e0:	bl	4023f0 <lzma_index_stream_count@plt>
  4099e4:	mov	w1, wzr
  4099e8:	bl	4086d4 <ferror@plt+0x5cc4>
  4099ec:	ldr	x8, [x22]
  4099f0:	mov	x21, x0
  4099f4:	str	x0, [sp, #48]
  4099f8:	mov	x0, x8
  4099fc:	bl	4029d0 <lzma_index_block_count@plt>
  409a00:	mov	w1, #0x1                   	// #1
  409a04:	bl	4086d4 <ferror@plt+0x5cc4>
  409a08:	ldr	x8, [x22]
  409a0c:	mov	x23, x0
  409a10:	mov	x0, x8
  409a14:	bl	402530 <lzma_index_file_size@plt>
  409a18:	mov	w2, #0x4                   	// #4
  409a1c:	mov	w4, #0x2                   	// #2
  409a20:	mov	w1, wzr
  409a24:	mov	w3, wzr
  409a28:	bl	4087ac <ferror@plt+0x5d9c>
  409a2c:	ldr	x8, [x22]
  409a30:	mov	x28, x0
  409a34:	mov	x0, x8
  409a38:	bl	402890 <lzma_index_uncompressed_size@plt>
  409a3c:	mov	w2, #0x4                   	// #4
  409a40:	mov	w4, #0x3                   	// #3
  409a44:	mov	w1, wzr
  409a48:	mov	w3, wzr
  409a4c:	bl	4087ac <ferror@plt+0x5d9c>
  409a50:	ldr	x24, [x22]
  409a54:	mov	x22, x0
  409a58:	mov	x0, x24
  409a5c:	bl	402530 <lzma_index_file_size@plt>
  409a60:	mov	x25, x0
  409a64:	mov	x0, x24
  409a68:	bl	402890 <lzma_index_uncompressed_size@plt>
  409a6c:	mov	x1, x0
  409a70:	mov	x0, x25
  409a74:	bl	40a3e8 <ferror@plt+0x79d8>
  409a78:	ldr	x19, [x20]
  409a7c:	mov	x20, x0
  409a80:	mov	w1, #0x5                   	// #5
  409a84:	mov	x0, x21
  409a88:	bl	408d24 <ferror@plt+0x6314>
  409a8c:	mov	w24, w0
  409a90:	mov	w1, #0x7                   	// #7
  409a94:	mov	x0, x23
  409a98:	bl	408d24 <ferror@plt+0x6314>
  409a9c:	mov	w25, w0
  409aa0:	mov	w1, #0xb                   	// #11
  409aa4:	mov	x0, x28
  409aa8:	mov	x21, x28
  409aac:	bl	408d24 <ferror@plt+0x6314>
  409ab0:	mov	w26, w0
  409ab4:	mov	w1, #0xb                   	// #11
  409ab8:	mov	x0, x22
  409abc:	bl	408d24 <ferror@plt+0x6314>
  409ac0:	mov	w27, w0
  409ac4:	mov	w1, #0x5                   	// #5
  409ac8:	mov	x0, x20
  409acc:	bl	408d24 <ferror@plt+0x6314>
  409ad0:	mov	w28, w0
  409ad4:	add	x0, sp, #0x38
  409ad8:	mov	w1, #0x7                   	// #7
  409adc:	bl	408d24 <ferror@plt+0x6314>
  409ae0:	ldr	x2, [sp, #48]
  409ae4:	str	w0, [sp, #24]
  409ae8:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  409aec:	add	x8, sp, #0x38
  409af0:	add	x0, x0, #0x1af
  409af4:	mov	w1, w24
  409af8:	mov	w3, w25
  409afc:	mov	x4, x23
  409b00:	mov	w5, w26
  409b04:	mov	x6, x21
  409b08:	mov	w7, w27
  409b0c:	stp	x8, x19, [sp, #32]
  409b10:	str	x20, [sp, #16]
  409b14:	str	w28, [sp, #8]
  409b18:	str	x22, [sp]
  409b1c:	bl	402940 <printf@plt>
  409b20:	add	sp, sp, #0x440
  409b24:	ldp	x20, x19, [sp, #80]
  409b28:	ldp	x22, x21, [sp, #64]
  409b2c:	ldp	x24, x23, [sp, #48]
  409b30:	ldp	x26, x25, [sp, #32]
  409b34:	ldp	x28, x27, [sp, #16]
  409b38:	ldp	x29, x30, [sp], #96
  409b3c:	ret
  409b40:	stp	x29, x30, [sp, #-96]!
  409b44:	stp	x28, x27, [sp, #16]
  409b48:	stp	x26, x25, [sp, #32]
  409b4c:	stp	x24, x23, [sp, #48]
  409b50:	stp	x22, x21, [sp, #64]
  409b54:	stp	x20, x19, [sp, #80]
  409b58:	mov	x29, sp
  409b5c:	sub	sp, sp, #0x390
  409b60:	ldr	x21, [x0]
  409b64:	mov	x19, x0
  409b68:	str	x1, [sp, #48]
  409b6c:	mov	x0, x21
  409b70:	bl	4023f0 <lzma_index_stream_count@plt>
  409b74:	mov	x22, x0
  409b78:	mov	x0, x21
  409b7c:	bl	4029d0 <lzma_index_block_count@plt>
  409b80:	mov	x23, x0
  409b84:	mov	x0, x21
  409b88:	bl	402530 <lzma_index_file_size@plt>
  409b8c:	mov	x24, x0
  409b90:	mov	x0, x21
  409b94:	bl	402890 <lzma_index_uncompressed_size@plt>
  409b98:	mov	x25, x0
  409b9c:	mov	x0, x21
  409ba0:	bl	402870 <lzma_index_checks@plt>
  409ba4:	ldr	x5, [x19, #8]
  409ba8:	mov	w4, w0
  409bac:	mov	x0, x22
  409bb0:	mov	x1, x23
  409bb4:	mov	x2, x24
  409bb8:	mov	x3, x25
  409bbc:	bl	40a44c <ferror@plt+0x7a3c>
  409bc0:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  409bc4:	add	x1, x1, #0x1d0
  409bc8:	mov	w2, #0x5                   	// #5
  409bcc:	mov	x0, xzr
  409bd0:	bl	4028c0 <dcgettext@plt>
  409bd4:	bl	402730 <puts@plt>
  409bd8:	ldr	x1, [x19]
  409bdc:	add	x0, sp, #0x258
  409be0:	str	x19, [sp, #56]
  409be4:	bl	4023e0 <lzma_index_iter_init@plt>
  409be8:	add	x0, sp, #0x258
  409bec:	mov	w1, #0x1                   	// #1
  409bf0:	bl	4023b0 <lzma_index_iter_next@plt>
  409bf4:	tst	w0, #0xff
  409bf8:	b.eq	409c04 <ferror@plt+0x71f4>  // b.none
  409bfc:	mov	w19, wzr
  409c00:	b	409ddc <ferror@plt+0x73cc>
  409c04:	mov	w22, wzr
  409c08:	ldr	x0, [sp, #632]
  409c0c:	mov	w1, wzr
  409c10:	bl	4086d4 <ferror@plt+0x5cc4>
  409c14:	ldr	x8, [sp, #640]
  409c18:	mov	x23, x0
  409c1c:	mov	w1, #0x1                   	// #1
  409c20:	mov	x0, x8
  409c24:	bl	4086d4 <ferror@plt+0x5cc4>
  409c28:	ldr	x8, [sp, #648]
  409c2c:	mov	x24, x0
  409c30:	mov	w1, #0x2                   	// #2
  409c34:	mov	x0, x8
  409c38:	bl	4086d4 <ferror@plt+0x5cc4>
  409c3c:	ldr	x8, [sp, #656]
  409c40:	mov	x25, x0
  409c44:	mov	w1, #0x3                   	// #3
  409c48:	mov	x0, x8
  409c4c:	bl	4086d4 <ferror@plt+0x5cc4>
  409c50:	mov	x26, x0
  409c54:	mov	w1, #0x6                   	// #6
  409c58:	mov	x0, x23
  409c5c:	bl	408d24 <ferror@plt+0x6314>
  409c60:	mov	w27, w0
  409c64:	mov	w1, #0x9                   	// #9
  409c68:	mov	x0, x24
  409c6c:	bl	408d24 <ferror@plt+0x6314>
  409c70:	mov	w28, w0
  409c74:	mov	w1, #0xf                   	// #15
  409c78:	mov	x0, x25
  409c7c:	bl	408d24 <ferror@plt+0x6314>
  409c80:	mov	w20, w0
  409c84:	mov	w1, #0xf                   	// #15
  409c88:	mov	x0, x26
  409c8c:	bl	408d24 <ferror@plt+0x6314>
  409c90:	mov	w7, w0
  409c94:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  409c98:	add	x0, x0, #0x24b
  409c9c:	mov	w1, w27
  409ca0:	mov	x2, x23
  409ca4:	mov	w3, w28
  409ca8:	mov	x4, x24
  409cac:	mov	w5, w20
  409cb0:	mov	x6, x25
  409cb4:	str	x26, [sp]
  409cb8:	bl	402940 <printf@plt>
  409cbc:	ldr	x0, [sp, #664]
  409cc0:	mov	w1, wzr
  409cc4:	bl	4086d4 <ferror@plt+0x5cc4>
  409cc8:	ldr	x8, [sp, #672]
  409ccc:	mov	x23, x0
  409cd0:	mov	w1, #0x1                   	// #1
  409cd4:	mov	x0, x8
  409cd8:	bl	4086d4 <ferror@plt+0x5cc4>
  409cdc:	ldr	x8, [sp, #664]
  409ce0:	ldr	x1, [sp, #672]
  409ce4:	mov	x20, x0
  409ce8:	mov	x0, x8
  409cec:	bl	40a3e8 <ferror@plt+0x79d8>
  409cf0:	ldr	x8, [sp, #600]
  409cf4:	adrp	x10, 40e000 <ferror@plt+0xb5f0>
  409cf8:	mov	w9, #0xc                   	// #12
  409cfc:	add	x10, x10, #0x380
  409d00:	ldr	w8, [x8, #16]
  409d04:	mov	x24, x0
  409d08:	mov	w2, #0x5                   	// #5
  409d0c:	mov	x0, xzr
  409d10:	madd	x1, x8, x9, x10
  409d14:	bl	4028c0 <dcgettext@plt>
  409d18:	ldr	x8, [sp, #680]
  409d1c:	mov	x25, x0
  409d20:	mov	w1, #0x2                   	// #2
  409d24:	mov	x0, x8
  409d28:	bl	4086d4 <ferror@plt+0x5cc4>
  409d2c:	mov	x26, x0
  409d30:	mov	w1, #0xf                   	// #15
  409d34:	mov	x0, x23
  409d38:	bl	408d24 <ferror@plt+0x6314>
  409d3c:	mov	w27, w0
  409d40:	mov	w1, #0xf                   	// #15
  409d44:	mov	x0, x20
  409d48:	bl	408d24 <ferror@plt+0x6314>
  409d4c:	mov	w28, w0
  409d50:	mov	w1, #0x5                   	// #5
  409d54:	mov	x0, x24
  409d58:	bl	408d24 <ferror@plt+0x6314>
  409d5c:	mov	w19, w0
  409d60:	mov	w1, #0xa                   	// #10
  409d64:	mov	x0, x25
  409d68:	bl	408d24 <ferror@plt+0x6314>
  409d6c:	mov	w21, w0
  409d70:	mov	w1, #0x7                   	// #7
  409d74:	mov	x0, x26
  409d78:	bl	408d24 <ferror@plt+0x6314>
  409d7c:	str	w0, [sp, #8]
  409d80:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  409d84:	add	x0, x0, #0x260
  409d88:	mov	w1, w27
  409d8c:	mov	x2, x23
  409d90:	mov	w3, w28
  409d94:	mov	x4, x20
  409d98:	mov	w5, w19
  409d9c:	mov	x6, x24
  409da0:	mov	w7, w21
  409da4:	str	x26, [sp, #16]
  409da8:	str	x25, [sp]
  409dac:	bl	402940 <printf@plt>
  409db0:	ldr	x8, [sp, #600]
  409db4:	ldr	w0, [x8, #16]
  409db8:	bl	402630 <lzma_check_size@plt>
  409dbc:	cmp	w0, w22
  409dc0:	csel	w22, w0, w22, hi  // hi = pmore
  409dc4:	add	x0, sp, #0x258
  409dc8:	mov	w1, #0x1                   	// #1
  409dcc:	bl	4023b0 <lzma_index_iter_next@plt>
  409dd0:	tst	w0, #0xff
  409dd4:	b.eq	409c08 <ferror@plt+0x71f8>  // b.none
  409dd8:	lsl	w19, w22, #1
  409ddc:	bl	405fb4 <ferror@plt+0x35a4>
  409de0:	ldr	x8, [sp, #56]
  409de4:	mov	w21, w0
  409de8:	ldr	x8, [x8]
  409dec:	mov	x0, x8
  409df0:	bl	4029d0 <lzma_index_block_count@plt>
  409df4:	cbz	x0, 409e7c <ferror@plt+0x746c>
  409df8:	cmp	w19, #0x8
  409dfc:	mov	w8, #0x8                   	// #8
  409e00:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  409e04:	csel	w8, w19, w8, hi  // hi = pmore
  409e08:	add	x1, x1, #0x278
  409e0c:	mov	w2, #0x5                   	// #5
  409e10:	mov	x0, xzr
  409e14:	str	w8, [sp, #44]
  409e18:	bl	4028c0 <dcgettext@plt>
  409e1c:	bl	402940 <printf@plt>
  409e20:	cmp	w21, #0x4
  409e24:	b.cc	409e50 <ferror@plt+0x7440>  // b.lo, b.ul, b.last
  409e28:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  409e2c:	add	x1, x1, #0x2e5
  409e30:	mov	w2, #0x5                   	// #5
  409e34:	mov	x0, xzr
  409e38:	bl	4028c0 <dcgettext@plt>
  409e3c:	ldr	w8, [sp, #44]
  409e40:	adrp	x2, 40c000 <ferror@plt+0x95f0>
  409e44:	add	x2, x2, #0x17f
  409e48:	sub	w1, w8, #0x8
  409e4c:	bl	402940 <printf@plt>
  409e50:	mov	w0, #0xa                   	// #10
  409e54:	bl	402970 <putchar@plt>
  409e58:	ldr	x8, [sp, #56]
  409e5c:	add	x0, sp, #0x258
  409e60:	ldr	x1, [x8]
  409e64:	bl	4023e0 <lzma_index_iter_init@plt>
  409e68:	add	x0, sp, #0x258
  409e6c:	mov	w1, #0x2                   	// #2
  409e70:	bl	4023b0 <lzma_index_iter_next@plt>
  409e74:	tst	w0, #0xff
  409e78:	b.eq	409f64 <ferror@plt+0x7554>  // b.none
  409e7c:	cmp	w21, #0x4
  409e80:	b.cc	409f40 <ferror@plt+0x7530>  // b.lo, b.ul, b.last
  409e84:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  409e88:	add	x1, x1, #0xf58
  409e8c:	mov	w2, #0x5                   	// #5
  409e90:	mov	x0, xzr
  409e94:	bl	4028c0 <dcgettext@plt>
  409e98:	ldr	x20, [sp, #56]
  409e9c:	mov	x19, x0
  409ea0:	ldr	x8, [x20, #16]
  409ea4:	mov	x0, x8
  409ea8:	bl	4086c4 <ferror@plt+0x5cb4>
  409eac:	mov	w1, wzr
  409eb0:	bl	4086d4 <ferror@plt+0x5cc4>
  409eb4:	mov	x1, x0
  409eb8:	mov	x0, x19
  409ebc:	bl	402940 <printf@plt>
  409ec0:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  409ec4:	add	x1, x1, #0xf76
  409ec8:	mov	w2, #0x5                   	// #5
  409ecc:	mov	x0, xzr
  409ed0:	bl	4028c0 <dcgettext@plt>
  409ed4:	ldrb	w8, [x20, #24]
  409ed8:	adrp	x9, 40d000 <ferror@plt+0xa5f0>
  409edc:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  409ee0:	add	x9, x9, #0xf90
  409ee4:	add	x10, x10, #0xf94
  409ee8:	cmp	w8, #0x0
  409eec:	mov	x19, x0
  409ef0:	csel	x1, x10, x9, eq  // eq = none
  409ef4:	mov	w2, #0x5                   	// #5
  409ef8:	mov	x0, xzr
  409efc:	bl	4028c0 <dcgettext@plt>
  409f00:	mov	x1, x0
  409f04:	mov	x0, x19
  409f08:	bl	402940 <printf@plt>
  409f0c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  409f10:	add	x1, x1, #0xf97
  409f14:	mov	w2, #0x5                   	// #5
  409f18:	mov	x0, xzr
  409f1c:	bl	4028c0 <dcgettext@plt>
  409f20:	ldr	w8, [x20, #28]
  409f24:	mov	x19, x0
  409f28:	mov	w0, w8
  409f2c:	bl	40a608 <ferror@plt+0x7bf8>
  409f30:	adrp	x1, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  409f34:	add	x1, x1, #0xb38
  409f38:	mov	x0, x19
  409f3c:	bl	402940 <printf@plt>
  409f40:	mov	w0, wzr
  409f44:	add	sp, sp, #0x390
  409f48:	ldp	x20, x19, [sp, #80]
  409f4c:	ldp	x22, x21, [sp, #64]
  409f50:	ldp	x24, x23, [sp, #48]
  409f54:	ldp	x26, x25, [sp, #32]
  409f58:	ldp	x28, x27, [sp, #16]
  409f5c:	ldp	x29, x30, [sp], #96
  409f60:	ret
  409f64:	cmp	w21, #0x3
  409f68:	mov	w8, #0xb                   	// #11
  409f6c:	add	x9, sp, #0x40
  409f70:	csinc	w26, w8, wzr, hi  // hi = pmore
  409f74:	orr	x27, x9, #0x4
  409f78:	add	x8, x9, #0x18
  409f7c:	str	x8, [sp, #32]
  409f80:	b	409fa0 <ferror@plt+0x7590>
  409f84:	mov	w0, #0xa                   	// #10
  409f88:	bl	402970 <putchar@plt>
  409f8c:	add	x0, sp, #0x258
  409f90:	mov	w1, #0x2                   	// #2
  409f94:	bl	4023b0 <lzma_index_iter_next@plt>
  409f98:	tst	w0, #0xff
  409f9c:	b.ne	409e7c <ferror@plt+0x746c>  // b.any
  409fa0:	cmp	w21, #0x4
  409fa4:	b.cc	409fbc <ferror@plt+0x75ac>  // b.lo, b.ul, b.last
  409fa8:	ldp	x0, x3, [sp, #48]
  409fac:	add	x1, sp, #0x258
  409fb0:	add	x2, sp, #0x40
  409fb4:	bl	40a6a4 <ferror@plt+0x7c94>
  409fb8:	tbnz	w0, #0, 40a1fc <ferror@plt+0x77ec>
  409fbc:	ldr	x0, [sp, #632]
  409fc0:	mov	w1, wzr
  409fc4:	bl	4086d4 <ferror@plt+0x5cc4>
  409fc8:	ldr	x8, [sp, #744]
  409fcc:	mov	x19, x0
  409fd0:	mov	w1, #0x1                   	// #1
  409fd4:	mov	x0, x8
  409fd8:	bl	4086d4 <ferror@plt+0x5cc4>
  409fdc:	ldr	x8, [sp, #728]
  409fe0:	mov	x20, x0
  409fe4:	mov	w1, #0x2                   	// #2
  409fe8:	mov	x0, x8
  409fec:	bl	4086d4 <ferror@plt+0x5cc4>
  409ff0:	ldr	x8, [sp, #736]
  409ff4:	mov	x25, x0
  409ff8:	mov	w1, #0x3                   	// #3
  409ffc:	mov	x0, x8
  40a000:	bl	4086d4 <ferror@plt+0x5cc4>
  40a004:	mov	x28, x0
  40a008:	mov	w1, #0x6                   	// #6
  40a00c:	mov	x0, x19
  40a010:	bl	408d24 <ferror@plt+0x6314>
  40a014:	mov	w23, w0
  40a018:	mov	w1, #0x9                   	// #9
  40a01c:	mov	x0, x20
  40a020:	bl	408d24 <ferror@plt+0x6314>
  40a024:	mov	w24, w0
  40a028:	mov	w1, #0xf                   	// #15
  40a02c:	mov	x0, x25
  40a030:	bl	408d24 <ferror@plt+0x6314>
  40a034:	mov	w22, w0
  40a038:	mov	w1, #0xf                   	// #15
  40a03c:	mov	x0, x28
  40a040:	bl	408d24 <ferror@plt+0x6314>
  40a044:	mov	w7, w0
  40a048:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  40a04c:	add	x0, x0, #0x24b
  40a050:	mov	w1, w23
  40a054:	mov	x2, x19
  40a058:	mov	w3, w24
  40a05c:	mov	x4, x20
  40a060:	mov	w5, w22
  40a064:	mov	x6, x25
  40a068:	str	x28, [sp]
  40a06c:	bl	402940 <printf@plt>
  40a070:	ldr	x0, [sp, #784]
  40a074:	mov	w1, wzr
  40a078:	bl	4086d4 <ferror@plt+0x5cc4>
  40a07c:	ldr	x8, [sp, #768]
  40a080:	mov	x19, x0
  40a084:	mov	w1, #0x1                   	// #1
  40a088:	mov	x0, x8
  40a08c:	bl	4086d4 <ferror@plt+0x5cc4>
  40a090:	ldr	x8, [sp, #784]
  40a094:	ldr	x1, [sp, #768]
  40a098:	mov	x20, x0
  40a09c:	mov	x0, x8
  40a0a0:	bl	40a3e8 <ferror@plt+0x79d8>
  40a0a4:	ldr	x8, [sp, #600]
  40a0a8:	adrp	x10, 40e000 <ferror@plt+0xb5f0>
  40a0ac:	mov	w9, #0xc                   	// #12
  40a0b0:	add	x10, x10, #0x380
  40a0b4:	ldr	w8, [x8, #16]
  40a0b8:	mov	x22, x0
  40a0bc:	mov	w2, #0x5                   	// #5
  40a0c0:	mov	x0, xzr
  40a0c4:	madd	x1, x8, x9, x10
  40a0c8:	bl	4028c0 <dcgettext@plt>
  40a0cc:	mov	x23, x0
  40a0d0:	mov	w1, #0xf                   	// #15
  40a0d4:	mov	x0, x19
  40a0d8:	bl	408d24 <ferror@plt+0x6314>
  40a0dc:	mov	w24, w0
  40a0e0:	mov	w1, #0xf                   	// #15
  40a0e4:	mov	x0, x20
  40a0e8:	bl	408d24 <ferror@plt+0x6314>
  40a0ec:	mov	w25, w0
  40a0f0:	mov	w1, #0x5                   	// #5
  40a0f4:	mov	x0, x22
  40a0f8:	bl	408d24 <ferror@plt+0x6314>
  40a0fc:	mov	w28, w0
  40a100:	mov	x0, x23
  40a104:	mov	w1, w26
  40a108:	bl	408d24 <ferror@plt+0x6314>
  40a10c:	mov	w7, w0
  40a110:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  40a114:	add	x0, x0, #0x32b
  40a118:	mov	w1, w24
  40a11c:	mov	x2, x19
  40a120:	mov	w3, w25
  40a124:	mov	x4, x20
  40a128:	mov	w5, w28
  40a12c:	mov	x6, x22
  40a130:	str	x23, [sp]
  40a134:	bl	402940 <printf@plt>
  40a138:	cmp	w21, #0x4
  40a13c:	b.cc	409f84 <ferror@plt+0x7574>  // b.lo, b.ul, b.last
  40a140:	ldr	x8, [sp, #600]
  40a144:	ldr	x9, [sp, #776]
  40a148:	ldr	w19, [sp, #64]
  40a14c:	ldr	w0, [x8, #16]
  40a150:	sub	x20, x9, x19
  40a154:	bl	402630 <lzma_check_size@plt>
  40a158:	sub	x20, x20, w0, uxtw
  40a15c:	mov	x0, x19
  40a160:	mov	w1, wzr
  40a164:	bl	4086d4 <ferror@plt+0x5cc4>
  40a168:	mov	x19, x0
  40a16c:	mov	w1, #0x1                   	// #1
  40a170:	mov	x0, x20
  40a174:	bl	4086d4 <ferror@plt+0x5cc4>
  40a178:	ldr	x8, [sp, #80]
  40a17c:	mov	x20, x0
  40a180:	mov	x0, x8
  40a184:	bl	4086c4 <ferror@plt+0x5cb4>
  40a188:	mov	w1, #0x2                   	// #2
  40a18c:	bl	4086d4 <ferror@plt+0x5cc4>
  40a190:	mov	x22, x0
  40a194:	mov	w1, #0x6                   	// #6
  40a198:	mov	x0, x19
  40a19c:	bl	408d24 <ferror@plt+0x6314>
  40a1a0:	mov	w23, w0
  40a1a4:	mov	w1, #0xf                   	// #15
  40a1a8:	mov	x0, x20
  40a1ac:	bl	408d24 <ferror@plt+0x6314>
  40a1b0:	mov	w24, w0
  40a1b4:	mov	w1, #0x7                   	// #7
  40a1b8:	mov	x0, x22
  40a1bc:	bl	408d24 <ferror@plt+0x6314>
  40a1c0:	ldr	x8, [sp, #32]
  40a1c4:	ldr	w1, [sp, #44]
  40a1c8:	str	w0, [sp]
  40a1cc:	adrp	x0, 40e000 <ferror@plt+0xb5f0>
  40a1d0:	adrp	x2, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a1d4:	add	x0, x0, #0x33e
  40a1d8:	add	x2, x2, #0xb58
  40a1dc:	mov	w3, w23
  40a1e0:	mov	x4, x19
  40a1e4:	mov	x5, x27
  40a1e8:	mov	w6, w24
  40a1ec:	mov	x7, x20
  40a1f0:	stp	x22, x8, [sp, #8]
  40a1f4:	bl	402940 <printf@plt>
  40a1f8:	b	409f84 <ferror@plt+0x7574>
  40a1fc:	mov	w0, #0x1                   	// #1
  40a200:	b	409f44 <ferror@plt+0x7534>
  40a204:	stp	x29, x30, [sp, #-32]!
  40a208:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a20c:	ldr	x9, [x8, #3040]
  40a210:	stp	x20, x19, [sp, #16]
  40a214:	mov	x19, x0
  40a218:	mov	x29, sp
  40a21c:	add	x9, x9, #0x1
  40a220:	str	x9, [x8, #3040]
  40a224:	ldr	x20, [x0]
  40a228:	mov	x0, x20
  40a22c:	bl	4023f0 <lzma_index_stream_count@plt>
  40a230:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a234:	ldr	x9, [x8, #3048]
  40a238:	add	x9, x9, x0
  40a23c:	mov	x0, x20
  40a240:	str	x9, [x8, #3048]
  40a244:	bl	4029d0 <lzma_index_block_count@plt>
  40a248:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a24c:	ldr	x9, [x8, #3056]
  40a250:	add	x9, x9, x0
  40a254:	mov	x0, x20
  40a258:	str	x9, [x8, #3056]
  40a25c:	bl	402530 <lzma_index_file_size@plt>
  40a260:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a264:	ldr	x9, [x8, #3064]
  40a268:	add	x9, x9, x0
  40a26c:	mov	x0, x20
  40a270:	str	x9, [x8, #3064]
  40a274:	bl	402890 <lzma_index_uncompressed_size@plt>
  40a278:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a27c:	ldr	x9, [x8, #3072]
  40a280:	adrp	x10, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a284:	add	x9, x9, x0
  40a288:	str	x9, [x8, #3072]
  40a28c:	ldr	x8, [x19, #8]
  40a290:	ldr	x9, [x10, #3080]
  40a294:	mov	x0, x20
  40a298:	add	x8, x9, x8
  40a29c:	str	x8, [x10, #3080]
  40a2a0:	bl	402870 <lzma_index_checks@plt>
  40a2a4:	adrp	x9, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a2a8:	ldr	w10, [x9, #3096]
  40a2ac:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a2b0:	orr	w10, w10, w0
  40a2b4:	str	w10, [x9, #3096]
  40a2b8:	ldr	x10, [x8, #3088]
  40a2bc:	ldr	x9, [x19, #16]
  40a2c0:	cmp	x10, x9
  40a2c4:	b.cs	40a2cc <ferror@plt+0x78bc>  // b.hs, b.nlast
  40a2c8:	str	x9, [x8, #3088]
  40a2cc:	adrp	x8, 41f000 <ferror@plt+0x1c5f0>
  40a2d0:	ldr	w10, [x8, #1048]
  40a2d4:	ldr	w9, [x19, #28]
  40a2d8:	cmp	w10, w9
  40a2dc:	b.cs	40a2e4 <ferror@plt+0x78d4>  // b.hs, b.nlast
  40a2e0:	str	w9, [x8, #1048]
  40a2e4:	adrp	x9, 41f000 <ferror@plt+0x1c5f0>
  40a2e8:	ldrb	w8, [x19, #24]
  40a2ec:	ldrb	w10, [x9, #1056]
  40a2f0:	ldp	x20, x19, [sp, #16]
  40a2f4:	and	w8, w10, w8
  40a2f8:	strb	w8, [x9, #1056]
  40a2fc:	ldp	x29, x30, [sp], #32
  40a300:	ret
  40a304:	sub	sp, sp, #0x60
  40a308:	cmp	w1, #0x0
  40a30c:	adrp	x10, 40d000 <ferror@plt+0xa5f0>
  40a310:	adrp	x11, 40d000 <ferror@plt+0xa5f0>
  40a314:	stp	x24, x23, [sp, #48]
  40a318:	stp	x20, x19, [sp, #80]
  40a31c:	add	x10, x10, #0xef8
  40a320:	add	x11, x11, #0x741
  40a324:	adrp	x19, 40e000 <ferror@plt+0xb5f0>
  40a328:	adrp	x23, 40c000 <ferror@plt+0x95f0>
  40a32c:	csinc	w24, w1, wzr, ne  // ne = any
  40a330:	tst	w2, #0x1
  40a334:	adrp	x20, 40d000 <ferror@plt+0xa5f0>
  40a338:	stp	x26, x25, [sp, #32]
  40a33c:	stp	x22, x21, [sp, #64]
  40a340:	mov	x22, xzr
  40a344:	mov	w8, wzr
  40a348:	mov	w9, #0x400                 	// #1024
  40a34c:	add	x19, x19, #0x380
  40a350:	add	x23, x23, #0x17f
  40a354:	adrp	x25, 41f000 <ferror@plt+0x1c5f0>
  40a358:	csel	x26, x11, x10, ne  // ne = any
  40a35c:	add	x20, x20, #0xefa
  40a360:	stp	x29, x30, [sp, #16]
  40a364:	add	x29, sp, #0x10
  40a368:	stp	x9, x0, [sp]
  40a36c:	b	40a398 <ferror@plt+0x7988>
  40a370:	add	x0, sp, #0x8
  40a374:	mov	x1, sp
  40a378:	mov	x2, x20
  40a37c:	mov	x3, x21
  40a380:	bl	408944 <ferror@plt+0x5f34>
  40a384:	mov	w8, #0x1                   	// #1
  40a388:	add	x22, x22, #0x1
  40a38c:	cmp	x22, #0x10
  40a390:	add	x19, x19, #0xc
  40a394:	b.eq	40a3cc <ferror@plt+0x79bc>  // b.none
  40a398:	lsr	w9, w24, w22
  40a39c:	tbz	w9, #0, 40a388 <ferror@plt+0x7978>
  40a3a0:	ldrb	w9, [x25, #1128]
  40a3a4:	tst	w8, #0x1
  40a3a8:	csel	x21, x26, x23, ne  // ne = any
  40a3ac:	mov	x4, x19
  40a3b0:	cbnz	w9, 40a370 <ferror@plt+0x7960>
  40a3b4:	mov	w2, #0x5                   	// #5
  40a3b8:	mov	x0, xzr
  40a3bc:	mov	x1, x19
  40a3c0:	bl	4028c0 <dcgettext@plt>
  40a3c4:	mov	x4, x0
  40a3c8:	b	40a370 <ferror@plt+0x7960>
  40a3cc:	ldp	x20, x19, [sp, #80]
  40a3d0:	ldp	x22, x21, [sp, #64]
  40a3d4:	ldp	x24, x23, [sp, #48]
  40a3d8:	ldp	x26, x25, [sp, #32]
  40a3dc:	ldp	x29, x30, [sp, #16]
  40a3e0:	add	sp, sp, #0x60
  40a3e4:	ret
  40a3e8:	stp	x29, x30, [sp, #-32]!
  40a3ec:	str	x19, [sp, #16]
  40a3f0:	mov	x29, sp
  40a3f4:	cbz	x1, 40a414 <ferror@plt+0x7a04>
  40a3f8:	adrp	x8, 40b000 <ferror@plt+0x85f0>
  40a3fc:	ldr	d1, [x8, #3592]
  40a400:	ucvtf	d0, x0
  40a404:	ucvtf	d2, x1
  40a408:	fdiv	d0, d0, d2
  40a40c:	fcmp	d0, d1
  40a410:	b.le	40a420 <ferror@plt+0x7a10>
  40a414:	adrp	x19, 40d000 <ferror@plt+0xa5f0>
  40a418:	add	x19, x19, #0xeff
  40a41c:	b	40a43c <ferror@plt+0x7a2c>
  40a420:	adrp	x19, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a424:	add	x19, x19, #0xb28
  40a428:	adrp	x2, 40d000 <ferror@plt+0xa5f0>
  40a42c:	add	x2, x2, #0x6ce
  40a430:	mov	w1, #0x10                  	// #16
  40a434:	mov	x0, x19
  40a438:	bl	402500 <snprintf@plt>
  40a43c:	mov	x0, x19
  40a440:	ldr	x19, [sp, #16]
  40a444:	ldp	x29, x30, [sp], #32
  40a448:	ret
  40a44c:	stp	x29, x30, [sp, #-80]!
  40a450:	str	x28, [sp, #16]
  40a454:	stp	x24, x23, [sp, #32]
  40a458:	stp	x22, x21, [sp, #48]
  40a45c:	stp	x20, x19, [sp, #64]
  40a460:	mov	x29, sp
  40a464:	sub	sp, sp, #0x400
  40a468:	mov	x21, x2
  40a46c:	mov	x22, x1
  40a470:	mov	x23, x0
  40a474:	mov	x0, sp
  40a478:	mov	w2, #0x1                   	// #1
  40a47c:	mov	w1, w4
  40a480:	mov	x19, x5
  40a484:	mov	x20, x3
  40a488:	bl	40a304 <ferror@plt+0x78f4>
  40a48c:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40a490:	add	x1, x1, #0xfb7
  40a494:	mov	w2, #0x5                   	// #5
  40a498:	mov	x0, xzr
  40a49c:	bl	4028c0 <dcgettext@plt>
  40a4a0:	mov	x24, x0
  40a4a4:	mov	x0, x23
  40a4a8:	mov	w1, wzr
  40a4ac:	bl	4086d4 <ferror@plt+0x5cc4>
  40a4b0:	mov	x1, x0
  40a4b4:	mov	x0, x24
  40a4b8:	bl	402940 <printf@plt>
  40a4bc:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40a4c0:	add	x1, x1, #0xfd1
  40a4c4:	mov	w2, #0x5                   	// #5
  40a4c8:	mov	x0, xzr
  40a4cc:	bl	4028c0 <dcgettext@plt>
  40a4d0:	mov	x23, x0
  40a4d4:	mov	x0, x22
  40a4d8:	mov	w1, wzr
  40a4dc:	bl	4086d4 <ferror@plt+0x5cc4>
  40a4e0:	mov	x1, x0
  40a4e4:	mov	x0, x23
  40a4e8:	bl	402940 <printf@plt>
  40a4ec:	adrp	x1, 40d000 <ferror@plt+0xa5f0>
  40a4f0:	add	x1, x1, #0xfeb
  40a4f4:	mov	w2, #0x5                   	// #5
  40a4f8:	mov	x0, xzr
  40a4fc:	bl	4028c0 <dcgettext@plt>
  40a500:	mov	x22, x0
  40a504:	mov	w2, #0x4                   	// #4
  40a508:	mov	w3, #0x1                   	// #1
  40a50c:	mov	x0, x21
  40a510:	mov	w1, wzr
  40a514:	mov	w4, wzr
  40a518:	bl	4087ac <ferror@plt+0x5d9c>
  40a51c:	mov	x1, x0
  40a520:	mov	x0, x22
  40a524:	bl	402940 <printf@plt>
  40a528:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  40a52c:	add	x1, x1, #0x5
  40a530:	mov	w2, #0x5                   	// #5
  40a534:	mov	x0, xzr
  40a538:	bl	4028c0 <dcgettext@plt>
  40a53c:	mov	x22, x0
  40a540:	mov	w2, #0x4                   	// #4
  40a544:	mov	w3, #0x1                   	// #1
  40a548:	mov	x0, x20
  40a54c:	mov	w1, wzr
  40a550:	mov	w4, wzr
  40a554:	bl	4087ac <ferror@plt+0x5d9c>
  40a558:	mov	x1, x0
  40a55c:	mov	x0, x22
  40a560:	bl	402940 <printf@plt>
  40a564:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  40a568:	add	x1, x1, #0x1f
  40a56c:	mov	w2, #0x5                   	// #5
  40a570:	mov	x0, xzr
  40a574:	bl	4028c0 <dcgettext@plt>
  40a578:	mov	x22, x0
  40a57c:	mov	x0, x21
  40a580:	mov	x1, x20
  40a584:	bl	40a3e8 <ferror@plt+0x79d8>
  40a588:	mov	x1, x0
  40a58c:	mov	x0, x22
  40a590:	bl	402940 <printf@plt>
  40a594:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  40a598:	add	x1, x1, #0x39
  40a59c:	mov	w2, #0x5                   	// #5
  40a5a0:	mov	x0, xzr
  40a5a4:	bl	4028c0 <dcgettext@plt>
  40a5a8:	mov	x1, sp
  40a5ac:	bl	402940 <printf@plt>
  40a5b0:	adrp	x1, 40e000 <ferror@plt+0xb5f0>
  40a5b4:	add	x1, x1, #0x53
  40a5b8:	mov	w2, #0x5                   	// #5
  40a5bc:	mov	x0, xzr
  40a5c0:	bl	4028c0 <dcgettext@plt>
  40a5c4:	mov	x20, x0
  40a5c8:	mov	w2, #0x4                   	// #4
  40a5cc:	mov	w3, #0x1                   	// #1
  40a5d0:	mov	x0, x19
  40a5d4:	mov	w1, wzr
  40a5d8:	mov	w4, wzr
  40a5dc:	bl	4087ac <ferror@plt+0x5d9c>
  40a5e0:	mov	x1, x0
  40a5e4:	mov	x0, x20
  40a5e8:	bl	402940 <printf@plt>
  40a5ec:	add	sp, sp, #0x400
  40a5f0:	ldp	x20, x19, [sp, #64]
  40a5f4:	ldp	x22, x21, [sp, #48]
  40a5f8:	ldp	x24, x23, [sp, #32]
  40a5fc:	ldr	x28, [sp, #16]
  40a600:	ldp	x29, x30, [sp], #80
  40a604:	ret
  40a608:	stp	x29, x30, [sp, #-16]!
  40a60c:	mov	w8, #0xca6b                	// #51819
  40a610:	movk	w8, #0x6b5f, lsl #16
  40a614:	mov	w9, #0x6980                	// #27008
  40a618:	umull	x8, w0, w8
  40a61c:	movk	w9, #0xff67, lsl #16
  40a620:	mov	w10, #0x1759                	// #5977
  40a624:	lsr	x3, x8, #54
  40a628:	movk	w10, #0xd1b7, lsl #16
  40a62c:	madd	w8, w3, w9, w0
  40a630:	umull	x10, w8, w10
  40a634:	mov	w11, #0xffffd8f0            	// #-10000
  40a638:	mov	w12, #0xcccd                	// #52429
  40a63c:	lsr	x4, x10, #45
  40a640:	movk	w12, #0xcccc, lsl #16
  40a644:	madd	w8, w4, w11, w8
  40a648:	umull	x11, w8, w12
  40a64c:	mov	w9, #0xfffffff6            	// #-10
  40a650:	lsr	x5, x11, #35
  40a654:	adrp	x10, 40c000 <ferror@plt+0x95f0>
  40a658:	madd	w8, w5, w9, w8
  40a65c:	adrp	x9, 40e000 <ferror@plt+0xb5f0>
  40a660:	add	x10, x10, #0x17f
  40a664:	add	x9, x9, #0x73
  40a668:	cmp	w8, #0x1
  40a66c:	csel	x9, x9, x10, eq  // eq = none
  40a670:	adrp	x10, 40e000 <ferror@plt+0xb5f0>
  40a674:	add	x10, x10, #0x6d
  40a678:	cmp	w8, #0x0
  40a67c:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a680:	adrp	x2, 40e000 <ferror@plt+0xb5f0>
  40a684:	csel	x6, x10, x9, eq  // eq = none
  40a688:	add	x0, x0, #0xb38
  40a68c:	add	x2, x2, #0x78
  40a690:	mov	w1, #0x20                  	// #32
  40a694:	mov	x29, sp
  40a698:	bl	402500 <snprintf@plt>
  40a69c:	ldp	x29, x30, [sp], #16
  40a6a0:	ret
  40a6a4:	stp	x29, x30, [sp, #-32]!
  40a6a8:	stp	x20, x19, [sp, #16]
  40a6ac:	mov	x29, sp
  40a6b0:	mov	x19, x1
  40a6b4:	mov	x20, x0
  40a6b8:	bl	40a6e4 <ferror@plt+0x7cd4>
  40a6bc:	tbz	w0, #0, 40a6c8 <ferror@plt+0x7cb8>
  40a6c0:	mov	w0, #0x1                   	// #1
  40a6c4:	b	40a6d4 <ferror@plt+0x7cc4>
  40a6c8:	mov	x0, x20
  40a6cc:	mov	x1, x19
  40a6d0:	bl	40a940 <ferror@plt+0x7f30>
  40a6d4:	ldp	x20, x19, [sp, #16]
  40a6d8:	and	w0, w0, #0x1
  40a6dc:	ldp	x29, x30, [sp], #32
  40a6e0:	ret
  40a6e4:	stp	x29, x30, [sp, #-64]!
  40a6e8:	stp	x28, x23, [sp, #16]
  40a6ec:	stp	x22, x21, [sp, #32]
  40a6f0:	stp	x20, x19, [sp, #48]
  40a6f4:	mov	x29, sp
  40a6f8:	sub	sp, sp, #0x2, lsl #12
  40a6fc:	sub	sp, sp, #0x120
  40a700:	ldr	x8, [x1]
  40a704:	ldr	x23, [x1, #184]
  40a708:	mov	x22, x0
  40a70c:	mov	x20, x3
  40a710:	ldr	w8, [x8, #16]
  40a714:	mov	x19, x2
  40a718:	mov	x21, x1
  40a71c:	mov	w0, w8
  40a720:	bl	402630 <lzma_check_size@plt>
  40a724:	sub	x8, x23, w0, uxtw
  40a728:	ldr	x3, [x21, #128]
  40a72c:	cmp	x8, #0x400
  40a730:	mov	w9, #0x400                 	// #1024
  40a734:	csel	x23, x8, x9, cc  // cc = lo, ul, last
  40a738:	add	x1, sp, #0x120
  40a73c:	mov	x0, x22
  40a740:	mov	x2, x23
  40a744:	bl	4055b4 <ferror@plt+0x2ba4>
  40a748:	tbnz	w0, #0, 40a914 <ferror@plt+0x7f04>
  40a74c:	ldrb	w8, [sp, #288]
  40a750:	cbz	w8, 40a8f4 <ferror@plt+0x7ee4>
  40a754:	ldr	x9, [x21]
  40a758:	lsl	w8, w8, #2
  40a75c:	add	w8, w8, #0x4
  40a760:	add	x10, sp, #0xd0
  40a764:	ldr	w9, [x9, #16]
  40a768:	cmp	w8, w23
  40a76c:	str	x10, [sp, #32]
  40a770:	stp	wzr, w8, [sp]
  40a774:	str	w9, [sp, #8]
  40a778:	b.hi	40a8f4 <ferror@plt+0x7ee4>  // b.pmore
  40a77c:	mov	x0, sp
  40a780:	add	x2, sp, #0x120
  40a784:	mov	x1, xzr
  40a788:	bl	402750 <lzma_block_header_decode@plt>
  40a78c:	cbz	w0, 40a7a8 <ferror@plt+0x7d98>
  40a790:	cmp	w0, #0x9
  40a794:	b.eq	40a8f4 <ferror@plt+0x7ee4>  // b.none
  40a798:	cmp	w0, #0x8
  40a79c:	b.ne	40a93c <ferror@plt+0x7f2c>  // b.any
  40a7a0:	ldr	x19, [x22]
  40a7a4:	b	40a8fc <ferror@plt+0x7eec>
  40a7a8:	ldr	x8, [sp, #16]
  40a7ac:	mov	w9, #0x63                  	// #99
  40a7b0:	mov	w10, #0x2d                  	// #45
  40a7b4:	mov	x0, sp
  40a7b8:	cmn	x8, #0x1
  40a7bc:	csel	w8, w10, w9, eq  // eq = none
  40a7c0:	strb	w8, [x19, #4]
  40a7c4:	ldr	x8, [sp, #24]
  40a7c8:	cset	w9, ne  // ne = any
  40a7cc:	strb	wzr, [x19, #6]
  40a7d0:	cmn	x8, #0x1
  40a7d4:	mov	w8, #0x75                  	// #117
  40a7d8:	csel	w8, w10, w8, eq  // eq = none
  40a7dc:	strb	w8, [x19, #5]
  40a7e0:	ldrb	w8, [x20, #24]
  40a7e4:	cset	w10, ne  // ne = any
  40a7e8:	and	w9, w9, w10
  40a7ec:	and	w8, w8, w9
  40a7f0:	strb	w8, [x20, #24]
  40a7f4:	ldr	x1, [x21, #176]
  40a7f8:	bl	402490 <lzma_block_compressed_size@plt>
  40a7fc:	cmp	w0, #0x9
  40a800:	b.eq	40a8cc <ferror@plt+0x7ebc>  // b.none
  40a804:	cbnz	w0, 40a93c <ferror@plt+0x7f2c>
  40a808:	ldr	x8, [sp, #24]
  40a80c:	cmn	x8, #0x1
  40a810:	b.eq	40a820 <ferror@plt+0x7e10>  // b.none
  40a814:	ldr	x9, [x21, #168]
  40a818:	cmp	x8, x9
  40a81c:	b.ne	40a8cc <ferror@plt+0x7ebc>  // b.any
  40a820:	ldr	w8, [sp, #4]
  40a824:	add	x0, sp, #0xd0
  40a828:	add	x22, sp, #0xd0
  40a82c:	str	w8, [x19]
  40a830:	ldr	x8, [sp, #16]
  40a834:	str	x8, [x19, #8]
  40a838:	bl	402640 <lzma_raw_decoder_memusage@plt>
  40a83c:	str	x0, [x19, #16]
  40a840:	ldr	x8, [x20, #16]
  40a844:	cmp	x8, x0
  40a848:	b.cs	40a850 <ferror@plt+0x7e40>  // b.hs, b.nlast
  40a84c:	str	x0, [x20, #16]
  40a850:	add	x8, x22, #0x10
  40a854:	ldr	x9, [x8], #16
  40a858:	cmn	x9, #0x1
  40a85c:	b.ne	40a854 <ferror@plt+0x7e44>  // b.any
  40a860:	ldur	x8, [x8, #-32]
  40a864:	cmp	x8, #0x21
  40a868:	b.ne	40a88c <ferror@plt+0x7e7c>  // b.any
  40a86c:	ldr	x8, [x21, #168]
  40a870:	cbnz	x8, 40a88c <ferror@plt+0x7e7c>
  40a874:	ldr	w9, [x20, #28]
  40a878:	mov	w8, #0xf096                	// #61590
  40a87c:	movk	w8, #0x2fa, lsl #16
  40a880:	cmp	w9, w8
  40a884:	b.cs	40a88c <ferror@plt+0x7e7c>  // b.hs, b.nlast
  40a888:	str	w8, [x20, #28]
  40a88c:	add	x0, x19, #0x18
  40a890:	add	x1, sp, #0xd0
  40a894:	mov	w2, wzr
  40a898:	add	x19, sp, #0xd0
  40a89c:	bl	406fc0 <ferror@plt+0x45b0>
  40a8a0:	ldr	x8, [sp, #208]
  40a8a4:	cmn	x8, #0x1
  40a8a8:	b.eq	40a934 <ferror@plt+0x7f24>  // b.none
  40a8ac:	add	x19, x19, #0x10
  40a8b0:	ldur	x0, [x19, #-8]
  40a8b4:	bl	4027c0 <free@plt>
  40a8b8:	ldr	x8, [x19], #16
  40a8bc:	mov	w0, wzr
  40a8c0:	cmn	x8, #0x1
  40a8c4:	b.ne	40a8b0 <ferror@plt+0x7ea0>  // b.any
  40a8c8:	b	40a918 <ferror@plt+0x7f08>
  40a8cc:	ldr	x8, [sp, #208]
  40a8d0:	cmn	x8, #0x1
  40a8d4:	b.eq	40a8f4 <ferror@plt+0x7ee4>  // b.none
  40a8d8:	add	x8, sp, #0xd0
  40a8dc:	add	x19, x8, #0x10
  40a8e0:	ldur	x0, [x19, #-8]
  40a8e4:	bl	4027c0 <free@plt>
  40a8e8:	ldr	x8, [x19], #16
  40a8ec:	cmn	x8, #0x1
  40a8f0:	b.ne	40a8e0 <ferror@plt+0x7ed0>  // b.any
  40a8f4:	ldr	x19, [x22]
  40a8f8:	mov	w0, #0x9                   	// #9
  40a8fc:	bl	406e08 <ferror@plt+0x43f8>
  40a900:	mov	x2, x0
  40a904:	adrp	x0, 40b000 <ferror@plt+0x85f0>
  40a908:	add	x0, x0, #0x50c
  40a90c:	mov	x1, x19
  40a910:	bl	406ce0 <ferror@plt+0x42d0>
  40a914:	mov	w0, #0x1                   	// #1
  40a918:	add	sp, sp, #0x2, lsl #12
  40a91c:	add	sp, sp, #0x120
  40a920:	ldp	x20, x19, [sp, #48]
  40a924:	ldp	x22, x21, [sp, #32]
  40a928:	ldp	x28, x23, [sp, #16]
  40a92c:	ldp	x29, x30, [sp], #64
  40a930:	ret
  40a934:	mov	w0, wzr
  40a938:	b	40a918 <ferror@plt+0x7f08>
  40a93c:	bl	406de8 <ferror@plt+0x43d8>
  40a940:	stp	x29, x30, [sp, #-64]!
  40a944:	str	x28, [sp, #16]
  40a948:	stp	x22, x21, [sp, #32]
  40a94c:	stp	x20, x19, [sp, #48]
  40a950:	mov	x29, sp
  40a954:	sub	sp, sp, #0x2, lsl #12
  40a958:	ldr	x8, [x1]
  40a95c:	ldr	w8, [x8, #16]
  40a960:	cbz	w8, 40a9a4 <ferror@plt+0x7f94>
  40a964:	mov	x20, x0
  40a968:	mov	w0, w8
  40a96c:	mov	x19, x1
  40a970:	bl	402630 <lzma_check_size@plt>
  40a974:	ldr	x8, [x19, #128]
  40a978:	ldr	x9, [x19, #184]
  40a97c:	mov	w19, w0
  40a980:	mov	x1, sp
  40a984:	sub	x8, x8, x19
  40a988:	add	x3, x8, x9
  40a98c:	mov	x0, x20
  40a990:	mov	x2, x19
  40a994:	bl	4055b4 <ferror@plt+0x2ba4>
  40a998:	tbz	w0, #0, 40a9bc <ferror@plt+0x7fac>
  40a99c:	mov	w0, #0x1                   	// #1
  40a9a0:	b	40aa48 <ferror@plt+0x8038>
  40a9a4:	mov	w9, #0x2d2d                	// #11565
  40a9a8:	adrp	x8, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a9ac:	movk	w9, #0x2d, lsl #16
  40a9b0:	mov	w0, wzr
  40a9b4:	str	w9, [x8, #2904]
  40a9b8:	b	40aa48 <ferror@plt+0x8038>
  40a9bc:	cbz	w19, 40aa44 <ferror@plt+0x8034>
  40a9c0:	cmp	w19, #0x4
  40a9c4:	b.eq	40a9f0 <ferror@plt+0x7fe0>  // b.none
  40a9c8:	cmp	w19, #0x8
  40a9cc:	b.ne	40aa10 <ferror@plt+0x8000>  // b.any
  40a9d0:	ldr	x3, [sp]
  40a9d4:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a9d8:	adrp	x2, 40e000 <ferror@plt+0xb5f0>
  40a9dc:	add	x0, x0, #0xb58
  40a9e0:	add	x2, x2, #0x162
  40a9e4:	mov	w1, #0x81                  	// #129
  40a9e8:	bl	402500 <snprintf@plt>
  40a9ec:	b	40aa44 <ferror@plt+0x8034>
  40a9f0:	ldr	w3, [sp]
  40a9f4:	adrp	x0, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40a9f8:	adrp	x2, 40e000 <ferror@plt+0xb5f0>
  40a9fc:	add	x0, x0, #0xb58
  40aa00:	add	x2, x2, #0x15d
  40aa04:	mov	w1, #0x81                  	// #129
  40aa08:	bl	402500 <snprintf@plt>
  40aa0c:	b	40aa44 <ferror@plt+0x8034>
  40aa10:	adrp	x20, 423000 <stdin@@GLIBC_2.17+0x3bb0>
  40aa14:	adrp	x21, 40e000 <ferror@plt+0xb5f0>
  40aa18:	mov	x22, sp
  40aa1c:	add	x20, x20, #0xb58
  40aa20:	add	x21, x21, #0x169
  40aa24:	ldrb	w3, [x22], #1
  40aa28:	mov	w1, #0x3                   	// #3
  40aa2c:	mov	x0, x20
  40aa30:	mov	x2, x21
  40aa34:	bl	402500 <snprintf@plt>
  40aa38:	subs	x19, x19, #0x1
  40aa3c:	add	x20, x20, #0x2
  40aa40:	b.ne	40aa24 <ferror@plt+0x8014>  // b.any
  40aa44:	mov	w0, wzr
  40aa48:	add	sp, sp, #0x2, lsl #12
  40aa4c:	ldp	x20, x19, [sp, #48]
  40aa50:	ldp	x22, x21, [sp, #32]
  40aa54:	ldr	x28, [sp, #16]
  40aa58:	ldp	x29, x30, [sp], #64
  40aa5c:	ret
  40aa60:	stp	x29, x30, [sp, #-64]!
  40aa64:	mov	x29, sp
  40aa68:	stp	x19, x20, [sp, #16]
  40aa6c:	adrp	x20, 41e000 <ferror@plt+0x1b5f0>
  40aa70:	add	x20, x20, #0xdd0
  40aa74:	stp	x21, x22, [sp, #32]
  40aa78:	adrp	x21, 41e000 <ferror@plt+0x1b5f0>
  40aa7c:	add	x21, x21, #0xdc8
  40aa80:	sub	x20, x20, x21
  40aa84:	mov	w22, w0
  40aa88:	stp	x23, x24, [sp, #48]
  40aa8c:	mov	x23, x1
  40aa90:	mov	x24, x2
  40aa94:	bl	402338 <lzma_index_total_size@plt-0x38>
  40aa98:	cmp	xzr, x20, asr #3
  40aa9c:	b.eq	40aac8 <ferror@plt+0x80b8>  // b.none
  40aaa0:	asr	x20, x20, #3
  40aaa4:	mov	x19, #0x0                   	// #0
  40aaa8:	ldr	x3, [x21, x19, lsl #3]
  40aaac:	mov	x2, x24
  40aab0:	add	x19, x19, #0x1
  40aab4:	mov	x1, x23
  40aab8:	mov	w0, w22
  40aabc:	blr	x3
  40aac0:	cmp	x20, x19
  40aac4:	b.ne	40aaa8 <ferror@plt+0x8098>  // b.any
  40aac8:	ldp	x19, x20, [sp, #16]
  40aacc:	ldp	x21, x22, [sp, #32]
  40aad0:	ldp	x23, x24, [sp, #48]
  40aad4:	ldp	x29, x30, [sp], #64
  40aad8:	ret
  40aadc:	nop
  40aae0:	ret
  40aae4:	nop
  40aae8:	mov	x2, x1
  40aaec:	mov	x1, x0
  40aaf0:	mov	w0, #0x0                   	// #0
  40aaf4:	b	402980 <__xstat@plt>
  40aaf8:	mov	x2, x1
  40aafc:	mov	w1, w0
  40ab00:	mov	w0, #0x0                   	// #0
  40ab04:	b	4028a0 <__fxstat@plt>
  40ab08:	mov	x2, x1
  40ab0c:	mov	x1, x0
  40ab10:	mov	w0, #0x0                   	// #0
  40ab14:	b	402830 <__lxstat@plt>

Disassembly of section .fini:

000000000040ab18 <.fini>:
  40ab18:	stp	x29, x30, [sp, #-16]!
  40ab1c:	mov	x29, sp
  40ab20:	ldp	x29, x30, [sp], #16
  40ab24:	ret
