# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pdp_test_proj.srcs/sources_1/ip/fifo_generator_pctofpga/sim/fifo_generator_pctofpga.v" \
"../../../../pdp_test_proj.srcs/sources_1/ip/fifo_generator_fpgatopc/sim/fifo_generator_fpgatopc.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/core.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/debouncer.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/encoder_fast_32b.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/relay_clock_generator_no_reset.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/relay_controller.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/relay_shift_register.v" \
"../../../../pdp_test_proj.srcs/sources_1/new/sync_counter.v" \
"../../../../pdp_test_proj.srcs/sim_1/new/full_system_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
