

================================================================
== Vivado HLS Report for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Tue Apr 23 23:43:02 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.392|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6554|  6554|  6554|  6554|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Product1    |  3850|  3850|        77|          -|          -|    50|    no    |
        | + Product2   |    75|    75|         3|          -|          -|    25|    no    |
        |- ResetAccum  |    50|    50|         2|          -|          -|    25|    no    |
        |- Accum1      |  2600|  2600|        52|          -|          -|    50|    no    |
        | + Accum2     |    50|    50|         2|          -|          -|    25|    no    |
        |- Result      |    50|    50|         2|          -|          -|    25|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	6  / (tmp)
3 --> 
	4  / (!tmp_13)
	2  / (tmp_13)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!tmp_s & iacc == 0) | (!tmp_s & iacc == 1) | (!tmp_s & iacc == 2) | (!tmp_s & iacc == 3) | (!tmp_s & iacc == 4) | (!tmp_s & iacc == 5) | (!tmp_s & iacc == 6) | (!tmp_s & iacc == 7) | (!tmp_s & iacc == 8) | (!tmp_s & iacc == 9) | (!tmp_s & iacc == 10) | (!tmp_s & iacc == 11) | (!tmp_s & iacc == 12) | (!tmp_s & iacc == 13) | (!tmp_s & iacc == 14) | (!tmp_s & iacc == 15) | (!tmp_s & iacc == 16) | (!tmp_s & iacc == 17) | (!tmp_s & iacc == 18) | (!tmp_s & iacc == 19) | (!tmp_s & iacc == 20) | (!tmp_s & iacc == 21) | (!tmp_s & iacc == 22) | (!tmp_s & iacc == 23) | (!tmp_s & iacc == 24) | (!tmp_s & iacc == 25) | (!tmp_s & iacc == 26) | (!tmp_s & iacc == 27) | (!tmp_s & iacc == 28) | (!tmp_s & iacc == 29) | (!tmp_s & iacc == 30) | (!tmp_s & iacc == 31)
	8  / (tmp_s)
7 --> 
	6  / true
8 --> 
	9  / (!tmp_16)
	11  / (tmp_16)
9 --> 
	10  / (!tmp_21)
	8  / (tmp_21)
10 --> 
	9  / true
11 --> 
	12  / (!tmp_19 & ires == 0) | (!tmp_19 & ires == 1) | (!tmp_19 & ires == 2) | (!tmp_19 & ires == 3) | (!tmp_19 & ires == 4) | (!tmp_19 & ires == 5) | (!tmp_19 & ires == 6) | (!tmp_19 & ires == 7) | (!tmp_19 & ires == 8) | (!tmp_19 & ires == 9) | (!tmp_19 & ires == 10) | (!tmp_19 & ires == 11) | (!tmp_19 & ires == 12) | (!tmp_19 & ires == 13) | (!tmp_19 & ires == 14) | (!tmp_19 & ires == 15) | (!tmp_19 & ires == 16) | (!tmp_19 & ires == 17) | (!tmp_19 & ires == 18) | (!tmp_19 & ires == 19) | (!tmp_19 & ires == 20) | (!tmp_19 & ires == 21) | (!tmp_19 & ires == 22) | (!tmp_19 & ires == 23) | (!tmp_19 & ires == 24) | (!tmp_19 & ires == 25) | (!tmp_19 & ires == 26) | (!tmp_19 & ires == 27) | (!tmp_19 & ires == 28) | (!tmp_19 & ires == 29) | (!tmp_19 & ires == 30) | (!tmp_19 & ires == 31)
12 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_115 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read49)"   --->   Operation 13 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_116 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read48)"   --->   Operation 14 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_117 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read47)"   --->   Operation 15 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_118 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read46)"   --->   Operation 16 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_119 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read45)"   --->   Operation 17 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_120 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read44)"   --->   Operation 18 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_121 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read43)"   --->   Operation 19 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_122 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read42)"   --->   Operation 20 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_123 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read41)"   --->   Operation 21 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read4090 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read40)"   --->   Operation 22 'read' 'p_read4090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_124 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read39)"   --->   Operation 23 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_125 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read38)"   --->   Operation 24 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_126 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read37)"   --->   Operation 25 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_127 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read36)"   --->   Operation 26 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_128 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read35)"   --->   Operation 27 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_129 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read34)"   --->   Operation 28 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_130 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read33)"   --->   Operation 29 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_131 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read32)"   --->   Operation 30 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_132 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read31)"   --->   Operation 31 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read3080 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read30)"   --->   Operation 32 'read' 'p_read3080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_133 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read29)"   --->   Operation 33 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_134 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read28)"   --->   Operation 34 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_135 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read27)"   --->   Operation 35 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_136 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read26)"   --->   Operation 36 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_137 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read25)"   --->   Operation 37 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_138 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read24)"   --->   Operation 38 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_139 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read23)"   --->   Operation 39 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_140 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read22)"   --->   Operation 40 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_141 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read21)"   --->   Operation 41 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read2070 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read20)"   --->   Operation 42 'read' 'p_read2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_142 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read19)"   --->   Operation 43 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_143 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read18)"   --->   Operation 44 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_144 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)"   --->   Operation 45 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_145 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)"   --->   Operation 46 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_146 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)"   --->   Operation 47 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_147 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)"   --->   Operation 48 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_148 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)"   --->   Operation 49 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_149 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)"   --->   Operation 50 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_150 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)"   --->   Operation 51 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read1060 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)"   --->   Operation 52 'read' 'p_read1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read959 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)"   --->   Operation 53 'read' 'p_read959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read858 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)"   --->   Operation 54 'read' 'p_read858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read757 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)"   --->   Operation 55 'read' 'p_read757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read656 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)"   --->   Operation 56 'read' 'p_read656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read555 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)"   --->   Operation 57 'read' 'p_read555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read454 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)"   --->   Operation 58 'read' 'p_read454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read353 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)"   --->   Operation 59 'read' 'p_read353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read252 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)"   --->   Operation 60 'read' 'p_read252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read151 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)"   --->   Operation 61 'read' 'p_read151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_151 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)"   --->   Operation 62 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V = alloca [1250 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 63 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1250, [4 x i8]* @p_str14, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 64 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ii = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %ii_3, %4 ]"   --->   Operation 66 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %arrayctor.loop1.preheader ], [ %next_mul, %4 ]"   --->   Operation 67 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "%next_mul = add i11 %phi_mul, 25"   --->   Operation 68 'add' 'next_mul' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %ii, -14" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 69 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.60ns)   --->   "%ii_3 = add i6 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 71 'add' 'ii_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 73 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 74 'specregionbegin' 'tmp_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.48ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.50i16.i6(i16 %p_read_151, i16 %p_read151, i16 %p_read252, i16 %p_read353, i16 %p_read454, i16 %p_read555, i16 %p_read656, i16 %p_read757, i16 %p_read858, i16 %p_read959, i16 %p_read1060, i16 %p_read_150, i16 %p_read_149, i16 %p_read_148, i16 %p_read_147, i16 %p_read_146, i16 %p_read_145, i16 %p_read_144, i16 %p_read_143, i16 %p_read_142, i16 %p_read2070, i16 %p_read_141, i16 %p_read_140, i16 %p_read_139, i16 %p_read_138, i16 %p_read_137, i16 %p_read_136, i16 %p_read_135, i16 %p_read_134, i16 %p_read_133, i16 %p_read3080, i16 %p_read_132, i16 %p_read_131, i16 %p_read_130, i16 %p_read_129, i16 %p_read_128, i16 %p_read_127, i16 %p_read_126, i16 %p_read_125, i16 %p_read_124, i16 %p_read4090, i16 %p_read_123, i16 %p_read_122, i16 %p_read_121, i16 %p_read_120, i16 %p_read_119, i16 %p_read_118, i16 %p_read_117, i16 %p_read_116, i16 %p_read_115, i6 %ii)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 75 'mux' 'cache_V' <Predicate = (!tmp)> <Delay = 2.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 76 'sext' 'OP1_V_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.35ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 77 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%acc_24_V_1 = alloca i16"   --->   Operation 78 'alloca' 'acc_24_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%acc_24_V_3 = alloca i16"   --->   Operation 79 'alloca' 'acc_24_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%acc_24_V_4 = alloca i16"   --->   Operation 80 'alloca' 'acc_24_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%acc_24_V_5 = alloca i16"   --->   Operation 81 'alloca' 'acc_24_V_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%acc_24_V_6 = alloca i16"   --->   Operation 82 'alloca' 'acc_24_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%acc_24_V_7 = alloca i16"   --->   Operation 83 'alloca' 'acc_24_V_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%acc_24_V_8 = alloca i16"   --->   Operation 84 'alloca' 'acc_24_V_8' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%acc_24_V_9 = alloca i16"   --->   Operation 85 'alloca' 'acc_24_V_9' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%acc_24_V_10 = alloca i16"   --->   Operation 86 'alloca' 'acc_24_V_10' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%acc_24_V_11 = alloca i16"   --->   Operation 87 'alloca' 'acc_24_V_11' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%acc_24_V_12 = alloca i16"   --->   Operation 88 'alloca' 'acc_24_V_12' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%acc_24_V_13 = alloca i16"   --->   Operation 89 'alloca' 'acc_24_V_13' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%acc_24_V_14 = alloca i16"   --->   Operation 90 'alloca' 'acc_24_V_14' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%acc_24_V_15 = alloca i16"   --->   Operation 91 'alloca' 'acc_24_V_15' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%acc_24_V_16 = alloca i16"   --->   Operation 92 'alloca' 'acc_24_V_16' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%acc_24_V_17 = alloca i16"   --->   Operation 93 'alloca' 'acc_24_V_17' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%acc_24_V_18 = alloca i16"   --->   Operation 94 'alloca' 'acc_24_V_18' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%acc_24_V_19 = alloca i16"   --->   Operation 95 'alloca' 'acc_24_V_19' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%acc_24_V_20 = alloca i16"   --->   Operation 96 'alloca' 'acc_24_V_20' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%acc_24_V_21 = alloca i16"   --->   Operation 97 'alloca' 'acc_24_V_21' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%acc_24_V_22 = alloca i16"   --->   Operation 98 'alloca' 'acc_24_V_22' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%acc_24_V_23 = alloca i16"   --->   Operation 99 'alloca' 'acc_24_V_23' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%acc_24_V_24 = alloca i16"   --->   Operation 100 'alloca' 'acc_24_V_24' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%acc_24_V_25 = alloca i16"   --->   Operation 101 'alloca' 'acc_24_V_25' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%acc_24_V = alloca i16"   --->   Operation 102 'alloca' 'acc_24_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 103 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%jj = phi i5 [ 0, %1 ], [ %jj_3, %3 ]"   --->   Operation 104 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%jj_cast = zext i5 %jj to i11" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 105 'zext' 'jj_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.21ns)   --->   "%tmp_13 = icmp eq i5 %jj, -7" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 106 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 107 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.54ns)   --->   "%jj_3 = add i5 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 108 'add' 'jj_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %4, label %3" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.76ns)   --->   "%index = add i11 %phi_mul, %jj_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 110 'add' 'index' <Predicate = (!tmp_13)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_14 = zext i11 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'tmp_14' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%w6_V_addr = getelementptr [1250 x i11]* @w6_V, i64 0, i64 %tmp_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'getelementptr' 'w6_V_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (2.77ns)   --->   "%w6_V_load = load i11* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'load' 'w6_V_load' <Predicate = (!tmp_13)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1250> <ROM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_11)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 114 'specregionend' 'empty_46' <Predicate = (tmp_13)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 115 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.39>
ST_4 : Operation 116 [1/2] (2.77ns)   --->   "%w6_V_load = load i11* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'load' 'w6_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1250> <ROM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i11 %w6_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (4.62ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'p_Val2_s' <Predicate = true> <Delay = 4.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [1250 x i16]* %mult_V, i64 0, i64 %tmp_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.77ns)   --->   "store i16 %tmp_17, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.60>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%iacc = phi i5 [ 0, %.preheader38.preheader ], [ %iacc_2, %.preheader38.backedge ]"   --->   Operation 124 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%acc_24_V_1_load = load i16* %acc_24_V_1"   --->   Operation 125 'load' 'acc_24_V_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%acc_24_V_3_load = load i16* %acc_24_V_3"   --->   Operation 126 'load' 'acc_24_V_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%acc_24_V_4_load = load i16* %acc_24_V_4"   --->   Operation 127 'load' 'acc_24_V_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%acc_24_V_5_load = load i16* %acc_24_V_5"   --->   Operation 128 'load' 'acc_24_V_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%acc_24_V_6_load = load i16* %acc_24_V_6"   --->   Operation 129 'load' 'acc_24_V_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%acc_24_V_7_load = load i16* %acc_24_V_7"   --->   Operation 130 'load' 'acc_24_V_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%acc_24_V_8_load = load i16* %acc_24_V_8"   --->   Operation 131 'load' 'acc_24_V_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%acc_24_V_9_load = load i16* %acc_24_V_9"   --->   Operation 132 'load' 'acc_24_V_9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%acc_24_V_10_load = load i16* %acc_24_V_10"   --->   Operation 133 'load' 'acc_24_V_10_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%acc_24_V_11_load = load i16* %acc_24_V_11"   --->   Operation 134 'load' 'acc_24_V_11_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%acc_24_V_12_load = load i16* %acc_24_V_12"   --->   Operation 135 'load' 'acc_24_V_12_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%acc_24_V_13_load = load i16* %acc_24_V_13"   --->   Operation 136 'load' 'acc_24_V_13_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%acc_24_V_14_load = load i16* %acc_24_V_14"   --->   Operation 137 'load' 'acc_24_V_14_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%acc_24_V_15_load = load i16* %acc_24_V_15"   --->   Operation 138 'load' 'acc_24_V_15_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%acc_24_V_16_load = load i16* %acc_24_V_16"   --->   Operation 139 'load' 'acc_24_V_16_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%acc_24_V_17_load = load i16* %acc_24_V_17"   --->   Operation 140 'load' 'acc_24_V_17_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%acc_24_V_18_load = load i16* %acc_24_V_18"   --->   Operation 141 'load' 'acc_24_V_18_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%acc_24_V_19_load = load i16* %acc_24_V_19"   --->   Operation 142 'load' 'acc_24_V_19_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%acc_24_V_20_load = load i16* %acc_24_V_20"   --->   Operation 143 'load' 'acc_24_V_20_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%acc_24_V_21_load = load i16* %acc_24_V_21"   --->   Operation 144 'load' 'acc_24_V_21_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%acc_24_V_22_load = load i16* %acc_24_V_22"   --->   Operation 145 'load' 'acc_24_V_22_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%acc_24_V_23_load = load i16* %acc_24_V_23"   --->   Operation 146 'load' 'acc_24_V_23_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%acc_24_V_24_load = load i16* %acc_24_V_24"   --->   Operation 147 'load' 'acc_24_V_24_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%acc_24_V_25_load = load i16* %acc_24_V_25"   --->   Operation 148 'load' 'acc_24_V_25_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%acc_24_V_load = load i16* %acc_24_V"   --->   Operation 149 'load' 'acc_24_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.21ns)   --->   "%tmp_s = icmp eq i5 %iacc, -7" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 150 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 151 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (1.54ns)   --->   "%iacc_2 = add i5 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 152 'add' 'iacc_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 154 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (2.60ns)   --->   "%acc_0_V = call i16 @_ssdm_op_Mux.ap_auto.25i16.i5(i16 -7, i16 6, i16 -31, i16 -28, i16 -12, i16 114, i16 123, i16 40, i16 -32, i16 144, i16 -3, i16 100, i16 -34, i16 122, i16 61, i16 86, i16 134, i16 -20, i16 -62, i16 53, i16 2, i16 111, i16 161, i16 104, i16 -15, i5 %iacc)" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 155 'mux' 'acc_0_V' <Predicate = (!tmp_s)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.22ns)   --->   "switch i5 %iacc, label %branch49 [
    i5 0, label %..preheader38.backedge_crit_edge
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 156 'switch' <Predicate = (!tmp_s)> <Delay = 1.22>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_25" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 157 'store' <Predicate = (!tmp_s & iacc == 23)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 158 'br' <Predicate = (!tmp_s & iacc == 23)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_24" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 159 'store' <Predicate = (!tmp_s & iacc == 22)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 160 'br' <Predicate = (!tmp_s & iacc == 22)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_23" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 161 'store' <Predicate = (!tmp_s & iacc == 21)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 162 'br' <Predicate = (!tmp_s & iacc == 21)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_22" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 163 'store' <Predicate = (!tmp_s & iacc == 20)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 164 'br' <Predicate = (!tmp_s & iacc == 20)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_21" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 165 'store' <Predicate = (!tmp_s & iacc == 19)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 166 'br' <Predicate = (!tmp_s & iacc == 19)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_20" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 167 'store' <Predicate = (!tmp_s & iacc == 18)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 168 'br' <Predicate = (!tmp_s & iacc == 18)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_19" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 169 'store' <Predicate = (!tmp_s & iacc == 17)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 170 'br' <Predicate = (!tmp_s & iacc == 17)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_18" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 171 'store' <Predicate = (!tmp_s & iacc == 16)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 172 'br' <Predicate = (!tmp_s & iacc == 16)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_17" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 173 'store' <Predicate = (!tmp_s & iacc == 15)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 174 'br' <Predicate = (!tmp_s & iacc == 15)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 175 'store' <Predicate = (!tmp_s & iacc == 14)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 176 'br' <Predicate = (!tmp_s & iacc == 14)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_15" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 177 'store' <Predicate = (!tmp_s & iacc == 13)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 178 'br' <Predicate = (!tmp_s & iacc == 13)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_14" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 179 'store' <Predicate = (!tmp_s & iacc == 12)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 180 'br' <Predicate = (!tmp_s & iacc == 12)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_13" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 181 'store' <Predicate = (!tmp_s & iacc == 11)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 182 'br' <Predicate = (!tmp_s & iacc == 11)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_12" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 183 'store' <Predicate = (!tmp_s & iacc == 10)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 184 'br' <Predicate = (!tmp_s & iacc == 10)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_11" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 185 'store' <Predicate = (!tmp_s & iacc == 9)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 186 'br' <Predicate = (!tmp_s & iacc == 9)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_10" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 187 'store' <Predicate = (!tmp_s & iacc == 8)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 188 'br' <Predicate = (!tmp_s & iacc == 8)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_9" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 189 'store' <Predicate = (!tmp_s & iacc == 7)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 190 'br' <Predicate = (!tmp_s & iacc == 7)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_8" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 191 'store' <Predicate = (!tmp_s & iacc == 6)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 192 'br' <Predicate = (!tmp_s & iacc == 6)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_7" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 193 'store' <Predicate = (!tmp_s & iacc == 5)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 194 'br' <Predicate = (!tmp_s & iacc == 5)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_6" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 195 'store' <Predicate = (!tmp_s & iacc == 4)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 196 'br' <Predicate = (!tmp_s & iacc == 4)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_5" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 197 'store' <Predicate = (!tmp_s & iacc == 3)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 198 'br' <Predicate = (!tmp_s & iacc == 3)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_4" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 199 'store' <Predicate = (!tmp_s & iacc == 2)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 200 'br' <Predicate = (!tmp_s & iacc == 2)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_3" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 201 'store' <Predicate = (!tmp_s & iacc == 1)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 202 'br' <Predicate = (!tmp_s & iacc == 1)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V_1" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 203 'store' <Predicate = (!tmp_s & iacc == 0)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 204 'br' <Predicate = (!tmp_s & iacc == 0)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_24_V" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 205 'store' <Predicate = (!tmp_s & iacc == 24) | (!tmp_s & iacc == 25) | (!tmp_s & iacc == 26) | (!tmp_s & iacc == 27) | (!tmp_s & iacc == 28) | (!tmp_s & iacc == 29) | (!tmp_s & iacc == 30) | (!tmp_s & iacc == 31)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 206 'br' <Predicate = (!tmp_s & iacc == 24) | (!tmp_s & iacc == 25) | (!tmp_s & iacc == 26) | (!tmp_s & iacc == 27) | (!tmp_s & iacc == 28) | (!tmp_s & iacc == 29) | (!tmp_s & iacc == 30) | (!tmp_s & iacc == 31)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%acc_24_V_26 = alloca i16"   --->   Operation 207 'alloca' 'acc_24_V_26' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%acc_24_V_27 = alloca i16"   --->   Operation 208 'alloca' 'acc_24_V_27' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%acc_24_V_28 = alloca i16"   --->   Operation 209 'alloca' 'acc_24_V_28' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%acc_24_V_29 = alloca i16"   --->   Operation 210 'alloca' 'acc_24_V_29' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%acc_24_V_30 = alloca i16"   --->   Operation 211 'alloca' 'acc_24_V_30' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%acc_24_V_31 = alloca i16"   --->   Operation 212 'alloca' 'acc_24_V_31' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%acc_24_V_32 = alloca i16"   --->   Operation 213 'alloca' 'acc_24_V_32' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%acc_24_V_33 = alloca i16"   --->   Operation 214 'alloca' 'acc_24_V_33' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%acc_24_V_34 = alloca i16"   --->   Operation 215 'alloca' 'acc_24_V_34' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%acc_24_V_35 = alloca i16"   --->   Operation 216 'alloca' 'acc_24_V_35' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%acc_24_V_36 = alloca i16"   --->   Operation 217 'alloca' 'acc_24_V_36' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%acc_24_V_37 = alloca i16"   --->   Operation 218 'alloca' 'acc_24_V_37' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%acc_24_V_38 = alloca i16"   --->   Operation 219 'alloca' 'acc_24_V_38' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%acc_24_V_39 = alloca i16"   --->   Operation 220 'alloca' 'acc_24_V_39' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%acc_24_V_40 = alloca i16"   --->   Operation 221 'alloca' 'acc_24_V_40' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%acc_24_V_41 = alloca i16"   --->   Operation 222 'alloca' 'acc_24_V_41' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%acc_24_V_42 = alloca i16"   --->   Operation 223 'alloca' 'acc_24_V_42' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%acc_24_V_43 = alloca i16"   --->   Operation 224 'alloca' 'acc_24_V_43' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%acc_24_V_44 = alloca i16"   --->   Operation 225 'alloca' 'acc_24_V_44' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%acc_24_V_45 = alloca i16"   --->   Operation 226 'alloca' 'acc_24_V_45' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%acc_24_V_46 = alloca i16"   --->   Operation 227 'alloca' 'acc_24_V_46' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%acc_24_V_47 = alloca i16"   --->   Operation 228 'alloca' 'acc_24_V_47' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%acc_24_V_48 = alloca i16"   --->   Operation 229 'alloca' 'acc_24_V_48' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%acc_24_V_49 = alloca i16"   --->   Operation 230 'alloca' 'acc_24_V_49' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%acc_24_V_2 = alloca i16"   --->   Operation 231 'alloca' 'acc_24_V_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_load, i16* %acc_24_V_2"   --->   Operation 232 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 233 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_25_load, i16* %acc_24_V_49"   --->   Operation 233 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 234 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_24_load, i16* %acc_24_V_48"   --->   Operation 234 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 235 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_23_load, i16* %acc_24_V_47"   --->   Operation 235 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 236 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_22_load, i16* %acc_24_V_46"   --->   Operation 236 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 237 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_21_load, i16* %acc_24_V_45"   --->   Operation 237 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 238 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_20_load, i16* %acc_24_V_44"   --->   Operation 238 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 239 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_19_load, i16* %acc_24_V_43"   --->   Operation 239 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 240 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_18_load, i16* %acc_24_V_42"   --->   Operation 240 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 241 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_17_load, i16* %acc_24_V_41"   --->   Operation 241 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 242 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_16_load, i16* %acc_24_V_40"   --->   Operation 242 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 243 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_15_load, i16* %acc_24_V_39"   --->   Operation 243 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 244 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_14_load, i16* %acc_24_V_38"   --->   Operation 244 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 245 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_13_load, i16* %acc_24_V_37"   --->   Operation 245 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 246 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_12_load, i16* %acc_24_V_36"   --->   Operation 246 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 247 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_11_load, i16* %acc_24_V_35"   --->   Operation 247 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 248 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_10_load, i16* %acc_24_V_34"   --->   Operation 248 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 249 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_9_load, i16* %acc_24_V_33"   --->   Operation 249 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 250 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_8_load, i16* %acc_24_V_32"   --->   Operation 250 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 251 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_7_load, i16* %acc_24_V_31"   --->   Operation 251 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 252 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_6_load, i16* %acc_24_V_30"   --->   Operation 252 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 253 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_5_load, i16* %acc_24_V_29"   --->   Operation 253 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 254 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_4_load, i16* %acc_24_V_28"   --->   Operation 254 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 255 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_3_load, i16* %acc_24_V_27"   --->   Operation 255 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 256 [1/1] (1.35ns)   --->   "store i16 %acc_24_V_1_load, i16* %acc_24_V_26"   --->   Operation 256 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_6 : Operation 257 [1/1] (1.35ns)   --->   "br label %.preheader37"   --->   Operation 257 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%ii2 = phi i6 [ %ii_4, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 259 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ %next_mul2, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 260 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (1.76ns)   --->   "%next_mul2 = add i11 %phi_mul1, 25"   --->   Operation 261 'add' 'next_mul2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (1.22ns)   --->   "%tmp_16 = icmp eq i6 %ii2, -14" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 262 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 263 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (1.60ns)   --->   "%ii_4 = add i6 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 264 'add' 'ii_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader.preheader, label %6" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 266 'specloopname' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 267 'specregionbegin' 'tmp_18' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.35ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 268 'br' <Predicate = (!tmp_16)> <Delay = 1.35>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%res_24_V_write_assign = alloca i16"   --->   Operation 269 'alloca' 'res_24_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%res_23_V_write_assign = alloca i16"   --->   Operation 270 'alloca' 'res_23_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = alloca i16"   --->   Operation 271 'alloca' 'res_0_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%res_22_V_write_assign = alloca i16"   --->   Operation 272 'alloca' 'res_22_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%res_21_V_write_assign = alloca i16"   --->   Operation 273 'alloca' 'res_21_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = alloca i16"   --->   Operation 274 'alloca' 'res_1_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%res_20_V_write_assign = alloca i16"   --->   Operation 275 'alloca' 'res_20_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%res_19_V_write_assign = alloca i16"   --->   Operation 276 'alloca' 'res_19_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = alloca i16"   --->   Operation 277 'alloca' 'res_2_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%res_18_V_write_assign = alloca i16"   --->   Operation 278 'alloca' 'res_18_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%res_17_V_write_assign = alloca i16"   --->   Operation 279 'alloca' 'res_17_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = alloca i16"   --->   Operation 280 'alloca' 'res_3_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%res_16_V_write_assign = alloca i16"   --->   Operation 281 'alloca' 'res_16_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%res_15_V_write_assign = alloca i16"   --->   Operation 282 'alloca' 'res_15_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = alloca i16"   --->   Operation 283 'alloca' 'res_4_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = alloca i16"   --->   Operation 284 'alloca' 'res_14_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = alloca i16"   --->   Operation 285 'alloca' 'res_13_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = alloca i16"   --->   Operation 286 'alloca' 'res_5_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = alloca i16"   --->   Operation 287 'alloca' 'res_12_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = alloca i16"   --->   Operation 288 'alloca' 'res_11_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = alloca i16"   --->   Operation 289 'alloca' 'res_6_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = alloca i16"   --->   Operation 290 'alloca' 'res_10_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = alloca i16"   --->   Operation 291 'alloca' 'res_9_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = alloca i16"   --->   Operation 292 'alloca' 'res_7_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = alloca i16"   --->   Operation 293 'alloca' 'res_8_V_write_assign' <Predicate = (tmp_16)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 294 'br' <Predicate = (tmp_16)> <Delay = 1.35>

State 9 <SV = 4> <Delay = 4.53>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%jj3 = phi i5 [ 0, %6 ], [ %jj_4, %branch0.backedge ]"   --->   Operation 295 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%jj3_cast = zext i5 %jj3 to i11" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 296 'zext' 'jj3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (1.21ns)   --->   "%tmp_21 = icmp eq i5 %jj3, -7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 297 'icmp' 'tmp_21' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 298 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (1.54ns)   --->   "%jj_4 = add i5 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 299 'add' 'jj_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (1.76ns)   --->   "%index_2 = add i11 %phi_mul1, %jj3_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 301 'add' 'index_2' <Predicate = (!tmp_21)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_22 = zext i11 %index_2 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 302 'zext' 'tmp_22' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_addr_2 = getelementptr [1250 x i16]* %mult_V, i64 0, i64 %tmp_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 303 'getelementptr' 'mult_V_addr_2' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_9 : Operation 304 [2/2] (2.77ns)   --->   "%p_Val2_44 = load i16* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 304 'load' 'p_Val2_44' <Predicate = (!tmp_21)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_18)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 305 'specregionend' 'empty_50' <Predicate = (tmp_21)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 306 'br' <Predicate = (tmp_21)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.96>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%acc_24_V_26_load_1 = load i16* %acc_24_V_26"   --->   Operation 307 'load' 'acc_24_V_26_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%acc_24_V_27_load_1 = load i16* %acc_24_V_27"   --->   Operation 308 'load' 'acc_24_V_27_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%acc_24_V_28_load_1 = load i16* %acc_24_V_28"   --->   Operation 309 'load' 'acc_24_V_28_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%acc_24_V_29_load_1 = load i16* %acc_24_V_29"   --->   Operation 310 'load' 'acc_24_V_29_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%acc_24_V_30_load_1 = load i16* %acc_24_V_30"   --->   Operation 311 'load' 'acc_24_V_30_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%acc_24_V_31_load_1 = load i16* %acc_24_V_31"   --->   Operation 312 'load' 'acc_24_V_31_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%acc_24_V_32_load_1 = load i16* %acc_24_V_32"   --->   Operation 313 'load' 'acc_24_V_32_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%acc_24_V_33_load_1 = load i16* %acc_24_V_33"   --->   Operation 314 'load' 'acc_24_V_33_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%acc_24_V_34_load_1 = load i16* %acc_24_V_34"   --->   Operation 315 'load' 'acc_24_V_34_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%acc_24_V_35_load_1 = load i16* %acc_24_V_35"   --->   Operation 316 'load' 'acc_24_V_35_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%acc_24_V_36_load_1 = load i16* %acc_24_V_36"   --->   Operation 317 'load' 'acc_24_V_36_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%acc_24_V_37_load_1 = load i16* %acc_24_V_37"   --->   Operation 318 'load' 'acc_24_V_37_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%acc_24_V_38_load_1 = load i16* %acc_24_V_38"   --->   Operation 319 'load' 'acc_24_V_38_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%acc_24_V_39_load_1 = load i16* %acc_24_V_39"   --->   Operation 320 'load' 'acc_24_V_39_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%acc_24_V_40_load_1 = load i16* %acc_24_V_40"   --->   Operation 321 'load' 'acc_24_V_40_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%acc_24_V_41_load_1 = load i16* %acc_24_V_41"   --->   Operation 322 'load' 'acc_24_V_41_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%acc_24_V_42_load_1 = load i16* %acc_24_V_42"   --->   Operation 323 'load' 'acc_24_V_42_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%acc_24_V_43_load_1 = load i16* %acc_24_V_43"   --->   Operation 324 'load' 'acc_24_V_43_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%acc_24_V_44_load_1 = load i16* %acc_24_V_44"   --->   Operation 325 'load' 'acc_24_V_44_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%acc_24_V_45_load_1 = load i16* %acc_24_V_45"   --->   Operation 326 'load' 'acc_24_V_45_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%acc_24_V_46_load_1 = load i16* %acc_24_V_46"   --->   Operation 327 'load' 'acc_24_V_46_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%acc_24_V_47_load_1 = load i16* %acc_24_V_47"   --->   Operation 328 'load' 'acc_24_V_47_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%acc_24_V_48_load_1 = load i16* %acc_24_V_48"   --->   Operation 329 'load' 'acc_24_V_48_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%acc_24_V_49_load_1 = load i16* %acc_24_V_49"   --->   Operation 330 'load' 'acc_24_V_49_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%acc_24_V_2_load_1 = load i16* %acc_24_V_2"   --->   Operation 331 'load' 'acc_24_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 332 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (2.60ns)   --->   "%p_Val2_43 = call i16 @_ssdm_op_Mux.ap_auto.25i16.i5(i16 %acc_24_V_26_load_1, i16 %acc_24_V_27_load_1, i16 %acc_24_V_28_load_1, i16 %acc_24_V_29_load_1, i16 %acc_24_V_30_load_1, i16 %acc_24_V_31_load_1, i16 %acc_24_V_32_load_1, i16 %acc_24_V_33_load_1, i16 %acc_24_V_34_load_1, i16 %acc_24_V_35_load_1, i16 %acc_24_V_36_load_1, i16 %acc_24_V_37_load_1, i16 %acc_24_V_38_load_1, i16 %acc_24_V_39_load_1, i16 %acc_24_V_40_load_1, i16 %acc_24_V_41_load_1, i16 %acc_24_V_42_load_1, i16 %acc_24_V_43_load_1, i16 %acc_24_V_44_load_1, i16 %acc_24_V_45_load_1, i16 %acc_24_V_46_load_1, i16 %acc_24_V_47_load_1, i16 %acc_24_V_48_load_1, i16 %acc_24_V_49_load_1, i16 %acc_24_V_2_load_1, i5 %jj3)" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 333 'mux' 'p_Val2_43' <Predicate = true> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/2] (2.77ns)   --->   "%p_Val2_44 = load i16* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 334 'load' 'p_Val2_44' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_10 : Operation 335 [1/1] (1.84ns)   --->   "%acc_0_V_4 = add i16 %p_Val2_44, %p_Val2_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 335 'add' 'acc_0_V_4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 336 [1/1] (1.22ns)   --->   "switch i5 %jj3, label %branch24 [
    i5 0, label %.branch0.backedge_crit_edge
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 336 'switch' <Predicate = true> <Delay = 1.22>
ST_10 : Operation 337 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 337 'store' <Predicate = (jj3 == 23)> <Delay = 1.35>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 338 'br' <Predicate = (jj3 == 23)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 339 'store' <Predicate = (jj3 == 22)> <Delay = 1.35>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 340 'br' <Predicate = (jj3 == 22)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 341 'store' <Predicate = (jj3 == 21)> <Delay = 1.35>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 342 'br' <Predicate = (jj3 == 21)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 343 'store' <Predicate = (jj3 == 20)> <Delay = 1.35>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 344 'br' <Predicate = (jj3 == 20)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 345 'store' <Predicate = (jj3 == 19)> <Delay = 1.35>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 346 'br' <Predicate = (jj3 == 19)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 347 'store' <Predicate = (jj3 == 18)> <Delay = 1.35>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 348 'br' <Predicate = (jj3 == 18)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 349 'store' <Predicate = (jj3 == 17)> <Delay = 1.35>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 350 'br' <Predicate = (jj3 == 17)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 351 'store' <Predicate = (jj3 == 16)> <Delay = 1.35>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 352 'br' <Predicate = (jj3 == 16)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 353 'store' <Predicate = (jj3 == 15)> <Delay = 1.35>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 354 'br' <Predicate = (jj3 == 15)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 355 'store' <Predicate = (jj3 == 14)> <Delay = 1.35>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 356 'br' <Predicate = (jj3 == 14)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 357 'store' <Predicate = (jj3 == 13)> <Delay = 1.35>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 358 'br' <Predicate = (jj3 == 13)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 359 'store' <Predicate = (jj3 == 12)> <Delay = 1.35>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 360 'br' <Predicate = (jj3 == 12)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 361 'store' <Predicate = (jj3 == 11)> <Delay = 1.35>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 362 'br' <Predicate = (jj3 == 11)> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 363 'store' <Predicate = (jj3 == 10)> <Delay = 1.35>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 364 'br' <Predicate = (jj3 == 10)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 365 'store' <Predicate = (jj3 == 9)> <Delay = 1.35>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 366 'br' <Predicate = (jj3 == 9)> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 367 'store' <Predicate = (jj3 == 8)> <Delay = 1.35>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 368 'br' <Predicate = (jj3 == 8)> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 369 'store' <Predicate = (jj3 == 7)> <Delay = 1.35>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 370 'br' <Predicate = (jj3 == 7)> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 371 'store' <Predicate = (jj3 == 6)> <Delay = 1.35>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 372 'br' <Predicate = (jj3 == 6)> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 373 'store' <Predicate = (jj3 == 5)> <Delay = 1.35>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 374 'br' <Predicate = (jj3 == 5)> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 375 'store' <Predicate = (jj3 == 4)> <Delay = 1.35>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 376 'br' <Predicate = (jj3 == 4)> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 377 'store' <Predicate = (jj3 == 3)> <Delay = 1.35>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 378 'br' <Predicate = (jj3 == 3)> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 379 'store' <Predicate = (jj3 == 2)> <Delay = 1.35>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 380 'br' <Predicate = (jj3 == 2)> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 381 'store' <Predicate = (jj3 == 1)> <Delay = 1.35>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 382 'br' <Predicate = (jj3 == 1)> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 383 'store' <Predicate = (jj3 == 0)> <Delay = 1.35>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 384 'br' <Predicate = (jj3 == 0)> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_4, i16* %acc_24_V_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 385 'store' <Predicate = (jj3 == 24) | (jj3 == 25) | (jj3 == 26) | (jj3 == 27) | (jj3 == 28) | (jj3 == 29) | (jj3 == 30) | (jj3 == 31)> <Delay = 1.35>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 386 'br' <Predicate = (jj3 == 24) | (jj3 == 25) | (jj3 == 26) | (jj3 == 27) | (jj3 == 28) | (jj3 == 29) | (jj3 == 30) | (jj3 == 31)> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.60>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%ires = phi i5 [ 0, %.preheader.preheader ], [ %ires_2, %.preheader.backedge ]"   --->   Operation 388 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (1.21ns)   --->   "%tmp_19 = icmp eq i5 %ires, -7" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 389 'icmp' 'tmp_19' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 390 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (1.54ns)   --->   "%ires_2 = add i5 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 391 'add' 'ires_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %10, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%acc_24_V_26_load = load i16* %acc_24_V_26"   --->   Operation 393 'load' 'acc_24_V_26_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%acc_24_V_27_load = load i16* %acc_24_V_27"   --->   Operation 394 'load' 'acc_24_V_27_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%acc_24_V_28_load = load i16* %acc_24_V_28"   --->   Operation 395 'load' 'acc_24_V_28_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%acc_24_V_29_load = load i16* %acc_24_V_29"   --->   Operation 396 'load' 'acc_24_V_29_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%acc_24_V_30_load = load i16* %acc_24_V_30"   --->   Operation 397 'load' 'acc_24_V_30_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%acc_24_V_31_load = load i16* %acc_24_V_31"   --->   Operation 398 'load' 'acc_24_V_31_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%acc_24_V_32_load = load i16* %acc_24_V_32"   --->   Operation 399 'load' 'acc_24_V_32_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%acc_24_V_33_load = load i16* %acc_24_V_33"   --->   Operation 400 'load' 'acc_24_V_33_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%acc_24_V_34_load = load i16* %acc_24_V_34"   --->   Operation 401 'load' 'acc_24_V_34_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%acc_24_V_35_load = load i16* %acc_24_V_35"   --->   Operation 402 'load' 'acc_24_V_35_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%acc_24_V_36_load = load i16* %acc_24_V_36"   --->   Operation 403 'load' 'acc_24_V_36_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%acc_24_V_37_load = load i16* %acc_24_V_37"   --->   Operation 404 'load' 'acc_24_V_37_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%acc_24_V_38_load = load i16* %acc_24_V_38"   --->   Operation 405 'load' 'acc_24_V_38_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%acc_24_V_39_load = load i16* %acc_24_V_39"   --->   Operation 406 'load' 'acc_24_V_39_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%acc_24_V_40_load = load i16* %acc_24_V_40"   --->   Operation 407 'load' 'acc_24_V_40_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%acc_24_V_41_load = load i16* %acc_24_V_41"   --->   Operation 408 'load' 'acc_24_V_41_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%acc_24_V_42_load = load i16* %acc_24_V_42"   --->   Operation 409 'load' 'acc_24_V_42_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%acc_24_V_43_load = load i16* %acc_24_V_43"   --->   Operation 410 'load' 'acc_24_V_43_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%acc_24_V_44_load = load i16* %acc_24_V_44"   --->   Operation 411 'load' 'acc_24_V_44_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%acc_24_V_45_load = load i16* %acc_24_V_45"   --->   Operation 412 'load' 'acc_24_V_45_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%acc_24_V_46_load = load i16* %acc_24_V_46"   --->   Operation 413 'load' 'acc_24_V_46_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%acc_24_V_47_load = load i16* %acc_24_V_47"   --->   Operation 414 'load' 'acc_24_V_47_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%acc_24_V_48_load = load i16* %acc_24_V_48"   --->   Operation 415 'load' 'acc_24_V_48_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%acc_24_V_49_load = load i16* %acc_24_V_49"   --->   Operation 416 'load' 'acc_24_V_49_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%acc_24_V_2_load = load i16* %acc_24_V_2"   --->   Operation 417 'load' 'acc_24_V_2_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 418 'specloopname' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (2.60ns)   --->   "%tmp_48 = call i16 @_ssdm_op_Mux.ap_auto.25i16.i5(i16 %acc_24_V_26_load, i16 %acc_24_V_27_load, i16 %acc_24_V_28_load, i16 %acc_24_V_29_load, i16 %acc_24_V_30_load, i16 %acc_24_V_31_load, i16 %acc_24_V_32_load, i16 %acc_24_V_33_load, i16 %acc_24_V_34_load, i16 %acc_24_V_35_load, i16 %acc_24_V_36_load, i16 %acc_24_V_37_load, i16 %acc_24_V_38_load, i16 %acc_24_V_39_load, i16 %acc_24_V_40_load, i16 %acc_24_V_41_load, i16 %acc_24_V_42_load, i16 %acc_24_V_43_load, i16 %acc_24_V_44_load, i16 %acc_24_V_45_load, i16 %acc_24_V_46_load, i16 %acc_24_V_47_load, i16 %acc_24_V_48_load, i16 %acc_24_V_49_load, i16 %acc_24_V_2_load, i5 %ires)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 419 'mux' 'tmp_48' <Predicate = (!tmp_19)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (1.22ns)   --->   "switch i5 %ires, label %branch24198 [
    i5 0, label %..preheader.backedge_crit_edge
    i5 1, label %branch1175
    i5 2, label %branch2176
    i5 3, label %branch3177
    i5 4, label %branch4178
    i5 5, label %branch5179
    i5 6, label %branch6180
    i5 7, label %branch7181
    i5 8, label %branch8182
    i5 9, label %branch9183
    i5 10, label %branch10184
    i5 11, label %branch11185
    i5 12, label %branch12186
    i5 13, label %branch13187
    i5 14, label %branch14188
    i5 15, label %branch15189
    i5 -16, label %branch16190
    i5 -15, label %branch17191
    i5 -14, label %branch18192
    i5 -13, label %branch19193
    i5 -12, label %branch20194
    i5 -11, label %branch21195
    i5 -10, label %branch22196
    i5 -9, label %branch23197
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 420 'switch' <Predicate = (!tmp_19)> <Delay = 1.22>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 421 'store' <Predicate = (!tmp_19 & ires == 23)> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 422 'br' <Predicate = (!tmp_19 & ires == 23)> <Delay = 0.00>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 423 'store' <Predicate = (!tmp_19 & ires == 22)> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 424 'br' <Predicate = (!tmp_19 & ires == 22)> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 425 'store' <Predicate = (!tmp_19 & ires == 21)> <Delay = 0.00>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 426 'br' <Predicate = (!tmp_19 & ires == 21)> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 427 'store' <Predicate = (!tmp_19 & ires == 20)> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 428 'br' <Predicate = (!tmp_19 & ires == 20)> <Delay = 0.00>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 429 'store' <Predicate = (!tmp_19 & ires == 19)> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 430 'br' <Predicate = (!tmp_19 & ires == 19)> <Delay = 0.00>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 431 'store' <Predicate = (!tmp_19 & ires == 18)> <Delay = 0.00>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 432 'br' <Predicate = (!tmp_19 & ires == 18)> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 433 'store' <Predicate = (!tmp_19 & ires == 17)> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 434 'br' <Predicate = (!tmp_19 & ires == 17)> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 435 'store' <Predicate = (!tmp_19 & ires == 16)> <Delay = 0.00>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 436 'br' <Predicate = (!tmp_19 & ires == 16)> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 437 'store' <Predicate = (!tmp_19 & ires == 15)> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 438 'br' <Predicate = (!tmp_19 & ires == 15)> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 439 'store' <Predicate = (!tmp_19 & ires == 14)> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 440 'br' <Predicate = (!tmp_19 & ires == 14)> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 441 'store' <Predicate = (!tmp_19 & ires == 13)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 442 'br' <Predicate = (!tmp_19 & ires == 13)> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 443 'store' <Predicate = (!tmp_19 & ires == 12)> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 444 'br' <Predicate = (!tmp_19 & ires == 12)> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 445 'store' <Predicate = (!tmp_19 & ires == 11)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 446 'br' <Predicate = (!tmp_19 & ires == 11)> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 447 'store' <Predicate = (!tmp_19 & ires == 10)> <Delay = 0.00>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 448 'br' <Predicate = (!tmp_19 & ires == 10)> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 449 'store' <Predicate = (!tmp_19 & ires == 9)> <Delay = 0.00>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 450 'br' <Predicate = (!tmp_19 & ires == 9)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 451 'store' <Predicate = (!tmp_19 & ires == 8)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 452 'br' <Predicate = (!tmp_19 & ires == 8)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 453 'store' <Predicate = (!tmp_19 & ires == 7)> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 454 'br' <Predicate = (!tmp_19 & ires == 7)> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 455 'store' <Predicate = (!tmp_19 & ires == 6)> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 456 'br' <Predicate = (!tmp_19 & ires == 6)> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 457 'store' <Predicate = (!tmp_19 & ires == 5)> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 458 'br' <Predicate = (!tmp_19 & ires == 5)> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 459 'store' <Predicate = (!tmp_19 & ires == 4)> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 460 'br' <Predicate = (!tmp_19 & ires == 4)> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 461 'store' <Predicate = (!tmp_19 & ires == 3)> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 462 'br' <Predicate = (!tmp_19 & ires == 3)> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 463 'store' <Predicate = (!tmp_19 & ires == 2)> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 464 'br' <Predicate = (!tmp_19 & ires == 2)> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 465 'store' <Predicate = (!tmp_19 & ires == 1)> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 466 'br' <Predicate = (!tmp_19 & ires == 1)> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 467 'store' <Predicate = (!tmp_19 & ires == 0)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 468 'br' <Predicate = (!tmp_19 & ires == 0)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "store i16 %tmp_48, i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 469 'store' <Predicate = (!tmp_19 & ires == 24) | (!tmp_19 & ires == 25) | (!tmp_19 & ires == 26) | (!tmp_19 & ires == 27) | (!tmp_19 & ires == 28) | (!tmp_19 & ires == 29) | (!tmp_19 & ires == 30) | (!tmp_19 & ires == 31)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 470 'br' <Predicate = (!tmp_19 & ires == 24) | (!tmp_19 & ires == 25) | (!tmp_19 & ires == 26) | (!tmp_19 & ires == 27) | (!tmp_19 & ires == 28) | (!tmp_19 & ires == 29) | (!tmp_19 & ires == 30) | (!tmp_19 & ires == 31)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%res_24_V_write_assign_load = load i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 471 'load' 'res_24_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%res_23_V_write_assign_load = load i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 472 'load' 'res_23_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_load = load i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 473 'load' 'res_0_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%res_22_V_write_assign_load = load i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 474 'load' 'res_22_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%res_21_V_write_assign_load = load i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 475 'load' 'res_21_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_load = load i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 476 'load' 'res_1_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%res_20_V_write_assign_load = load i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 477 'load' 'res_20_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%res_19_V_write_assign_load = load i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 478 'load' 'res_19_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_load = load i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 479 'load' 'res_2_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%res_18_V_write_assign_load = load i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 480 'load' 'res_18_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%res_17_V_write_assign_load = load i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 481 'load' 'res_17_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_load = load i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 482 'load' 'res_3_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%res_16_V_write_assign_load = load i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 483 'load' 'res_16_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%res_15_V_write_assign_load = load i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 484 'load' 'res_15_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%res_4_V_write_assign_load = load i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 485 'load' 'res_4_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%res_14_V_write_assign_load = load i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 486 'load' 'res_14_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%res_13_V_write_assign_load = load i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 487 'load' 'res_13_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%res_5_V_write_assign_load = load i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 488 'load' 'res_5_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%res_12_V_write_assign_load = load i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 489 'load' 'res_12_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%res_11_V_write_assign_load = load i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 490 'load' 'res_11_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%res_6_V_write_assign_load = load i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 491 'load' 'res_6_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%res_10_V_write_assign_load = load i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 492 'load' 'res_10_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%res_9_V_write_assign_load = load i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 493 'load' 'res_9_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 494 [1/1] (0.00ns)   --->   "%res_7_V_write_assign_load = load i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 494 'load' 'res_7_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%res_8_V_write_assign_load = load i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 495 'load' 'res_8_V_write_assign_load' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign_load, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 496 'insertvalue' 'mrv' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign_load, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 497 'insertvalue' 'mrv_1' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 498 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign_load, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 498 'insertvalue' 'mrv_2' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign_load, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 499 'insertvalue' 'mrv_3' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign_load, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 500 'insertvalue' 'mrv_4' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign_load, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 501 'insertvalue' 'mrv_5' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign_load, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 502 'insertvalue' 'mrv_6' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign_load, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 503 'insertvalue' 'mrv_7' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign_load, 8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 504 'insertvalue' 'mrv_8' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign_load, 9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 505 'insertvalue' 'mrv_9' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 506 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %res_10_V_write_assign_load, 10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 506 'insertvalue' 'mrv_10' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %res_11_V_write_assign_load, 11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 507 'insertvalue' 'mrv_11' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %res_12_V_write_assign_load, 12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 508 'insertvalue' 'mrv_12' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %res_13_V_write_assign_load, 13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 509 'insertvalue' 'mrv_13' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %res_14_V_write_assign_load, 14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 510 'insertvalue' 'mrv_14' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 511 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %res_15_V_write_assign_load, 15" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 511 'insertvalue' 'mrv_15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 512 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %res_16_V_write_assign_load, 16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 512 'insertvalue' 'mrv_16' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 513 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %res_17_V_write_assign_load, 17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 513 'insertvalue' 'mrv_17' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 514 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %res_18_V_write_assign_load, 18" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 514 'insertvalue' 'mrv_18' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 515 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %res_19_V_write_assign_load, 19" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 515 'insertvalue' 'mrv_19' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 516 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %res_20_V_write_assign_load, 20" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 516 'insertvalue' 'mrv_20' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %res_21_V_write_assign_load, 21" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 517 'insertvalue' 'mrv_21' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %res_22_V_write_assign_load, 22" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 518 'insertvalue' 'mrv_22' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %res_23_V_write_assign_load, 23" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 519 'insertvalue' 'mrv_23' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %res_24_V_write_assign_load, 24" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 520 'insertvalue' 'mrv_24' <Predicate = (tmp_19)> <Delay = 0.00>
ST_11 : Operation 521 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 521 'ret' <Predicate = (tmp_19)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [106]  (1.35 ns)

 <State 2>: 2.49ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [106]  (0 ns)
	'mux' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:37) [116]  (2.49 ns)

 <State 3>: 4.54ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:40) [120]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:41) [128]  (1.76 ns)
	'getelementptr' operation ('w6_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [130]  (0 ns)
	'load' operation ('w6_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w6_V' [131]  (2.77 ns)

 <State 4>: 7.39ns
The critical path consists of the following:
	'load' operation ('w6_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w6_V' [131]  (2.77 ns)
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [133]  (4.62 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mult_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [135]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:42) of variable 'tmp_17', firmware/nnet_utils/nnet_dense_latency.h:42 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [136]  (2.77 ns)

 <State 6>: 2.6ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:48) [169]  (0 ns)
	'mux' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48) [201]  (2.6 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:49) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48 on local variable 'acc[24].V' [234]  (0 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.76ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [334]  (0 ns)
	'add' operation ('next_mul2') [335]  (1.76 ns)

 <State 9>: 4.54ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:56) [345]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:57) [378]  (1.76 ns)
	'getelementptr' operation ('mult_V_addr_2', firmware/nnet_utils/nnet_dense_latency.h:58) [381]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [382]  (2.77 ns)

 <State 10>: 5.96ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [382]  (2.77 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58) [383]  (1.84 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:58) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58 on local variable 'acc[24].V' [386]  (1.35 ns)

 <State 11>: 2.6ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:64) [493]  (0 ns)
	'mux' operation ('tmp_48', firmware/nnet_utils/nnet_dense_latency.h:64) [525]  (2.6 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
