<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_CPSW_RX_RATE_LIMIT_CONFIG Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_CPSW_RX_RATE_LIMIT_CONFIG Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v0.html">Ethernet switch submodule (CPSW - V0)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v1.html">Ethernet switch submodule (CPSW - V1)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v2.html">Ethernet switch submodule (CPSW - V2)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v3.html">Ethernet switch submodule (CPSW - V3)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v4.html">Ethernet switch submodule (CPSW - V4)</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html">CPSW Data Structures</a><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h.html">CPSW CSL-FL</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html">CPSW Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Holds CPSW Port Rx Rate Limit Configuration for CPPI Port Ingress Rate Limitaion Operation.  
 <a href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html#details">More...</a></p>

<p><code>#include &lt;csl_cpsw.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa94190138ec46e658013938437ceaa56"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html#aa94190138ec46e658013938437ceaa56">numRLimChans</a></td></tr>
<tr class="separator:aa94190138ec46e658013938437ceaa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d89b56be2006f59b71ede39a32b96d"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html#a59d89b56be2006f59b71ede39a32b96d">idleStep</a> [8]</td></tr>
<tr class="separator:a59d89b56be2006f59b71ede39a32b96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1115ee0ebdc270561abdb6767e4cd8e5"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___r_x___r_a_t_e___l_i_m_i_t___c_o_n_f_i_g.html#a1115ee0ebdc270561abdb6767e4cd8e5">sendStep</a> [8]</td></tr>
<tr class="separator:a1115ee0ebdc270561abdb6767e4cd8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Holds CPSW Port Rx Rate Limit Configuration for CPPI Port Ingress Rate Limitaion Operation. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a59d89b56be2006f59b71ede39a32b96d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_RX_RATE_LIMIT_CONFIG::idleStep</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rate Limitaion Idle Step Array </p>

</div>
</div>
<a class="anchor" id="aa94190138ec46e658013938437ceaa56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_RX_RATE_LIMIT_CONFIG::numRLimChans</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Rate Limitaion Channels. Rate limited channels must be the highest priority channels. For example, if two rate limited channels are required then they must be channel with priority 7 and 6 respectively. The BW of rate limitation channel is calcualted as idleStep/(idleStep + sendStep)*Frequemcy*256 where frequency = the VBUSP_GCLK frequency (350 for 350Mhz) </p>

</div>
</div>
<a class="anchor" id="a1115ee0ebdc270561abdb6767e4cd8e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_RX_RATE_LIMIT_CONFIG::sendStep</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rate Limitaion Send Step Array </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>src/ip/cpsw/V2/csl_cpswAux.h</li>
<li>src/ip/cpsw/V5/csl_cpsw.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
