INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:42:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.630ns period=5.260ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.630ns period=5.260ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.260ns  (clk rise@5.260ns - clk rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.395ns (28.589%)  route 3.484ns (71.411%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.743 - 5.260 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=735, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X13Y93         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=98, routed)          0.549     1.273    mem_controller3/read_arbiter/data/sel_prev
    SLICE_X13Y95         LUT5 (Prop_lut5_I2_O)        0.043     1.316 f  mem_controller3/read_arbiter/data/ltOp_carry__2_i_11/O
                         net (fo=11, routed)          0.417     1.733    mem_controller3/read_arbiter/data/weight_loadData_28_sn_1
    SLICE_X13Y94         LUT5 (Prop_lut5_I1_O)        0.043     1.776 r  mem_controller3/read_arbiter/data/level4_c1[8]_i_5/O
                         net (fo=21, routed)          0.234     2.010    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.043     2.053 r  mem_controller3/read_arbiter/data/level4_c1[24]_i_3/O
                         net (fo=59, routed)          0.471     2.524    mem_controller3/read_arbiter/data/fullReg_reg
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.043     2.567 r  mem_controller3/read_arbiter/data/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.334     2.902    addf0/operator/DI[2]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     3.093 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.093    addf0/operator/ltOp_carry_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.142 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.142    addf0/operator/ltOp_carry__0_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.191 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.191    addf0/operator/ltOp_carry__1_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.240 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.240    addf0/operator/ltOp_carry__2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.367 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, routed)          0.337     3.704    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.130     3.834 r  mem_controller2/read_arbiter/data/i__carry__0_i_2/O
                         net (fo=1, routed)           0.338     4.172    addf0/operator/p_1_in[5]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.251     4.423 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.328     4.751    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X8Y99          LUT6 (Prop_lut6_I5_O)        0.118     4.869 r  addf0/operator/RightShifterComponent/level4_c1[9]_i_2/O
                         net (fo=7, routed)           0.107     4.976    mem_controller2/read_arbiter/data/ps_c1_reg[4]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.043     5.019 r  mem_controller2/read_arbiter/data/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.369     5.387    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X8Y101         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.260     5.260 r  
                                                      0.000     5.260 r  clk (IN)
                         net (fo=735, unset)          0.483     5.743    addf0/operator/RightShifterComponent/clk
    SLICE_X8Y101         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/C
                         clock pessimism              0.000     5.743    
                         clock uncertainty           -0.035     5.707    
    SLICE_X8Y101         FDRE (Setup_fdre_C_R)       -0.271     5.436    addf0/operator/RightShifterComponent/level4_c1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  0.049    




