// Name: Test bench of Full Adder module
module full_adder_tb;

reg i_1;
reg i_2;
reg i_3;
wire s;
wire c;

full_adder fa(
  .i_1(i_1),
  .i_2(i_2),
  .i_3(i_3),
  .s(s),
  .c(c)
);

initial begin
  i_1 <= 1'b0;
  i_2 <= 1'b0;
  i_3 <= 1'b0;
end

initial begin
  for(integer a = 0; a < 2; a = a + 1) begin
    for(integer b = 0; b < 2; b = b + 1) begin
      for(integer d = 0; d < 2; d = d + 1) begin
        #2 i_1 <= ~i_1;
      end
      i_2 <= ~i_2;
    end 
    i_3 <= ~i_3;
  end
  #4 $finish;
end

initial begin
  $display("t  a  b  c | s  c");
end

always @(i_1, i_2, i_3) begin 
  #1; $display("%2d %1b  %1b  %1b | %1b  %1b", $time, i_3, i_2, i_1, s, c);
end

endmodule
