Ins,OpCode,Function,ALUSrc,RegWrite,RegDst,Branch,Memto-Reg,MemRead,MemWrite,Jump,ALUOp,ALUCtrl,Operation
Addu,000 000,100 001,0,1,1,0,0,0,0,0,10,10,add
Addi,001 000,x,1,1,0,0,0,0,0,0,0,10,add
Subu,000 000,100 011,0,1,1,0,0,0,0,0,10,11,sub
And,000 000,100 100,0,1,1,0,0,0,0,0,10,0,and
Or,000 000,100 101,0,1,1,0,0,0,0,0,10,1,or
Slt,000 000 ,101 010,0,1,1,0,0,0,0,0,10,110,set less than
Sltiu,001 011,x,1,1,0,0,0,0,0,0,1,110,set less than
Beq,000 100,x,0,0,x,1,0,0,0,0,110,1010,beq
,,,,,,,,,,,,,
Sra,000 000 ,000 011,0,1,1,0,0,0,0,0,10,1111,special case
Srav,000 000,000 111,0,1,1,0,0,0,0,0,10,100,shift right
Lui,001 111,x,1,1,0,0,0,0,0,0,11,111,shift upper
Ori,001 101,x,1,1,0,0,0,0,0,0,100,1,or
Bne,000 101,x,0,0,x,1,0,0,0,0,111,1011,bne
,,,,,,,,,,,,,
lw,100 011(35),x,1,1,0,0,1,1,0,0,101,10,add
sw,101 011(43),x,1,0,x,0,x,0,1,0,101,10,add
j,000 010(2),x,x,0,x,0,x,0,0,1,xxx,xxxx,
