{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:53:48 2024 " "Info: Processing started: Wed Jun 05 20:53:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst5\|inst21~1 " "Warning: Node \"Block1:inst5\|inst21~1\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst\|inst21~1 " "Warning: Node \"Block1:inst\|inst21~1\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Block4:inst9\|Block9:inst6\|inst17 " "Info: Detected ripple clock \"Block4:inst9\|Block9:inst6\|inst17\" as buffer" {  } { { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { { 464 1928 1992 544 "inst17" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst9\|Block9:inst6\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst9\|Block8:inst4\|inst17 " "Info: Detected ripple clock \"Block4:inst9\|Block8:inst4\|inst17\" as buffer" {  } { { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst9\|Block8:inst4\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst9\|inst5 " "Info: Detected ripple clock \"Block4:inst9\|inst5\" as buffer" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1312 2232 2296 1392 "inst5" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst9\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst3\|Block9:inst6\|inst17 " "Info: Detected ripple clock \"Block4:inst3\|Block9:inst6\|inst17\" as buffer" {  } { { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { { 464 1928 1992 544 "inst17" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst3\|Block9:inst6\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst3\|Block8:inst4\|inst17 " "Info: Detected ripple clock \"Block4:inst3\|Block8:inst4\|inst17\" as buffer" {  } { { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst3\|Block8:inst4\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst3\|inst5 " "Info: Detected ripple clock \"Block4:inst3\|inst5\" as buffer" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1312 2232 2296 1392 "inst5" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst3\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst9\|Block9:inst3\|inst17 " "Info: Detected ripple clock \"Block4:inst9\|Block9:inst3\|inst17\" as buffer" {  } { { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { { 464 1928 1992 544 "inst17" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst9\|Block9:inst3\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst3\|Block9:inst3\|inst17 " "Info: Detected ripple clock \"Block4:inst3\|Block9:inst3\|inst17\" as buffer" {  } { { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { { 464 1928 1992 544 "inst17" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst3\|Block9:inst3\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block4:inst9\|74190:inst\|48 register Block4:inst9\|74190:inst1\|50 100.41 MHz 9.959 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 100.41 MHz between source register \"Block4:inst9\|74190:inst\|48\" and destination register \"Block4:inst9\|74190:inst1\|50\" (period= 9.959 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.250 ns + Longest register register " "Info: + Longest register to register delay is 9.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block4:inst9\|74190:inst\|48 1 REG LC_X10_Y10_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N4; Fanout = 4; REG Node = 'Block4:inst9\|74190:inst\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block4:inst9|74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.414 ns) + CELL(0.914 ns) 4.328 ns Block4:inst9\|74190:inst\|39~0 2 COMB LC_X12_Y2_N4 3 " "Info: 2: + IC(3.414 ns) + CELL(0.914 ns) = 4.328 ns; Loc. = LC_X12_Y2_N4; Fanout = 3; COMB Node = 'Block4:inst9\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.328 ns" { Block4:inst9|74190:inst|48 Block4:inst9|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 5.062 ns Block4:inst9\|74190:inst1\|58~0 3 COMB LC_X12_Y2_N5 4 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 5.062 ns; Loc. = LC_X12_Y2_N5; Fanout = 4; COMB Node = 'Block4:inst9\|74190:inst1\|58~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.734 ns" { Block4:inst9|74190:inst|39~0 Block4:inst9|74190:inst1|58~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.597 ns) + CELL(0.591 ns) 9.250 ns Block4:inst9\|74190:inst1\|50 4 REG LC_X10_Y10_N9 5 " "Info: 4: + IC(3.597 ns) + CELL(0.591 ns) = 9.250 ns; Loc. = LC_X10_Y10_N9; Fanout = 5; REG Node = 'Block4:inst9\|74190:inst1\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.188 ns" { Block4:inst9|74190:inst1|58~0 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 18.43 % ) " "Info: Total cell delay = 1.705 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.545 ns ( 81.57 % ) " "Info: Total interconnect delay = 7.545 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.250 ns" { Block4:inst9|74190:inst|48 Block4:inst9|74190:inst|39~0 Block4:inst9|74190:inst1|58~0 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.250 ns" { Block4:inst9|74190:inst|48 {} Block4:inst9|74190:inst|39~0 {} Block4:inst9|74190:inst1|58~0 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 3.414ns 0.534ns 3.597ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.329 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst9\|Block8:inst4\|inst17 2 REG LC_X12_Y2_N5 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N5; Fanout = 10; REG Node = 'Block4:inst9\|Block8:inst4\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.216 ns) + CELL(0.918 ns) 9.329 ns Block4:inst9\|74190:inst1\|50 3 REG LC_X10_Y10_N9 5 " "Info: 3: + IC(4.216 ns) + CELL(0.918 ns) = 9.329 ns; Loc. = LC_X10_Y10_N9; Fanout = 5; REG Node = 'Block4:inst9\|74190:inst1\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.134 ns" { Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.18 % ) " "Info: Total cell delay = 3.375 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.954 ns ( 63.82 % ) " "Info: Total interconnect delay = 5.954 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.329 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst9\|Block8:inst4\|inst17 2 REG LC_X12_Y2_N5 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N5; Fanout = 10; REG Node = 'Block4:inst9\|Block8:inst4\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.216 ns) + CELL(0.918 ns) 9.329 ns Block4:inst9\|74190:inst\|48 3 REG LC_X10_Y10_N4 4 " "Info: 3: + IC(4.216 ns) + CELL(0.918 ns) = 9.329 ns; Loc. = LC_X10_Y10_N4; Fanout = 4; REG Node = 'Block4:inst9\|74190:inst\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.134 ns" { Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.18 % ) " "Info: Total cell delay = 3.375 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.954 ns ( 63.82 % ) " "Info: Total interconnect delay = 5.954 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst|48 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst|48 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.250 ns" { Block4:inst9|74190:inst|48 Block4:inst9|74190:inst|39~0 Block4:inst9|74190:inst1|58~0 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.250 ns" { Block4:inst9|74190:inst|48 {} Block4:inst9|74190:inst|39~0 {} Block4:inst9|74190:inst1|58~0 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 3.414ns 0.534ns 3.597ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst|48 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block4:inst9\|Block8:inst4\|inst17 Block4:inst9\|inst5 CLK 1.746 ns " "Info: Found hold time violation between source  pin or register \"Block4:inst9\|Block8:inst4\|inst17\" and destination pin or register \"Block4:inst9\|inst5\" for clock \"CLK\" (Hold time is 1.746 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.374 ns + Largest " "Info: + Largest clock skew is 4.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.193 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst9\|Block9:inst6\|inst17 2 REG LC_X6_Y4_N3 1 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y4_N3; Fanout = 1; REG Node = 'Block4:inst9\|Block9:inst6\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst9|Block9:inst6|inst17 } "NODE_NAME" } } { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { { 464 1928 1992 544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.080 ns) + CELL(0.918 ns) 8.193 ns Block4:inst9\|inst5 3 REG LC_X12_Y2_N3 14 " "Info: 3: + IC(3.080 ns) + CELL(0.918 ns) = 8.193 ns; Loc. = LC_X12_Y2_N3; Fanout = 14; REG Node = 'Block4:inst9\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.998 ns" { Block4:inst9|Block9:inst6|inst17 Block4:inst9|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1312 2232 2296 1392 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.19 % ) " "Info: Total cell delay = 3.375 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.818 ns ( 58.81 % ) " "Info: Total interconnect delay = 4.818 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.193 ns" { CLK Block4:inst9|Block9:inst6|inst17 Block4:inst9|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "8.193 ns" { CLK {} CLK~combout {} Block4:inst9|Block9:inst6|inst17 {} Block4:inst9|inst5 {} } { 0.000ns 0.000ns 1.738ns 3.080ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst9\|Block8:inst4\|inst17 2 REG LC_X12_Y2_N5 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y2_N5; Fanout = 10; REG Node = 'Block4:inst9\|Block8:inst4\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.193 ns" { CLK Block4:inst9|Block9:inst6|inst17 Block4:inst9|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "8.193 ns" { CLK {} CLK~combout {} Block4:inst9|Block9:inst6|inst17 {} Block4:inst9|inst5 {} } { 0.000ns 0.000ns 1.738ns 3.080ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.473 ns - Shortest register register " "Info: - Shortest register to register delay is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block4:inst9\|Block8:inst4\|inst17 1 REG LC_X12_Y2_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N5; Fanout = 10; REG Node = 'Block4:inst9\|Block8:inst4\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns Block4:inst9\|74190:inst1\|58~0 2 COMB LC_X12_Y2_N5 4 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X12_Y2_N5; Fanout = 4; COMB Node = 'Block4:inst9\|74190:inst1\|58~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.595 ns" { Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|58~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(1.183 ns) 2.473 ns Block4:inst9\|inst5 3 REG LC_X12_Y2_N3 14 " "Info: 3: + IC(0.695 ns) + CELL(1.183 ns) = 2.473 ns; Loc. = LC_X12_Y2_N3; Fanout = 14; REG Node = 'Block4:inst9\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.878 ns" { Block4:inst9|74190:inst1|58~0 Block4:inst9|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1312 2232 2296 1392 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 71.90 % ) " "Info: Total cell delay = 1.778 ns ( 71.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.695 ns ( 28.10 % ) " "Info: Total interconnect delay = 0.695 ns ( 28.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|58~0 Block4:inst9|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|58~0 {} Block4:inst9|inst5 {} } { 0.000ns 0.000ns 0.695ns } { 0.000ns 0.595ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1312 2232 2296 1392 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.193 ns" { CLK Block4:inst9|Block9:inst6|inst17 Block4:inst9|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "8.193 ns" { CLK {} CLK~combout {} Block4:inst9|Block9:inst6|inst17 {} Block4:inst9|inst5 {} } { 0.000ns 0.000ns 1.738ns 3.080ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|58~0 Block4:inst9|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|58~0 {} Block4:inst9|inst5 {} } { 0.000ns 0.000ns 0.695ns } { 0.000ns 0.595ns 1.183ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst9\|74190:inst1\|50 ctrl CLK 0.907 ns register " "Info: tsu for register \"Block4:inst9\|74190:inst1\|50\" (data pin = \"ctrl\", clock pin = \"CLK\") is 0.907 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.903 ns + Longest pin register " "Info: + Longest pin to register delay is 9.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.511 ns) 4.981 ns Block4:inst9\|74190:inst\|39~0 2 COMB LC_X12_Y2_N4 3 " "Info: 2: + IC(3.338 ns) + CELL(0.511 ns) = 4.981 ns; Loc. = LC_X12_Y2_N4; Fanout = 3; COMB Node = 'Block4:inst9\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.849 ns" { ctrl Block4:inst9|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 5.715 ns Block4:inst9\|74190:inst1\|58~0 3 COMB LC_X12_Y2_N5 4 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 5.715 ns; Loc. = LC_X12_Y2_N5; Fanout = 4; COMB Node = 'Block4:inst9\|74190:inst1\|58~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.734 ns" { Block4:inst9|74190:inst|39~0 Block4:inst9|74190:inst1|58~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.597 ns) + CELL(0.591 ns) 9.903 ns Block4:inst9\|74190:inst1\|50 4 REG LC_X10_Y10_N9 5 " "Info: 4: + IC(3.597 ns) + CELL(0.591 ns) = 9.903 ns; Loc. = LC_X10_Y10_N9; Fanout = 5; REG Node = 'Block4:inst9\|74190:inst1\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.188 ns" { Block4:inst9|74190:inst1|58~0 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 24.58 % ) " "Info: Total cell delay = 2.434 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.469 ns ( 75.42 % ) " "Info: Total interconnect delay = 7.469 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.903 ns" { ctrl Block4:inst9|74190:inst|39~0 Block4:inst9|74190:inst1|58~0 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.903 ns" { ctrl {} ctrl~combout {} Block4:inst9|74190:inst|39~0 {} Block4:inst9|74190:inst1|58~0 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 3.338ns 0.534ns 3.597ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.329 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 9.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst9\|Block8:inst4\|inst17 2 REG LC_X12_Y2_N5 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N5; Fanout = 10; REG Node = 'Block4:inst9\|Block8:inst4\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst9|Block8:inst4|inst17 } "NODE_NAME" } } { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.216 ns) + CELL(0.918 ns) 9.329 ns Block4:inst9\|74190:inst1\|50 3 REG LC_X10_Y10_N9 5 " "Info: 3: + IC(4.216 ns) + CELL(0.918 ns) = 9.329 ns; Loc. = LC_X10_Y10_N9; Fanout = 5; REG Node = 'Block4:inst9\|74190:inst1\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.134 ns" { Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.18 % ) " "Info: Total cell delay = 3.375 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.954 ns ( 63.82 % ) " "Info: Total interconnect delay = 5.954 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.903 ns" { ctrl Block4:inst9|74190:inst|39~0 Block4:inst9|74190:inst1|58~0 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.903 ns" { ctrl {} ctrl~combout {} Block4:inst9|74190:inst|39~0 {} Block4:inst9|74190:inst1|58~0 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 3.338ns 0.534ns 3.597ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.329 ns" { CLK Block4:inst9|Block8:inst4|inst17 Block4:inst9|74190:inst1|50 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.329 ns" { CLK {} CLK~combout {} Block4:inst9|Block8:inst4|inst17 {} Block4:inst9|74190:inst1|50 {} } { 0.000ns 0.000ns 1.738ns 4.216ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BUZZER Block4:inst9\|inst61 21.399 ns register " "Info: tco from clock \"CLK\" to destination pin \"BUZZER\" through register \"Block4:inst9\|inst61\" is 21.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.826 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst9\|Block9:inst3\|inst17 2 REG LC_X5_Y10_N3 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X5_Y10_N3; Fanout = 8; REG Node = 'Block4:inst9\|Block9:inst3\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst9|Block9:inst3|inst17 } "NODE_NAME" } } { "Block9.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block9.bdf" { { 464 1928 1992 544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.713 ns) + CELL(0.918 ns) 10.826 ns Block4:inst9\|inst61 3 REG LC_X11_Y9_N1 8 " "Info: 3: + IC(5.713 ns) + CELL(0.918 ns) = 10.826 ns; Loc. = LC_X11_Y9_N1; Fanout = 8; REG Node = 'Block4:inst9\|inst61'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.631 ns" { Block4:inst9|Block9:inst3|inst17 Block4:inst9|inst61 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2816 2880 1216 "inst61" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 31.17 % ) " "Info: Total cell delay = 3.375 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.451 ns ( 68.83 % ) " "Info: Total interconnect delay = 7.451 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.826 ns" { CLK Block4:inst9|Block9:inst3|inst17 Block4:inst9|inst61 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.826 ns" { CLK {} CLK~combout {} Block4:inst9|Block9:inst3|inst17 {} Block4:inst9|inst61 {} } { 0.000ns 0.000ns 1.738ns 5.713ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2816 2880 1216 "inst61" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.197 ns + Longest register pin " "Info: + Longest register to pin delay is 10.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block4:inst9\|inst61 1 REG LC_X11_Y9_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N1; Fanout = 8; REG Node = 'Block4:inst9\|inst61'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block4:inst9|inst61 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2816 2880 1216 "inst61" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.740 ns) 2.633 ns Block5:inst13\|7448:inst\|39~0 2 COMB LC_X13_Y9_N1 1 " "Info: 2: + IC(1.893 ns) + CELL(0.740 ns) = 2.633 ns; Loc. = LC_X13_Y9_N1; Fanout = 1; COMB Node = 'Block5:inst13\|7448:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { Block4:inst9|inst61 Block5:inst13|7448:inst|39~0 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.740 ns) 4.099 ns inst30~2 3 COMB LC_X13_Y9_N2 1 " "Info: 3: + IC(0.726 ns) + CELL(0.740 ns) = 4.099 ns; Loc. = LC_X13_Y9_N2; Fanout = 1; COMB Node = 'inst30~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.466 ns" { Block5:inst13|7448:inst|39~0 inst30~2 } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 256 1936 2000 304 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(2.322 ns) 10.197 ns BUZZER 4 PIN PIN_49 0 " "Info: 4: + IC(3.776 ns) + CELL(2.322 ns) = 10.197 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'BUZZER'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.098 ns" { inst30~2 BUZZER } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 272 2032 2208 288 "BUZZER" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 37.29 % ) " "Info: Total cell delay = 3.802 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.395 ns ( 62.71 % ) " "Info: Total interconnect delay = 6.395 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.197 ns" { Block4:inst9|inst61 Block5:inst13|7448:inst|39~0 inst30~2 BUZZER } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.197 ns" { Block4:inst9|inst61 {} Block5:inst13|7448:inst|39~0 {} inst30~2 {} BUZZER {} } { 0.000ns 1.893ns 0.726ns 3.776ns } { 0.000ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.826 ns" { CLK Block4:inst9|Block9:inst3|inst17 Block4:inst9|inst61 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.826 ns" { CLK {} CLK~combout {} Block4:inst9|Block9:inst3|inst17 {} Block4:inst9|inst61 {} } { 0.000ns 0.000ns 1.738ns 5.713ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.197 ns" { Block4:inst9|inst61 Block5:inst13|7448:inst|39~0 inst30~2 BUZZER } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.197 ns" { Block4:inst9|inst61 {} Block5:inst13|7448:inst|39~0 {} inst30~2 {} BUZZER {} } { 0.000ns 1.893ns 0.726ns 3.776ns } { 0.000ns 0.740ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl SN_L_Green 12.323 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"SN_L_Green\" is 12.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.217 ns) + CELL(0.914 ns) 6.263 ns Block7:inst18\|inst1~0 2 COMB LC_X12_Y9_N9 1 " "Info: 2: + IC(4.217 ns) + CELL(0.914 ns) = 6.263 ns; Loc. = LC_X12_Y9_N9; Fanout = 1; COMB Node = 'Block7:inst18\|inst1~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.131 ns" { ctrl Block7:inst18|inst1~0 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.738 ns) + CELL(2.322 ns) 12.323 ns SN_L_Green 3 PIN PIN_8 0 " "Info: 3: + IC(3.738 ns) + CELL(2.322 ns) = 12.323 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SN_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.060 ns" { Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 752 64 240 768 "SN_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 35.45 % ) " "Info: Total cell delay = 4.368 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.955 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.955 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "12.323 ns" { ctrl Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "12.323 ns" { ctrl {} ctrl~combout {} Block7:inst18|inst1~0 {} SN_L_Green {} } { 0.000ns 0.000ns 4.217ns 3.738ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst3\|74190:inst1\|48 ctrl CLK 2.028 ns register " "Info: th for register \"Block4:inst3\|74190:inst1\|48\" (data pin = \"ctrl\", clock pin = \"CLK\") is 2.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.984 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst3\|Block8:inst4\|inst17 2 REG LC_X12_Y2_N1 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N1; Fanout = 10; REG Node = 'Block4:inst3\|Block8:inst4\|inst17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst3|Block8:inst4|inst17 } "NODE_NAME" } } { "Block8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block8.bdf" { { 360 1616 1680 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.871 ns) + CELL(0.918 ns) 8.984 ns Block4:inst3\|74190:inst1\|48 3 REG LC_X12_Y5_N5 3 " "Info: 3: + IC(3.871 ns) + CELL(0.918 ns) = 8.984 ns; Loc. = LC_X12_Y5_N5; Fanout = 3; REG Node = 'Block4:inst3\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.789 ns" { Block4:inst3|Block8:inst4|inst17 Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.57 % ) " "Info: Total cell delay = 3.375 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 62.43 % ) " "Info: Total interconnect delay = 5.609 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.984 ns" { CLK Block4:inst3|Block8:inst4|inst17 Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "8.984 ns" { CLK {} CLK~combout {} Block4:inst3|Block8:inst4|inst17 {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns 3.871ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.177 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.738 ns) + CELL(0.511 ns) 5.381 ns Block4:inst3\|74190:inst\|39~0 2 COMB LC_X12_Y5_N7 3 " "Info: 2: + IC(3.738 ns) + CELL(0.511 ns) = 5.381 ns; Loc. = LC_X12_Y5_N7; Fanout = 3; COMB Node = 'Block4:inst3\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.249 ns" { ctrl Block4:inst3|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(1.061 ns) 7.177 ns Block4:inst3\|74190:inst1\|48 3 REG LC_X12_Y5_N5 3 " "Info: 3: + IC(0.735 ns) + CELL(1.061 ns) = 7.177 ns; Loc. = LC_X12_Y5_N5; Fanout = 3; REG Node = 'Block4:inst3\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.796 ns" { Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.704 ns ( 37.68 % ) " "Info: Total cell delay = 2.704 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.473 ns ( 62.32 % ) " "Info: Total interconnect delay = 4.473 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.177 ns" { ctrl Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "7.177 ns" { ctrl {} ctrl~combout {} Block4:inst3|74190:inst|39~0 {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 3.738ns 0.735ns } { 0.000ns 1.132ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.984 ns" { CLK Block4:inst3|Block8:inst4|inst17 Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "8.984 ns" { CLK {} CLK~combout {} Block4:inst3|Block8:inst4|inst17 {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns 3.871ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.177 ns" { ctrl Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "7.177 ns" { ctrl {} ctrl~combout {} Block4:inst3|74190:inst|39~0 {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 3.738ns 0.735ns } { 0.000ns 1.132ns 0.511ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:53:48 2024 " "Info: Processing ended: Wed Jun 05 20:53:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
