{
  "design": {
    "design_info": {
      "boundary_crc": "0x54B666AA8972F36C",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Zynth.gen/sources_1/bd/NCA",
      "name": "NCA",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "sig2unsig_0": "",
      "ADSR_Envelope_0": "",
      "mult_gen_0": "",
      "mult_gen_1": "",
      "DDS_0": ""
    },
    "ports": {
      "i_NoteIn": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "o_NCA_Note": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16}",
            "value_src": "ip_prop"
          }
        }
      },
      "i_MCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "NCA_i_Clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12288000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "i_En_LFO": {
        "direction": "I"
      },
      "i_Amp_LFO": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "i_FTW_LFO": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "i_WaveSel_LFO": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "i_ADSR_Param": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "i_NoteOn": {
        "direction": "I"
      },
      "o_NoteFree": {
        "direction": "O"
      }
    },
    "components": {
      "sig2unsig_0": {
        "vlnv": "xilinx.com:module_ref:sig2unsig:1.0",
        "xci_name": "NCA_sig2unsig_0_0",
        "xci_path": "ip\\NCA_sig2unsig_0_0\\NCA_sig2unsig_0_0.xci",
        "inst_hier_path": "sig2unsig_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sig2unsig",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Signed": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "o_Unsign": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ADSR_Envelope_0": {
        "vlnv": "xilinx.com:module_ref:ADSR_Envelope:1.0",
        "xci_name": "NCA_ADSR_Envelope_0_0",
        "xci_path": "ip\\NCA_ADSR_Envelope_0_0\\NCA_ADSR_Envelope_0_0.xci",
        "inst_hier_path": "ADSR_Envelope_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADSR_Envelope",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "NCA_i_Clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_NoteOn": {
            "direction": "I"
          },
          "i_ADSR_Param": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "o_NoteFree": {
            "direction": "O"
          },
          "o_Scalar": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "NCA_mult_gen_0_0",
        "xci_path": "ip\\NCA_mult_gen_0_0\\NCA_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OptGoal": {
            "value": "Speed"
          },
          "OutputWidthHigh": {
            "value": "31"
          },
          "OutputWidthLow": {
            "value": "16"
          },
          "PipeStages": {
            "value": "3"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Unsigned"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "NCA_mult_gen_1_0",
        "xci_path": "ip\\NCA_mult_gen_1_0\\NCA_mult_gen_1_0.xci",
        "inst_hier_path": "mult_gen_1",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OutputWidthHigh": {
            "value": "31"
          },
          "OutputWidthLow": {
            "value": "16"
          },
          "PipeStages": {
            "value": "3"
          },
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "DDS_0": {
        "vlnv": "xilinx.com:module_ref:DDS:1.0",
        "xci_name": "NCA_DDS_0_0",
        "xci_path": "ip\\NCA_DDS_0_0\\NCA_DDS_0_0.xci",
        "inst_hier_path": "DDS_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DDS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "NCA_i_Clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_Enable": {
            "direction": "I"
          },
          "i_FTW": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_Amp": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_WaveSelect": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "o_Wave": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "sig2unsig_0_o_Unsign": {
        "ports": [
          "sig2unsig_0/o_Unsign",
          "mult_gen_1/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "i_NoteIn",
          "mult_gen_1/B"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "mult_gen_0/A"
        ]
      },
      "ADSR_Envelope_0_o_Scalar": {
        "ports": [
          "ADSR_Envelope_0/o_Scalar",
          "mult_gen_0/B"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "o_NCA_Note"
        ]
      },
      "i_Clk_0_1": {
        "ports": [
          "i_MCLK",
          "ADSR_Envelope_0/i_Clk",
          "mult_gen_1/CLK",
          "mult_gen_0/CLK",
          "DDS_0/i_Clk"
        ]
      },
      "DDS_0_o_Wave": {
        "ports": [
          "DDS_0/o_Wave",
          "sig2unsig_0/i_Signed"
        ]
      },
      "i_En_LFO_1": {
        "ports": [
          "i_En_LFO",
          "DDS_0/i_Enable"
        ]
      },
      "i_Amp_0_1": {
        "ports": [
          "i_Amp_LFO",
          "DDS_0/i_Amp"
        ]
      },
      "i_FTW_0_1": {
        "ports": [
          "i_FTW_LFO",
          "DDS_0/i_FTW"
        ]
      },
      "i_WaveSelect_0_1": {
        "ports": [
          "i_WaveSel_LFO",
          "DDS_0/i_WaveSelect"
        ]
      },
      "i_ADSR_Param_0_1": {
        "ports": [
          "i_ADSR_Param",
          "ADSR_Envelope_0/i_ADSR_Param"
        ]
      },
      "i_NoteOn_0_1": {
        "ports": [
          "i_NoteOn",
          "ADSR_Envelope_0/i_NoteOn"
        ]
      },
      "ADSR_Envelope_0_o_NoteFree": {
        "ports": [
          "ADSR_Envelope_0/o_NoteFree",
          "o_NoteFree"
        ]
      }
    }
  }
}