Classic Timing Analyzer report for main
Mon May 26 23:36:20 2008
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'
  6. Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Type                                                 ; Slack    ; Required Time                    ; Actual Time                      ; From                                                                                                                                            ; To                                            ; From Clock                            ; To Clock                              ; Failed Paths ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Worst-case tsu                                       ; 0.630 ns ; 2.200 ns                         ; 1.570 ns                         ; rama_d[13]                                                                                                                                      ; sram_ctrl:sram_ctrl|mem_readdata[29]          ; --                                    ; clk                                   ; 0            ;
; Worst-case tco                                       ; 1.258 ns ; 3.000 ns                         ; 1.742 ns                         ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1                                                                                                      ; ramb_a[0]                                     ; clk                                   ; --                                    ; 0            ;
; Worst-case th                                        ; N/A      ; None                             ; -1.111 ns                        ; ramb_d[3]                                                                                                                                       ; sram_ctrl:sram_ctrl|mem_readdata[3]           ; --                                    ; clk                                   ; 0            ;
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0' ; 0.336 ns ; 75.00 MHz ( period = 13.333 ns ) ; 76.94 MHz ( period = 12.997 ns ) ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[5]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'  ; 0.633 ns ; 75.00 MHz ( period = 13.333 ns ) ; N/A                              ; yari:yari_inst|stage_I:stI|pending_synci_a[0]                                                                                                   ; yari:yari_inst|stage_I:stI|pending_synci_a[0] ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                         ;          ;                                  ;                                  ;                                                                                                                                                 ;                                               ;                                       ;                                       ; 0            ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------+---------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                            ;
+----------------------------------------------------------------+--------------------+------+----------+-------------+
; Option                                                         ; Setting            ; From ; To       ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----------+-------------+
; Device Name                                                    ; EP1C12Q240C6       ;      ;          ;             ;
; Timing Models                                                  ; Final              ;      ;          ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;          ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;          ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;          ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;          ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;          ;             ;
; tsu Requirement                                                ; 5 ns               ;      ;          ;             ;
; tco Requirement                                                ; 10 ns              ;      ;          ;             ;
; Ignore Clock Settings                                          ; On                 ;      ;          ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;          ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;          ;             ;
; Enable Clock Latency                                           ; On                 ;      ;          ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;          ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;          ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;          ;             ;
; Number of paths to report                                      ; 200                ;      ;          ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;          ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;          ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;          ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;          ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;          ;             ;
; tsu Requirement                                                ; 2.2 ns             ;      ; ram*_d   ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_a   ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_d   ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_n*b ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_ncs ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_noe ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_nwe ;             ;
+----------------------------------------------------------------+--------------------+------+----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                     ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                       ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pll:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 75.0 MHz         ; -1.580 ns     ; -1.580 ns    ; clk      ; 15                    ; 4                   ; AUTO   ;              ;
; clk                                   ;                    ; User Pin   ; 20.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                            ; To                                                        ; From Clock                            ; To Clock                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.336 ns                                ; 76.94 MHz ( period = 12.997 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.462 ns               ;
; 0.403 ns                                ; 77.34 MHz ( period = 12.930 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.728 ns               ;
; 0.476 ns                                ; 77.78 MHz ( period = 12.857 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.700 ns               ;
; 0.501 ns                                ; 77.93 MHz ( period = 12.832 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.675 ns               ;
; 0.517 ns                                ; 78.03 MHz ( period = 12.816 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.614 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.523 ns                                ; 78.06 MHz ( period = 12.810 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.275 ns               ;
; 0.559 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1257        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.572 ns               ;
; 0.569 ns                                ; 78.35 MHz ( period = 12.764 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[2]~1553_RTM129_RTM1222   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.607 ns               ;
; 0.578 ns                                ; 78.40 MHz ( period = 12.755 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[5]~_Duplicate_19                                                                                               ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1257        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.598 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.579 ns                                ; 78.41 MHz ( period = 12.754 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.219 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.583 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.215 ns               ;
; 0.589 ns                                ; 78.47 MHz ( period = 12.744 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[2]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.542 ns               ;
; 0.599 ns                                ; 78.53 MHz ( period = 12.734 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[18]_RTM185_RTM1318       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.532 ns               ;
; 0.623 ns                                ; 78.68 MHz ( period = 12.710 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1257        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.553 ns               ;
; 0.623 ns                                ; 78.68 MHz ( period = 12.710 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.175 ns               ;
; 0.623 ns                                ; 78.68 MHz ( period = 12.710 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.175 ns               ;
; 0.623 ns                                ; 78.68 MHz ( period = 12.710 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.175 ns               ;
; 0.623 ns                                ; 78.68 MHz ( period = 12.710 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.175 ns               ;
; 0.623 ns                                ; 78.68 MHz ( period = 12.710 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.175 ns               ;
; 0.624 ns                                ; 78.68 MHz ( period = 12.709 ns )                    ; yari:yari_inst|stage_M:stM|m_valid                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.507 ns               ;
; 0.628 ns                                ; 78.71 MHz ( period = 12.705 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.503 ns               ;
; 0.635 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.541 ns               ;
; 0.635 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.163 ns               ;
; 0.635 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.163 ns               ;
; 0.635 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.163 ns               ;
; 0.635 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.163 ns               ;
; 0.635 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.163 ns               ;
; 0.637 ns                                ; 78.76 MHz ( period = 12.696 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[5]~_Duplicate_19                                                                                               ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.539 ns               ;
; 0.647 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[15]~1579_RTM147_RTM1242  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.484 ns               ;
; 0.647 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; yari:yari_inst|stage_M:stM|m_wbr[4]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.484 ns               ;
; 0.654 ns                                ; 78.87 MHz ( period = 12.679 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[3]~1557_RTM132_RTM1226   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.477 ns               ;
; 0.665 ns                                ; 78.94 MHz ( period = 12.668 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[1]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.466 ns               ;
; 0.674 ns                                ; 79.00 MHz ( period = 12.659 ns )                    ; yari:yari_inst|stage_M:stM|m_valid                                                                                                              ; yari:yari_inst|stage_X:stX|x_restart_RTM1133_RTM1359      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.073 ns                 ; 12.399 ns               ;
; 0.676 ns                                ; 79.01 MHz ( period = 12.657 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[5]~_Duplicate_19                                                                                               ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.500 ns               ;
; 0.679 ns                                ; 79.03 MHz ( period = 12.654 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[4]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.497 ns               ;
; 0.690 ns                                ; 79.10 MHz ( period = 12.643 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.108 ns               ;
; 0.690 ns                                ; 79.10 MHz ( period = 12.643 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.108 ns               ;
; 0.690 ns                                ; 79.10 MHz ( period = 12.643 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.108 ns               ;
; 0.690 ns                                ; 79.10 MHz ( period = 12.643 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.108 ns               ;
; 0.690 ns                                ; 79.10 MHz ( period = 12.643 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.108 ns               ;
; 0.697 ns                                ; 79.14 MHz ( period = 12.636 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[5]~_Duplicate_19                                                                                               ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.479 ns               ;
; 0.698 ns                                ; 79.15 MHz ( period = 12.635 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.100 ns               ;
; 0.698 ns                                ; 79.15 MHz ( period = 12.635 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.100 ns               ;
; 0.698 ns                                ; 79.15 MHz ( period = 12.635 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.100 ns               ;
; 0.698 ns                                ; 79.15 MHz ( period = 12.635 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.100 ns               ;
; 0.698 ns                                ; 79.15 MHz ( period = 12.635 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.100 ns               ;
; 0.699 ns                                ; 79.15 MHz ( period = 12.634 ns )                    ; yari:yari_inst|stage_M:stM|m_address[1]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.432 ns               ;
; 0.703 ns                                ; 79.18 MHz ( period = 12.630 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[2]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.428 ns               ;
; 0.704 ns                                ; 79.18 MHz ( period = 12.629 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[4]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.472 ns               ;
; 0.708 ns                                ; 79.21 MHz ( period = 12.625 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[4]~_Duplicate_20                                                                                               ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1257        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.468 ns               ;
; 0.719 ns                                ; 79.28 MHz ( period = 12.614 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[5]~_Duplicate_19                                                                                               ; yari:yari_inst|stage_X:stX|x_res[18]_RTM185_RTM1318       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.457 ns               ;
; 0.720 ns                                ; 79.28 MHz ( period = 12.613 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[2]~1553_RTM129_RTM1222   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.411 ns               ;
; 0.720 ns                                ; 79.28 MHz ( period = 12.613 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[3]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.411 ns               ;
; 0.730 ns                                ; 79.35 MHz ( period = 12.603 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[23]_RTM1128_RTM1352      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.401 ns               ;
; 0.732 ns                                ; 79.36 MHz ( period = 12.601 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[9]~1551_RTM167_RTM1254   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.444 ns               ;
; 0.735 ns                                ; 79.38 MHz ( period = 12.598 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[1]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.441 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.740 ns                                ; 79.41 MHz ( period = 12.593 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.058 ns               ;
; 0.741 ns                                ; 79.42 MHz ( period = 12.592 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.057 ns               ;
; 0.741 ns                                ; 79.42 MHz ( period = 12.592 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.057 ns               ;
; 0.741 ns                                ; 79.42 MHz ( period = 12.592 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.057 ns               ;
; 0.741 ns                                ; 79.42 MHz ( period = 12.592 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.057 ns               ;
; 0.741 ns                                ; 79.42 MHz ( period = 12.592 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.057 ns               ;
; 0.742 ns                                ; 79.42 MHz ( period = 12.591 ns )                    ; yari:yari_inst|stage_M:stM|m_restart                                                                                                            ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.158 ns                 ; 12.416 ns               ;
; 0.745 ns                                ; 79.44 MHz ( period = 12.588 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[2]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1257        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.386 ns               ;
; 0.746 ns                                ; 79.45 MHz ( period = 12.587 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[1]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.430 ns               ;
; 0.749 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.049 ns               ;
; 0.749 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.049 ns               ;
; 0.749 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.049 ns               ;
; 0.749 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.049 ns               ;
; 0.749 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.049 ns               ;
; 0.754 ns                                ; 79.50 MHz ( period = 12.579 ns )                    ; yari:yari_inst|stage_M:stM|m_address[1]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.377 ns               ;
; 0.759 ns                                ; 79.53 MHz ( period = 12.574 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.417 ns               ;
; 0.761 ns                                ; 79.54 MHz ( period = 12.572 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[5]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.415 ns               ;
; 0.762 ns                                ; 79.55 MHz ( period = 12.571 ns )                    ; yari:yari_inst|stage_M:stM|m_address[1]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1231        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.369 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.765 ns                                ; 79.57 MHz ( period = 12.568 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.033 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.766 ns                                ; 79.57 MHz ( period = 12.567 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[3]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.032 ns               ;
; 0.767 ns                                ; 79.58 MHz ( period = 12.566 ns )                    ; yari:yari_inst|stage_D:stD|w_wbr[4]~_Duplicate_20                                                                                               ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.409 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[0]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.361 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.770 ns                                ; 79.60 MHz ( period = 12.563 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|d_wbr[2]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.028 ns               ;
; 0.771 ns                                ; 79.61 MHz ( period = 12.562 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[29]_RTM1105_RTM1337      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.360 ns               ;
; 0.772 ns                                ; 79.61 MHz ( period = 12.561 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[4]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[2]~1553_RTM129_RTM1222   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.404 ns               ;
; 0.775 ns                                ; 79.63 MHz ( period = 12.558 ns )                    ; yari:yari_inst|stage_M:stM|m_address[0]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[17]_RTM187_RTM1321       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.401 ns               ;
; 0.776 ns                                ; 79.64 MHz ( period = 12.557 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.022 ns               ;
; 0.776 ns                                ; 79.64 MHz ( period = 12.557 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.022 ns               ;
; 0.776 ns                                ; 79.64 MHz ( period = 12.557 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.022 ns               ;
; 0.776 ns                                ; 79.64 MHz ( period = 12.557 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.022 ns               ;
; 0.776 ns                                ; 79.64 MHz ( period = 12.557 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[28]_RTM1110_RTM1339      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 12.798 ns                 ; 12.022 ns               ;
; 0.778 ns                                ; 79.65 MHz ( period = 12.555 ns )                    ; yari:yari_inst|stage_M:stM|m_wbr[5]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.353 ns               ;
; 0.779 ns                                ; 79.66 MHz ( period = 12.554 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[1]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[26]_RTM1118_RTM1345      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.352 ns               ;
; 0.785 ns                                ; 79.69 MHz ( period = 12.548 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[2]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[18]_RTM185_RTM1318       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.346 ns               ;
; 0.786 ns                                ; 79.70 MHz ( period = 12.547 ns )                    ; yari:yari_inst|stage_M:stM|m_opcode[5]                                                                                                          ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.390 ns               ;
; 0.788 ns                                ; 79.71 MHz ( period = 12.545 ns )                    ; yari:yari_inst|stage_X:stX|x_res[21]~1568_RTM174_RTM1308                                                                                        ; yari:yari_inst|stage_X:stX|x_res[7]~1576_RTM135_RTM1228   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.343 ns               ;
; 0.788 ns                                ; 79.71 MHz ( period = 12.545 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1255        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.131 ns                 ; 12.343 ns               ;
; 0.791 ns                                ; 79.73 MHz ( period = 12.542 ns )                    ; yari:yari_inst|stage_M:stM|m_wbr[1]                                                                                                             ; yari:yari_inst|stage_X:stX|x_restart_RTM1133_RTM1359      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.073 ns                 ; 12.282 ns               ;
; 0.794 ns                                ; 79.75 MHz ( period = 12.539 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[25]~1549_RTM1121_RTM1347 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.149 ns                 ; 12.355 ns               ;
; 0.799 ns                                ; 79.78 MHz ( period = 12.534 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[4]~_Duplicate_61                                                                                                ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1257        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 13.333 ns                   ; 13.176 ns                 ; 12.377 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                 ;                                                           ;                                       ;                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                      ; To                                                        ; From Clock                            ; To Clock                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[0]             ; yari:yari_inst|stage_I:stI|pending_synci_a[0]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[1]             ; yari:yari_inst|stage_I:stI|pending_synci_a[1]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[3]             ; yari:yari_inst|stage_I:stI|pending_synci_a[3]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[2]             ; yari:yari_inst|stage_I:stI|pending_synci_a[2]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[30]            ; yari:yari_inst|stage_I:stI|pending_synci_a[30]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[14]            ; yari:yari_inst|stage_I:stI|pending_synci_a[14]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[20]            ; yari:yari_inst|stage_I:stI|pending_synci_a[20]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[31]            ; yari:yari_inst|stage_I:stI|pending_synci_a[31]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[24]            ; yari:yari_inst|stage_I:stI|pending_synci_a[24]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[23]            ; yari:yari_inst|stage_I:stI|pending_synci_a[23]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[12]            ; yari:yari_inst|stage_I:stI|pending_synci_a[12]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[18]            ; yari:yari_inst|stage_I:stI|pending_synci_a[18]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[28]            ; yari:yari_inst|stage_I:stI|pending_synci_a[28]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[26]            ; yari:yari_inst|stage_I:stI|pending_synci_a[26]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[16]            ; yari:yari_inst|stage_I:stI|pending_synci_a[16]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[11]            ; yari:yari_inst|stage_I:stI|pending_synci_a[11]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[22]            ; yari:yari_inst|stage_I:stI|pending_synci_a[22]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[19]            ; yari:yari_inst|stage_I:stI|pending_synci_a[19]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[13]            ; yari:yari_inst|stage_I:stI|pending_synci_a[13]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[15]            ; yari:yari_inst|stage_I:stI|pending_synci_a[15]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[29]            ; yari:yari_inst|stage_I:stI|pending_synci_a[29]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[17]            ; yari:yari_inst|stage_I:stI|pending_synci_a[17]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[21]            ; yari:yari_inst|stage_I:stI|pending_synci_a[21]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[27]            ; yari:yari_inst|stage_I:stI|pending_synci_a[27]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[25]            ; yari:yari_inst|stage_I:stI|pending_synci_a[25]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.662 ns                                ; yari:yari_inst|stage_I:stI|lfsr[22]                       ; yari:yari_inst|stage_I:stI|lfsr[23]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; yari:yari_inst|stage_D:stD|d_pc[14]                       ; yari:yari_inst|stage_X:stX|x_pc[14]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; yari:yari_inst|stage_D:stD|d_pc[24]                       ; yari:yari_inst|stage_X:stX|x_pc[24]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; yari:yari_inst|stage_D:stD|d_pc[6]                        ; yari:yari_inst|stage_X:stX|x_restart_pc[6]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.663 ns                                ; yari:yari_inst|stage_D:stD|d_pc[23]                       ; yari:yari_inst|stage_X:stX|x_pc[23]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.664 ns                                ; yari:yari_inst|stage_I:stI|lfsr[23]                       ; yari:yari_inst|stage_I:stI|lfsr[24]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; rs232in:rs232in_inst|shift_in[1]                          ; rs232in:rs232in_inst|received_data[0]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; yari:yari_inst|initialized[2]                             ; yari:yari_inst|initialized[3]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; yari:yari_inst|stage_I:stI|i2_pc[3]                       ; yari:yari_inst|stage_D:stD|d_pc[3]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.664 ns                                ; yari:yari_inst|stage_D:stD|d_pc[10]                       ; yari:yari_inst|stage_X:stX|x_restart_pc[10]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.666 ns                                ; yari:yari_inst|initialized[1]                             ; yari:yari_inst|initialized[2]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; yari:yari_inst|initialized[5]                             ; yari:yari_inst|initialized[6]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; yari:yari_inst|stage_D:stD|d_pc[27]                       ; yari:yari_inst|stage_X:stX|x_pc[27]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[4]                        ; yari:yari_inst|stage_I:stI|lfsr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_I:stI|lfsr[28]                       ; yari:yari_inst|stage_I:stI|lfsr[29]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; yari:yari_inst|stage_M:stM|lfsr[1]                        ; yari:yari_inst|stage_M:stM|fill_set[1]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[2]                        ; yari:yari_inst|stage_I:stI|lfsr[3]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[5]                        ; yari:yari_inst|stage_I:stI|lfsr[6]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[6]                        ; yari:yari_inst|stage_I:stI|lfsr[7]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[7]                        ; yari:yari_inst|stage_I:stI|lfsr[8]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.668 ns                                ; yari:yari_inst|stage_I:stI|lfsr[27]                       ; yari:yari_inst|stage_I:stI|lfsr[28]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.670 ns                                ; yari:yari_inst|stage_I:stI|lfsr[26]                       ; yari:yari_inst|stage_I:stI|lfsr[27]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; yari:yari_inst|stage_I:stI|lfsr[31]                       ; yari:yari_inst|stage_I:stI|lfsr[32]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.671 ns                                ; yari:yari_inst|stage_I:stI|lfsr[25]                       ; yari:yari_inst|stage_I:stI|lfsr[26]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; yari:yari_inst|stage_I:stI|lfsr[18]                       ; yari:yari_inst|stage_I:stI|lfsr[19]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; yari:yari_inst|stage_X:stX|div_hi[29]                     ; yari:yari_inst|stage_X:stX|div_hi[29]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.672 ns                                ; yari:yari_inst|stage_I:stI|lfsr[15]                       ; yari:yari_inst|stage_I:stI|lfsr[16]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.673 ns                                ; yari:yari_inst|stage_X:stX|div_hi[11]                     ; yari:yari_inst|stage_X:stX|div_hi[11]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.673 ns                                ; yari:yari_inst|stage_X:stX|div_hi[28]                     ; yari:yari_inst|stage_X:stX|div_hi[28]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.673 ns                                ; yari:yari_inst|stage_X:stX|div_hi[31]                     ; yari:yari_inst|stage_X:stX|div_hi[31]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.673 ns                                ; yari:yari_inst|stage_D:stD|d_pc[12]                       ; yari:yari_inst|stage_X:stX|x_restart_pc[12]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.675 ns                                ; yari:yari_inst|stage_I:stI|lfsr[20]                       ; yari:yari_inst|stage_I:stI|lfsr[21]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.514 ns                 ;
; 0.675 ns                                ; yari:yari_inst|stage_X:stX|div_hi[27]                     ; yari:yari_inst|stage_X:stX|div_hi[27]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.514 ns                 ;
; 0.676 ns                                ; yari:yari_inst|stage_I:stI|lfsr[14]                       ; yari:yari_inst|stage_I:stI|lfsr[15]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.676 ns                                ; yari:yari_inst|initialized[7]                             ; yari:yari_inst|initialized[8]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.677 ns                                ; yari:yari_inst|stage_X:stX|div_hi[9]                      ; yari:yari_inst|stage_X:stX|div_hi[9]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.677 ns                                ; yari:yari_inst|stage_D:stD|d_pc[4]                        ; yari:yari_inst|stage_X:stX|x_restart_pc[4]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.678 ns                                ; rs232in:rs232in_inst|shift_in[5]                          ; rs232in:rs232in_inst|received_data[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.678 ns                                ; yari:yari_inst|stage_D:stD|d_pc[9]                        ; yari:yari_inst|stage_D:stD|d_restart_pc[9]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.678 ns                                ; yari:yari_inst|stage_X:stX|div_hi[20]                     ; yari:yari_inst|stage_X:stX|div_hi[20]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.679 ns                                ; yari:yari_inst|stage_X:stX|div_hi[15]                     ; yari:yari_inst|stage_X:stX|div_hi[15]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.518 ns                 ;
; 0.680 ns                                ; yari:yari_inst|stage_I:stI|lfsr[19]                       ; yari:yari_inst|stage_I:stI|lfsr[20]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.680 ns                                ; rs232in:rs232in_inst|shift_in[6]                          ; rs232in:rs232in_inst|received_data[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.681 ns                                ; rs232in:rs232in_inst|shift_in[6]                          ; rs232in:rs232in_inst|shift_in[5]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; rs232in:rs232in_inst|shift_in[5]                          ; rs232in:rs232in_inst|shift_in[4]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; yari:yari_inst|stage_X:stX|div_hi[4]                      ; yari:yari_inst|stage_X:stX|div_hi[4]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.682 ns                                ; yari:yari_inst|stage_X:stX|div_hi[16]                     ; yari:yari_inst|stage_X:stX|div_hi[16]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.521 ns                 ;
; 0.682 ns                                ; yari:yari_inst|stage_X:stX|div_hi[23]                     ; yari:yari_inst|stage_X:stX|div_hi[23]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.521 ns                 ;
; 0.683 ns                                ; rs232in:rs232in_inst|shift_in[3]                          ; rs232in:rs232in_inst|received_data[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.522 ns                 ;
; 0.683 ns                                ; rs232in:rs232in_inst|shift_in[3]                          ; rs232in:rs232in_inst|shift_in[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.522 ns                 ;
; 0.683 ns                                ; yari:yari_inst|stage_X:stX|div_hi[10]                     ; yari:yari_inst|stage_X:stX|div_hi[10]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.522 ns                 ;
; 0.683 ns                                ; yari:yari_inst|stage_X:stX|div_hi[22]                     ; yari:yari_inst|stage_X:stX|div_hi[22]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.522 ns                 ;
; 0.684 ns                                ; rs232in:rs232in_inst|shift_in[2]                          ; rs232in:rs232in_inst|shift_in[1]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.523 ns                 ;
; 0.684 ns                                ; yari:yari_inst|stage_X:stX|div_hi[7]                      ; yari:yari_inst|stage_X:stX|div_hi[7]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.523 ns                 ;
; 0.684 ns                                ; yari:yari_inst|stage_X:stX|div_hi[21]                     ; yari:yari_inst|stage_X:stX|div_hi[21]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.523 ns                 ;
; 0.685 ns                                ; rs232in:rs232in_inst|shift_in[2]                          ; rs232in:rs232in_inst|received_data[1]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.685 ns                                ; yari:yari_inst|stage_X:stX|div_hi[26]                     ; yari:yari_inst|stage_X:stX|div_hi[26]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.524 ns                 ;
; 0.686 ns                                ; yari:yari_inst|stage_X:stX|div_hi[1]                      ; yari:yari_inst|stage_X:stX|div_hi[1]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.525 ns                 ;
; 0.689 ns                                ; rs232in:rs232in_inst|count[3]                             ; rs232in:rs232in_inst|count[3]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.528 ns                 ;
; 0.690 ns                                ; yari:yari_inst|stage_X:stX|div_hi[30]                     ; yari:yari_inst|stage_X:stX|div_hi[30]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.529 ns                 ;
; 0.725 ns                                ; rs232out:rs232out_inst|count[4]                           ; rs232out:rs232out_inst|count[4]                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.564 ns                 ;
; 0.793 ns                                ; yari:yari_inst|initialized[3]                             ; yari:yari_inst|initialized[4]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.632 ns                 ;
; 0.793 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[1]              ; yari:yari_inst|stage_I:stI|tag_write_data[1]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.632 ns                 ;
; 0.794 ns                                ; yari:yari_inst|stage_I:stI|lfsr[16]                       ; yari:yari_inst|stage_I:stI|lfsr[17]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.794 ns                                ; yari:yari_inst|stage_X:stX|divisor[28]_RTM116             ; yari:yari_inst|stage_X:stX|divisor[28]_RTM116             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_I:stI|lfsr[17]                       ; yari:yari_inst|stage_I:stI|lfsr[18]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; yari:yari_inst|initialized[4]                             ; yari:yari_inst|initialized[5]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_D:stD|d_pc[29]                       ; yari:yari_inst|stage_X:stX|x_pc[29]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; yari:yari_inst|stage_D:stD|d_pc[17]                       ; yari:yari_inst|stage_X:stX|x_pc[17]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; rs232:rs232_inst|rd_data[4]                               ; yari:yari_inst|stage_M:stM|uncached_data[4]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; rs232:rs232_inst|rd_data[2]                               ; yari:yari_inst|stage_M:stM|uncached_data[2]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.795 ns                                ; rs232:rs232_inst|rd_data[30]                              ; yari:yari_inst|stage_M:stM|uncached_data[30]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.796 ns                                ; yari:yari_inst|stage_D:stD|d_pc[0]                        ; yari:yari_inst|stage_X:stX|x_pc[0]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.796 ns                                ; yari:yari_inst|stage_D:stD|d_pc[5]                        ; yari:yari_inst|stage_X:stX|x_pc[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.796 ns                                ; rs232:rs232_inst|rd_data[0]                               ; yari:yari_inst|stage_M:stM|uncached_data[0]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.796 ns                                ; rs232:rs232_inst|rd_data[9]                               ; yari:yari_inst|stage_M:stM|uncached_data[9]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.797 ns                                ; yari:yari_inst|stage_I:stI|lfsr[30]                       ; yari:yari_inst|stage_I:stI|lfsr[31]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.797 ns                                ; yari:yari_inst|stage_X:stX|div_hi[17]                     ; yari:yari_inst|stage_X:stX|div_hi[18]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.797 ns                                ; rs232:rs232_inst|rd_data[10]                              ; yari:yari_inst|stage_M:stM|uncached_data[10]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.797 ns                                ; rs232:rs232_inst|rd_data[13]                              ; yari:yari_inst|stage_M:stM|uncached_data[13]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.797 ns                                ; rs232:rs232_inst|rd_data[20]                              ; yari:yari_inst|stage_M:stM|uncached_data[20]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.797 ns                                ; rs232:rs232_inst|rd_data[16]                              ; yari:yari_inst|stage_M:stM|uncached_data[16]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.636 ns                 ;
; 0.798 ns                                ; yari:yari_inst|stage_X:stX|divisor[18]                    ; yari:yari_inst|stage_X:stX|divisor[18]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.637 ns                 ;
; 0.798 ns                                ; yari:yari_inst|stage_X:stX|x_has_delay_slot               ; yari:yari_inst|stage_X:stX|x_is_delay_slot                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.637 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[5]                ; yari:yari_inst|stage_M:stM|m_restart_pc[5]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_X:stX|divisor[27]_RTM119             ; yari:yari_inst|stage_X:stX|divisor[27]_RTM119             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[11]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[11]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_X:stX|div_hi[14]                     ; yari:yari_inst|stage_X:stX|div_hi[15]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; rs232:rs232_inst|rd_data[14]                              ; yari:yari_inst|stage_M:stM|uncached_data[14]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.799 ns                                ; yari:yari_inst|stage_M:stM|uncached_data[18]              ; yari:yari_inst|stage_M:stM|m_res_alu[18]                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.638 ns                 ;
; 0.800 ns                                ; rs232in:rs232in_inst|shift_in[7]                          ; rs232in:rs232in_inst|shift_in[6]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; yari:yari_inst|stage_X:stX|divisor[23]_RTM1212            ; yari:yari_inst|stage_X:stX|divisor[23]_RTM1213            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; yari:yari_inst|stage_D:stD|d_pc[3]                        ; yari:yari_inst|stage_X:stX|x_pc[3]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; yari:yari_inst|stage_X:stX|mult_a[37]                     ; yari:yari_inst|stage_X:stX|mult_a[37]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; yari:yari_inst|stage_M:stM|uncached_data[28]              ; yari:yari_inst|stage_M:stM|m_res_alu[28]                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[3]              ; yari:yari_inst|stage_I:stI|tag_write_data[3]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[20]             ; yari:yari_inst|stage_I:stI|tag_write_data[20]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_I:stI|lfsr[12]                       ; yari:yari_inst|stage_I:stI|lfsr[13]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_I:stI|lfsr[29]                       ; yari:yari_inst|stage_I:stI|lfsr[30]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[15]                  ; yari:yari_inst|stage_I:stI|pending_synci_a[15]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[29]                  ; yari:yari_inst|stage_I:stI|pending_synci_a[29]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_X:stX|div_hi[6]                      ; yari:yari_inst|stage_X:stX|div_hi[7]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_X:stX|div_hi[13]                     ; yari:yari_inst|stage_X:stX|div_hi[14]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; yari:yari_inst|stage_M:stM|uncached_load_pending          ; yari:yari_inst|stage_M:stM|uncached_load_pending          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_I:stI|lfsr[11]                       ; yari:yari_inst|stage_I:stI|lfsr[12]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[0]                   ; yari:yari_inst|stage_I:stI|pending_synci_a[0]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; yari:yari_inst|stage_X:stX|div_lo[19]                     ; yari:yari_inst|stage_X:stX|div_lo[20]_RTM1305             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; rs232:rs232_inst|rd_data[12]                              ; yari:yari_inst|stage_M:stM|uncached_data[12]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; rs232:rs232_inst|rd_data[1]                               ; yari:yari_inst|stage_M:stM|uncached_data[1]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.802 ns                                ; rs232:rs232_inst|rd_data[7]                               ; yari:yari_inst|stage_M:stM|uncached_data[7]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.803 ns                                ; yari:yari_inst|stage_I:stI|lfsr[9]                        ; yari:yari_inst|stage_I:stI|lfsr[10]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.803 ns                                ; yari:yari_inst|stage_I:stI|lfsr[10]                       ; yari:yari_inst|stage_I:stI|lfsr[11]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.803 ns                                ; yari:yari_inst|stage_X:stX|divisor[30]_RTM19              ; yari:yari_inst|stage_X:stX|divisor[30]_RTM110             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.803 ns                                ; yari:yari_inst|stage_X:stX|divisor[25]_RTM1203            ; yari:yari_inst|stage_X:stX|divisor[25]_RTM1203            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_D:stD|d_pc[1]                        ; yari:yari_inst|stage_D:stD|d_restart_pc[1]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|divisor[24]_RTM1208            ; yari:yari_inst|stage_X:stX|divisor[24]_RTM1208            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_D:stD|perf_retired_inst[0]           ; yari:yari_inst|stage_D:stD|perf_retired_inst[0]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[2]            ; yari:yari_inst|stage_X:stX|perf_mult_hazard[2]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[10]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[10]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|mult_a[60]                     ; yari:yari_inst|stage_X:stX|mult_a[60]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[21]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[21]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; rs232:rs232_inst|tsc[31]                                  ; rs232:rs232_inst|tsc[31]                                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_M:stM|perf_dcache_misses[31]         ; yari:yari_inst|stage_M:stM|perf_dcache_misses[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[31]     ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[31]     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_X:stX|perf_load_use_hazard[31]       ; yari:yari_inst|stage_X:stX|perf_load_use_hazard[31]       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_I:stI|perf_icache_misses[31]         ; yari:yari_inst|stage_I:stI|perf_icache_misses[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_M:stM|perf_io_load_busy[31]          ; yari:yari_inst|stage_M:stM|perf_io_load_busy[31]          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[10]             ; yari:yari_inst|stage_I:stI|tag_write_data[10]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.805 ns                                ; yari:yari_inst|stage_M:stM|perf_sb_full[0]                ; yari:yari_inst|stage_M:stM|perf_sb_full[0]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; yari:yari_inst|stage_I:stI|pending_synci                  ; yari:yari_inst|stage_I:stI|pending_synci                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; sram_ctrl:sram_ctrl|cnt[1]                                ; sram_ctrl:sram_ctrl|cnt[1]                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.806 ns                                ; yari:yari_inst|stage_I:stI|lfsr[8]                        ; yari:yari_inst|stage_I:stI|lfsr[9]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.807 ns                                ; yari:yari_inst|stage_D:stD|d_pc[2]                        ; yari:yari_inst|stage_D:stD|d_restart_pc[2]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; rs232out:rs232out_inst|shift_out[1]                       ; rs232out:rs232out_inst|shift_out[0]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.808 ns                                ; yari:yari_inst|stage_M:stM|perf_sb_full[31]               ; yari:yari_inst|stage_M:stM|perf_sb_full[31]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; sram_ctrl:sram_ctrl|cnt[1]                                ; sram_ctrl:sram_ctrl|cnt[2]                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.809 ns                                ; yari:yari_inst|stage_D:stD|d_pc[2]                        ; yari:yari_inst|stage_X:stX|x_pc[2]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.810 ns                                ; yari:yari_inst|stage_X:stX|mult_a[44]                     ; yari:yari_inst|stage_X:stX|mult_a[44]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.811 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[16]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[16]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.812 ns                                ; yari:yari_inst|stage_X:stX|mult_b[31]_RTM17               ; yari:yari_inst|stage_X:stX|mult_b[31]_RTM16               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; yari:yari_inst|stage_X:stX|mult_a[44]                     ; yari:yari_inst|stage_X:stX|mult_a[45]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.813 ns                                ; yari:yari_inst|stage_X:stX|mult_a[50]                     ; yari:yari_inst|stage_X:stX|mult_a[50]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.813 ns                                ; yari:yari_inst|stage_X:stX|mult_a[54]                     ; yari:yari_inst|stage_X:stX|mult_a[54]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.652 ns                 ;
; 0.814 ns                                ; yari:yari_inst|stage_X:stX|mult_a[54]                     ; yari:yari_inst|stage_X:stX|mult_a[55]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.815 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[21]            ; yari:yari_inst|stage_X:stX|perf_div_hazard[21]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.816 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[3]            ; yari:yari_inst|stage_X:stX|perf_mult_hazard[3]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.655 ns                 ;
; 0.817 ns                                ; yari:yari_inst|stage_X:stX|mult_a[50]                     ; yari:yari_inst|stage_X:stX|mult_a[51]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.818 ns                                ; yari:yari_inst|stage_X:stX|perf_branch_hazard[31]         ; yari:yari_inst|stage_X:stX|perf_branch_hazard[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.657 ns                 ;
; 0.818 ns                                ; yari:yari_inst|stage_M:stM|peripherals_req[39]            ; yari:yari_inst|stage_M:stM|peripherals_req[39]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.657 ns                 ;
; 0.820 ns                                ; yari:yari_inst|stage_X:stX|mult_a[45]                     ; yari:yari_inst|stage_X:stX|mult_a[46]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.821 ns                                ; yari:yari_inst|stage_X:stX|mult_a[38]                     ; yari:yari_inst|stage_X:stX|mult_a[38]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.821 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[9]              ; yari:yari_inst|stage_I:stI|tag_write_data[9]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.821 ns                                ; yari:yari_inst|stage_M:stM|store_buffer_wp[0]             ; yari:yari_inst|stage_M:stM|store_buffer_wp[0]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_X:stX|mult_a[42]                     ; yari:yari_inst|stage_X:stX|mult_a[42]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.661 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_X:stX|mult_a[49]                     ; yari:yari_inst|stage_X:stX|mult_a[49]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.661 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[31] ; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[31] ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.661 ns                 ;
; 0.824 ns                                ; yari:yari_inst|stage_X:stX|mult_a[42]                     ; yari:yari_inst|stage_X:stX|mult_a[43]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.824 ns                                ; yari:yari_inst|stage_X:stX|mult_a[55]                     ; yari:yari_inst|stage_X:stX|mult_a[56]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.827 ns                                ; yari:yari_inst|stage_X:stX|x_opcode[0]                    ; yari:yari_inst|stage_M:stM|store_buffer_be~46             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.666 ns                 ;
; 0.828 ns                                ; yari:yari_inst|stage_X:stX|x_opcode[0]                    ; yari:yari_inst|stage_M:stM|store_buffer_be~44             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.667 ns                 ;
; 0.828 ns                                ; yari:yari_inst|stage_X:stX|mult_a[38]                     ; yari:yari_inst|stage_X:stX|mult_a[39]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.667 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_M:stM|store_buffer_data~399          ; yari:yari_inst|stage_M:stM|dmem_writedata[19]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[4]                   ; yari:yari_inst|stage_I:stI|pending_synci_a[4]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; yari:yari_inst|stage_I:stI|imem_address[17]               ; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_2               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.831 ns                                ; yari:yari_inst|initialized[0]                             ; yari:yari_inst|initialized[1]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.670 ns                 ;
; 0.832 ns                                ; rs232in:rs232in_inst|shift_in[7]                          ; rs232in:rs232in_inst|received_data[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.671 ns                 ;
; 0.839 ns                                ; yari:yari_inst|stage_X:stX|div_hi[3]                      ; yari:yari_inst|stage_X:stX|div_hi[3]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.678 ns                 ;
; 0.840 ns                                ; yari:yari_inst|stage_X:stX|div_hi[2]                      ; yari:yari_inst|stage_X:stX|div_hi[2]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.845 ns                                ; sram_ctrl:sram_ctrl|state.S_READWAIT                      ; sram_ctrl:sram_ctrl|state.S_IDLE                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.684 ns                 ;
; 0.846 ns                                ; yari:yari_inst|stage_I:stI|fill_wi[0]                     ; yari:yari_inst|stage_I:stI|fill_wi[0]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.685 ns                 ;
; 0.847 ns                                ; yari:yari_inst|stage_I:stI|i1_pc[15]                      ; yari:yari_inst|stage_D:stD|d_npc[15]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.115 ns                  ; 0.732 ns                 ;
; 0.850 ns                                ; yari:yari_inst|stage_I:stI|fill_wi[0]                     ; yari:yari_inst|stage_I:stI|fill_wi[1]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.689 ns                 ;
; 0.850 ns                                ; sram_ctrl:sram_ctrl|state.S_WRITE1                        ; sram_ctrl:sram_ctrl|state.S_WRITE2                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.689 ns                 ;
; 0.856 ns                                ; yari:yari_inst|stage_M:stM|fill_wi[0]                     ; yari:yari_inst|stage_M:stM|fill_wi[0]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.695 ns                 ;
; 0.857 ns                                ; yari:yari_inst|stage_X:stX|div_hi[14]                     ; yari:yari_inst|stage_X:stX|div_hi[14]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.696 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)       ;                                                           ;                                       ;                                       ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; tsu                                                                                                 ;
+----------+--------------+------------+------------+--------------------------------------+----------+
; Slack    ; Required tsu ; Actual tsu ; From       ; To                                   ; To Clock ;
+----------+--------------+------------+------------+--------------------------------------+----------+
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[29] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[27] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[30] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[28] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[17] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[16] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[19] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[26] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[31] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[23] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[25] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[22] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[21] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[24] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[18] ; clk      ;
; 0.630 ns ; 2.200 ns     ; 1.570 ns   ; rama_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[20] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[3]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[0]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[4]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[2]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[5]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[1]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[15] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[11] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[8]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[9]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[13] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[10] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[12] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[14] ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[7]  ; clk      ;
; 0.691 ns ; 2.200 ns     ; 1.509 ns   ; ramb_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[6]  ; clk      ;
; 2.400 ns ; 5.000 ns     ; 2.600 ns   ; ser_rxd    ; rs232in:rs232in_inst|rxd             ; clk      ;
+----------+--------------+------------+------------+--------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+----------+--------------+------------+------------------------------------------------+------------+------------+
; Slack    ; Required tco ; Actual tco ; From                                           ; To         ; From Clock ;
+----------+--------------+------------+------------------------------------------------+------------+------------+
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1     ; ramb_a[0]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1     ; ramb_a[1]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_1     ; ramb_a[2]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_1     ; ramb_a[3]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_1     ; ramb_a[4]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_1     ; ramb_a[5]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_1     ; ramb_a[6]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_1     ; ramb_a[7]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_1     ; ramb_a[8]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_1     ; ramb_a[9]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_1    ; ramb_a[10] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_1    ; ramb_a[11] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_1    ; ramb_a[12] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_1    ; ramb_a[13] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_1    ; ramb_a[14] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_1    ; ramb_a[15] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_1    ; ramb_a[16] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_1    ; ramb_a[17] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_1     ; ramb_noe   ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_be_n[0]               ; ramb_nlb   ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_be_n[1]               ; ramb_nub   ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_we_n~_Duplicate_1     ; ramb_nwe   ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[3]               ; ramb_d[3]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[0]               ; ramb_d[0]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[4]               ; ramb_d[4]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[2]               ; ramb_d[2]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[5]               ; ramb_d[5]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[1]               ; ramb_d[1]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[15]              ; ramb_d[15] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[11]              ; ramb_d[11] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[8]               ; ramb_d[8]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[9]               ; ramb_d[9]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[13]              ; ramb_d[13] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[10]              ; ramb_d[10] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[12]              ; ramb_d[12] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[14]              ; ramb_d[14] ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[7]               ; ramb_d[7]  ; clk        ;
; 1.258 ns ; 3.000 ns     ; 1.742 ns   ; sram_ctrl:sram_ctrl|sram_dout[6]               ; ramb_d[6]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_28 ; ramb_d[3]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_31 ; ramb_d[0]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_27 ; ramb_d[4]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_29 ; ramb_d[2]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_26 ; ramb_d[5]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_30 ; ramb_d[1]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_16 ; ramb_d[15] ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_20 ; ramb_d[11] ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_23 ; ramb_d[8]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_22 ; ramb_d[9]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_18 ; ramb_d[13] ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_21 ; ramb_d[10] ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_19 ; ramb_d[12] ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_17 ; ramb_d[14] ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_24 ; ramb_d[7]  ; clk        ;
; 1.296 ns ; 3.000 ns     ; 1.704 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_25 ; ramb_d[6]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[0]                  ; rama_a[0]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[1]                  ; rama_a[1]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[2]                  ; rama_a[2]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[3]                  ; rama_a[3]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[4]                  ; rama_a[4]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[5]                  ; rama_a[5]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[6]                  ; rama_a[6]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[7]                  ; rama_a[7]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[8]                  ; rama_a[8]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[9]                  ; rama_a[9]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[10]                 ; rama_a[10] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[11]                 ; rama_a[11] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[12]                 ; rama_a[12] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[13]                 ; rama_a[13] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[14]                 ; rama_a[14] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[15]                 ; rama_a[15] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[16]                 ; rama_a[16] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_a[17]                 ; rama_a[17] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_oe_n                  ; rama_noe   ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_be_n[2]               ; rama_nlb   ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_be_n[3]               ; rama_nub   ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_we_n                  ; rama_nwe   ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[29]              ; rama_d[13] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[27]              ; rama_d[11] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[30]              ; rama_d[14] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[28]              ; rama_d[12] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[17]              ; rama_d[1]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[16]              ; rama_d[0]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[19]              ; rama_d[3]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[26]              ; rama_d[10] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[31]              ; rama_d[15] ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[23]              ; rama_d[7]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[25]              ; rama_d[9]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[22]              ; rama_d[6]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[21]              ; rama_d[5]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[24]              ; rama_d[8]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[18]              ; rama_d[2]  ; clk        ;
; 1.319 ns ; 3.000 ns     ; 1.681 ns   ; sram_ctrl:sram_ctrl|sram_dout[20]              ; rama_d[4]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_2  ; rama_d[13] ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_4  ; rama_d[11] ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_1  ; rama_d[14] ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_3  ; rama_d[12] ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_14 ; rama_d[1]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_15 ; rama_d[0]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_12 ; rama_d[3]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_5  ; rama_d[10] ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en               ; rama_d[15] ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_8  ; rama_d[7]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_6  ; rama_d[9]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_9  ; rama_d[6]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_10 ; rama_d[5]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_7  ; rama_d[8]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_13 ; rama_d[2]  ; clk        ;
; 1.357 ns ; 3.000 ns     ; 1.643 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_11 ; rama_d[4]  ; clk        ;
; 5.327 ns ; 10.000 ns    ; 4.673 ns   ; rs232out:rs232out_inst|shift_out[0]            ; ser_txd    ; clk        ;
; 5.783 ns ; 10.000 ns    ; 4.217 ns   ; rst_counter[22]                                ; wd         ; clk        ;
+----------+--------------+------------+------------------------------------------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                   ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+
; N/A           ; None        ; -1.111 ns ; ramb_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[6]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[7]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[14] ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[12] ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[10] ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[13] ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[9]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[8]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[11] ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[15] ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[1]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[5]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[2]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[4]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[0]  ; clk      ;
; N/A           ; None        ; -1.111 ns ; ramb_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[3]  ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[20] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[18] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[24] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[21] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[22] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[25] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[23] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[31] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[26] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[19] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[16] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[17] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[28] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[30] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[27] ; clk      ;
; N/A           ; None        ; -1.172 ns ; rama_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[29] ; clk      ;
; N/A           ; None        ; -2.559 ns ; ser_rxd    ; rs232in:rs232in_inst|rxd             ; clk      ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Mon May 26 23:36:16 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 336 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source memory "yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6" and destination register "yari:yari_inst|stage_D:stD|d_wbr[5]"
    Info: Fmax is 76.94 MHz (period= 12.997 ns)
    Info: + Largest memory to register requirement is 12.798 ns
        Info: + Setup relationship between source and destination is 13.333 ns
            Info: + Latch edge is 13.333 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 13.333 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 13.333 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.006 ns
            Info: + Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.835 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.288 ns) + CELL(0.547 ns) = 1.835 ns; Loc. = LC_X30_Y12_N0; Fanout = 1; REG Node = 'yari:yari_inst|stage_D:stD|d_wbr[5]'
                Info: Total cell delay = 0.547 ns ( 29.81 % )
                Info: Total interconnect delay = 1.288 ns ( 70.19 % )
            Info: - Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source memory is 1.841 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.288 ns) + CELL(0.553 ns) = 1.841 ns; Loc. = M4K_X33_Y4; Fanout = 21; MEM Node = 'yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6'
                Info: Total cell delay = 0.553 ns ( 30.04 % )
                Info: Total interconnect delay = 1.288 ns ( 69.96 % )
        Info: - Micro clock to output delay of source is 0.500 ns
        Info: - Micro setup delay of destination is 0.029 ns
    Info: - Longest memory to register delay is 12.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y4; Fanout = 21; MEM Node = 'yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ram_block1a16~portb_address_reg6'
        Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X33_Y4; Fanout = 1; MEM Node = 'yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|q_b[2]'
        Info: 3: + IC(0.507 ns) + CELL(0.225 ns) = 4.053 ns; Loc. = LC_X35_Y4_N4; Fanout = 1; COMB Node = 'yari:yari_inst|stage_I:stI|Equal1~266'
        Info: 4: + IC(1.294 ns) + CELL(0.454 ns) = 5.801 ns; Loc. = LC_X31_Y6_N3; Fanout = 1; COMB Node = 'yari:yari_inst|stage_I:stI|Equal1~267'
        Info: 5: + IC(0.306 ns) + CELL(0.340 ns) = 6.447 ns; Loc. = LC_X31_Y6_N7; Fanout = 77; COMB Node = 'yari:yari_inst|stage_I:stI|Equal1~276'
        Info: 6: + IC(1.385 ns) + CELL(0.225 ns) = 8.057 ns; Loc. = LC_X30_Y10_N3; Fanout = 3; COMB Node = 'yari:yari_inst|stage_I:stI|Selector0~60'
        Info: 7: + IC(0.592 ns) + CELL(0.454 ns) = 9.103 ns; Loc. = LC_X29_Y10_N6; Fanout = 7; COMB Node = 'yari:yari_inst|stage_D:stD|Selector32~126'
        Info: 8: + IC(0.971 ns) + CELL(0.340 ns) = 10.414 ns; Loc. = LC_X30_Y11_N1; Fanout = 2; COMB Node = 'yari:yari_inst|stage_D:stD|always5~86'
        Info: 9: + IC(0.935 ns) + CELL(0.340 ns) = 11.689 ns; Loc. = LC_X30_Y12_N3; Fanout = 1; COMB Node = 'yari:yari_inst|stage_D:stD|d_wbr[0]~3061'
        Info: 10: + IC(0.306 ns) + CELL(0.467 ns) = 12.462 ns; Loc. = LC_X30_Y12_N0; Fanout = 1; REG Node = 'yari:yari_inst|stage_D:stD|d_wbr[5]'
        Info: Total cell delay = 6.166 ns ( 49.48 % )
        Info: Total interconnect delay = 6.296 ns ( 50.52 % )
Info: No valid register-to-register data paths exist for clock "clk"
Info: Minimum slack time is 633 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source register "yari:yari_inst|stage_I:stI|pending_synci_a[0]" and destination register "yari:yari_inst|stage_I:stI|pending_synci_a[0]"
    Info: + Shortest register to register delay is 0.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y13_N2; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X23_Y13_N2; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
        Info: Total cell delay = 0.472 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.161 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 13.333 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 13.333 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.912 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.365 ns) + CELL(0.547 ns) = 1.912 ns; Loc. = LC_X23_Y13_N2; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
                Info: Total cell delay = 0.547 ns ( 28.61 % )
                Info: Total interconnect delay = 1.365 ns ( 71.39 % )
            Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 1.912 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.365 ns) + CELL(0.547 ns) = 1.912 ns; Loc. = LC_X23_Y13_N2; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
                Info: Total cell delay = 0.547 ns ( 28.61 % )
                Info: Total interconnect delay = 1.365 ns ( 71.39 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: + Micro hold delay of destination is 0.012 ns
Info: Slack time is 630 ps for clock "clk" between source pin "rama_d[13]" and destination register "sram_ctrl:sram_ctrl|mem_readdata[29]"
    Info: + tsu requirement for source pin and destination register is 2.200 ns
    Info: - tsu from clock to input pin is 1.570 ns
        Info: + Longest pin to register delay is 1.215 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_85; Fanout = 1; PIN Node = 'rama_d[13]'
            Info: 2: + IC(0.000 ns) + CELL(1.215 ns) = 1.215 ns; Loc. = IOC_X16_Y0_N2; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[29]'
            Info: Total cell delay = 1.215 ns ( 100.00 % )
        Info: - Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -1.580 ns
        Info: + Micro setup delay of destination is 0.398 ns
        Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.467 ns) + CELL(0.156 ns) = 1.623 ns; Loc. = IOC_X16_Y0_N2; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[29]'
            Info: Total cell delay = 0.156 ns ( 9.61 % )
            Info: Total interconnect delay = 1.467 ns ( 90.39 % )
Info: Slack time is 1.258 ns for clock "clk" between source register "sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1" and destination pin "ramb_a[0]"
    Info: + tco requirement for source register and destination pin is 3.000 ns
    Info: - tco from clock to output pin is 1.742 ns
        Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -1.580 ns
        Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 1.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.528 ns) + CELL(0.169 ns) = 1.697 ns; Loc. = IOC_X4_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1'
            Info: Total cell delay = 0.169 ns ( 9.96 % )
            Info: Total interconnect delay = 1.528 ns ( 90.04 % )
        Info: + Micro clock to output delay of source is 0.161 ns
        Info: + Longest register to pin delay is 1.464 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X4_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1'
            Info: 2: + IC(0.000 ns) + CELL(1.464 ns) = 1.464 ns; Loc. = PIN_237; Fanout = 0; PIN Node = 'ramb_a[0]'
            Info: Total cell delay = 1.464 ns ( 100.00 % )
Info: th for register "sram_ctrl:sram_ctrl|mem_readdata[6]" (data pin = "ramb_d[6]", clock pin = "clk") is -1.111 ns
    Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -1.580 ns
    Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 1.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4564; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.528 ns) + CELL(0.156 ns) = 1.684 ns; Loc. = IOC_X32_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[6]'
        Info: Total cell delay = 0.156 ns ( 9.26 % )
        Info: Total interconnect delay = 1.528 ns ( 90.74 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 1.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'ramb_d[6]'
        Info: 2: + IC(0.000 ns) + CELL(1.215 ns) = 1.215 ns; Loc. = IOC_X32_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[6]'
        Info: Total cell delay = 1.215 ns ( 100.00 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 139 megabytes of memory during processing
    Info: Processing ended: Mon May 26 23:36:21 2008
    Info: Elapsed time: 00:00:05


