NDS Database:  version P.20131013

NDS_INFO | xpla3 | 3064XL44VQ | XCR3064XL-10-VQ44

DEVICE | 3064XL | 3064XL44VQ | 

NETWORK | control_emulator | 0 | 0 | 536887302

INPUT_INSTANCE | 0 | 0 | NULL | GPIO_Extra0_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | GPIO_Extra0 | 5414 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | GPIO_Extra0_II/UIM | 5713 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | aux2_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | aux2 | 5415 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | aux2_II/UIM | 5445 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux2_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | aux3_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | aux3 | 5416 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | aux3_II/UIM | 5452 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux3_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | aux_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | aux_in | 5417 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | aux_in_II/UIM | 5459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_in_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | aux_out_MC | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_II/UIM | 5422 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | pgood_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | aux_out_MC.Q | 5424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | aux_out_MC.Q | aux_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | aux_out_MC.SI | aux_out_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_II/UIM | 5422 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | pgood_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | aux_out_MC.D1 | 5419 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | pgood_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | aux_out_MC.D2 | 5420 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | aux_out_MC.REG | aux_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | aux_out_MC.D | 5418 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | aux_out_MC.Q | 5423 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | pgood_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | pgood | 5421 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | pgood_II/UIM | 5422 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | pgood_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | aux_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | aux_out_MC.Q | 5424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | aux_out_MC.Q | aux_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | aux_out | 5425 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_out | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | clk_in_j1_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_in_j1 | 5426 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | clk_in_j1_II/UIM | 5436 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | Inv | clk_out_p2_MC | control_emulator_COPY_0_COPY_0 | 256 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 5438 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/UIM | 5431 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/UIM | 5436 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | clk_out_p2_MC.Q | 5440 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_out_p2_MC.UIM | 5506 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_out_p2_MC.SI | clk_out_p2_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 5438 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/UIM | 5431 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/UIM | 5436 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_out_p2_MC.D1 | 5429 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_out_p2_MC.D2 | 5428 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | clk_select_II/UIM | IV_FALSE | ext_clk_in_II/UIM
SPPTERM | 3 | IV_FALSE | int_clk_in_II/UIM | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | clk_in_j1_II/UIM

SRFF_INSTANCE | clk_out_p2_MC.REG | clk_out_p2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_out_p2_MC.D | 5427 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_out_p2_MC.Q | 5439 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | int_clk_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | int_clk_in | 5430 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | int_clk_in_II/UIM | 5431 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | mode_select_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | mode_select | 5432 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_select_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_select | 5434 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ext_clk_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ext_clk_in | 5437 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ext_clk_in_II/UIM | 5438 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK

OUTPUT_INSTANCE | 0 | clk_out_p2 | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | clk_out_p2_MC.Q | 5440 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | clk_out_p2 | 5441 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_out_p2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | peltEnab1_MC | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux2_II/UIM | 5445 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux2_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | peltEnab1_MC.Q | 5447 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab1_MC.Q | peltEnab1_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | peltEnab1_MC.SI | peltEnab1_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux2_II/UIM | 5445 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux2_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | peltEnab1_MC.D1 | 5443 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | aux2_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | peltEnab1_MC.D2 | 5444 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | peltEnab1_MC.REG | peltEnab1_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | peltEnab1_MC.D | 5442 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | peltEnab1_MC.Q | 5446 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | peltEnab1 | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | peltEnab1_MC.Q | 5447 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab1_MC.Q | peltEnab1_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | peltEnab1 | 5448 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | peltEnab1 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | peltEnab2_MC | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux3_II/UIM | 5452 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | peltEnab2_MC.Q | 5454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab2_MC.Q | peltEnab2_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | peltEnab2_MC.SI | peltEnab2_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux3_II/UIM | 5452 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | peltEnab2_MC.D1 | 5450 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | aux3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | peltEnab2_MC.D2 | 5451 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | peltEnab2_MC.REG | peltEnab2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | peltEnab2_MC.D | 5449 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | peltEnab2_MC.Q | 5453 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | peltEnab2 | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | peltEnab2_MC.Q | 5454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab2_MC.Q | peltEnab2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | peltEnab2 | 5455 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | peltEnab2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | penable_MC | control_emulator_COPY_0_COPY_0 | 256 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/penable_reg | 5460 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/penable_reg_MC.Q | miscControls/penable_reg_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux_in_II/UIM | 5459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | penable_MC.Q | 5568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | penable_MC.Q | penable_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | penable_MC.SI | penable_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/penable_reg | 5460 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/penable_reg_MC.Q | miscControls/penable_reg_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux_in_II/UIM | 5459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | penable_MC.D1 | 5458 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | penable_MC.D2 | 5457 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | mode_select_II/UIM | IV_FALSE | miscControls/penable_reg
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_FALSE | aux_in_II/UIM

SRFF_INSTANCE | penable_MC.REG | penable_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | penable_MC.D | 5456 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | penable_MC.Q | 5567 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | miscControls/penable_reg_MC | control_emulator_COPY_0_COPY_0 | 1280 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/penable_reg | 5460 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/penable_reg_MC.Q | miscControls/penable_reg_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/penable_reg_MC.SI | miscControls/penable_reg_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/penable_reg_MC.D1 | 5464 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/penable_reg_MC.D2 | 5463 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_303
SPPTERM | 13 | IV_FALSE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<2> | IV_FALSE | miscControls/delay_reg<3> | IV_FALSE | miscControls/delay_reg<4> | IV_FALSE | miscControls/delay_reg<5> | IV_FALSE | miscControls/delay_reg<6> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/penable_reg_MC.REG | miscControls/penable_reg_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/penable_reg_MC.D | 5462 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/penable_reg_MC.Q | 5461 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<0>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<0>_MC.SI | miscControls/delay_reg<0>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<0>_MC.D1 | 5469 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<0>_MC.D2 | 5468 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_303
SPPTERM | 13 | IV_FALSE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<2> | IV_FALSE | miscControls/delay_reg<3> | IV_FALSE | miscControls/delay_reg<4> | IV_FALSE | miscControls/delay_reg<5> | IV_FALSE | miscControls/delay_reg<6> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<0>_MC.REG | miscControls/delay_reg<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<0>_MC.D | 5467 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<0>_MC.Q | 5466 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<10>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<10>_MC.SI | miscControls/delay_reg<10>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<10>_MC.D1 | 5474 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<10>_MC.D2 | 5473 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<10>_MC.REG | miscControls/delay_reg<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<10>_MC.D | 5472 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<10>_MC.Q | 5471 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<11>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<11>_MC.SI | miscControls/delay_reg<11>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<11>_MC.D1 | 5478 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 12 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<11>_MC.D2 | 5479 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<11>_MC.REG | miscControls/delay_reg<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<11>_MC.D | 5477 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<11>_MC.Q | 5476 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<1>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<1>_MC.SI | miscControls/delay_reg<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<1>_MC.D1 | 5483 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | N_PZ_303
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<1>_MC.D2 | 5484 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<1>_MC.REG | miscControls/delay_reg<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<1>_MC.D | 5482 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<1>_MC.Q | 5481 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_303_MC | control_emulator_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_303_MC.SI | N_PZ_303_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_303_MC.D1 | 5489 | ? | 0 | 0 | N_PZ_303_MC | NULL | NULL | N_PZ_303_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_303_MC.D2 | 5488 | ? | 0 | 0 | N_PZ_303_MC | NULL | NULL | N_PZ_303_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<17>
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<18>
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<11> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 6 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 7 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | N_PZ_303_MC.REG | N_PZ_303_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_303_MC.D | 5487 | ? | 0 | 0 | N_PZ_303_MC | NULL | NULL | N_PZ_303_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_303_MC.Q | 5486 | ? | 0 | 0 | N_PZ_303_MC | NULL | NULL | N_PZ_303_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<13>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<13>_MC.SI | miscControls/delay_reg<13>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<13>_MC.D1 | 5494 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<13>_MC.D2 | 5493 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<13>_MC.REG | miscControls/delay_reg<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<13>_MC.D | 5492 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<13>_MC.Q | 5491 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<12>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<12>_MC.SI | miscControls/delay_reg<12>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<12>_MC.D1 | 5498 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<12>_MC.D2 | 5499 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<12>_MC.REG | miscControls/delay_reg<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<12>_MC.D | 5497 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<12>_MC.Q | 5496 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<2>_MC.SI | miscControls/delay_reg<2>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<2>_MC.D1 | 5503 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<2>_MC.D2 | 5504 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<2>_MC.REG | miscControls/delay_reg<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<2>_MC.D | 5502 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<2>_MC.Q | 5501 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<3>_MC.SI | miscControls/delay_reg<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<3>_MC.D1 | 5510 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<3>_MC.D2 | 5511 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<3>_MC.REG | miscControls/delay_reg<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<3>_MC.D | 5509 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<3>_MC.Q | 5508 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<4>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<4>_MC.SI | miscControls/delay_reg<4>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<4>_MC.D1 | 5515 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<4>_MC.D2 | 5516 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<4>_MC.REG | miscControls/delay_reg<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<4>_MC.D | 5514 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<4>_MC.Q | 5513 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<5>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<5>_MC.SI | miscControls/delay_reg<5>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<5>_MC.D1 | 5520 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<5>_MC.D2 | 5521 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<5>_MC.REG | miscControls/delay_reg<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<5>_MC.D | 5519 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<5>_MC.Q | 5518 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<6>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<6>_MC.SI | miscControls/delay_reg<6>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<6>_MC.D1 | 5525 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<6>_MC.D2 | 5526 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<6>_MC.REG | miscControls/delay_reg<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<6>_MC.D | 5524 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<6>_MC.Q | 5523 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<7>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<7>_MC.SI | miscControls/delay_reg<7>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<7>_MC.D1 | 5530 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 8 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<7>_MC.D2 | 5531 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<7>_MC.REG | miscControls/delay_reg<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<7>_MC.D | 5529 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<7>_MC.Q | 5528 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<8>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<8>_MC.SI | miscControls/delay_reg<8>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<8>_MC.D1 | 5536 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<8>_MC.D2 | 5535 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<17>
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<18>
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<8>_MC.REG | miscControls/delay_reg<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<8>_MC.D | 5534 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<8>_MC.Q | 5533 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<14>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<14>_MC.SI | miscControls/delay_reg<14>_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<14>_MC.D1 | 5541 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<14>_MC.D2 | 5540 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<14>_MC.REG | miscControls/delay_reg<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<14>_MC.D | 5539 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<14>_MC.Q | 5538 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<17>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<17>_MC.SI | miscControls/delay_reg<17>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<17>_MC.D1 | 5546 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<17>_MC.D2 | 5545 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_TRUE | miscControls/delay_reg<16>
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<17>_MC.REG | miscControls/delay_reg<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<17>_MC.D | 5544 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<17>_MC.Q | 5543 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<15>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<15>_MC.SI | miscControls/delay_reg<15>_MC | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<15>_MC.D1 | 5551 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<15>_MC.D2 | 5550 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<15>_MC.REG | miscControls/delay_reg<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<15>_MC.D | 5549 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<15>_MC.Q | 5548 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<9>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<9>_MC.SI | miscControls/delay_reg<9>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_303 | 5485 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_303_MC.Q | N_PZ_303_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<9>_MC.D1 | 5555 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<9>_MC.D2 | 5556 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<9>_MC.REG | miscControls/delay_reg<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<9>_MC.D | 5554 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<9>_MC.Q | 5553 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<18>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<18>_MC.SI | miscControls/delay_reg<18>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<18>_MC.D1 | 5560 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 19 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<18>_MC.D2 | 5561 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<18>_MC.REG | miscControls/delay_reg<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<18>_MC.D | 5559 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<18>_MC.Q | 5558 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<16>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<16> | 5562 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<16>_MC.SI | miscControls/delay_reg<16>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 5465 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 5470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 5475 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 5480 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 5490 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 5495 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 5500 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 5507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 5512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 5517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 5522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 5527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 5532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 5537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 5542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 5547 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 5552 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 5557 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<16>_MC.D1 | 5566 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<16>_MC.D2 | 5565 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<16>_MC.REG | miscControls/delay_reg<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<16>_MC.D | 5564 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<16>_MC.Q | 5563 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | penable | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | penable_MC.Q | 5568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | penable_MC.Q | penable_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | penable | 5569 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | penable | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | qie_reset_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | qie_reset_in | 5570 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | qie_reset_out_MC | control_emulator_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 5438 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_source_II/UIM | 5575 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_source_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_extCtrl | 5676 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_extCtrl_MC.Q | qie_reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_extCtrl | 5649 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_extCtrl_MC.Q | qie_reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | qie_reset_out_MC.Q | 5703 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_MC.Q | qie_reset_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | qie_reset_out_MC.SI | qie_reset_out_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 5438 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_source_II/UIM | 5575 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_source_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_extCtrl | 5676 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_extCtrl_MC.Q | qie_reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_extCtrl | 5649 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_extCtrl_MC.Q | qie_reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_MC.D1 | 5573 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_MC.D2 | 5572 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | ext_clk_in_II/UIM | IV_TRUE | qie_reset_source_II/UIM
SPPTERM | 4 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_TRUE | qie_reset_out_intClk_intCtrl
SPPTERM | 4 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_TRUE | qie_reset_out_intClk_extCtrl
SPPTERM | 4 | IV_FALSE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_FALSE | qie_reset_out_extClk_extCtrl

SRFF_INSTANCE | qie_reset_out_MC.REG | qie_reset_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_MC.D | 5571 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_MC.Q | 5702 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | qie_reset_source_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | qie_reset_source | 5574 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | qie_reset_source_II/UIM | 5575 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_source_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow | qie_reset_out_intClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | qie_reset_out_intClk_intCtrl_MC.SI | qie_reset_out_intClk_intCtrl_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_intClk_intCtrl_MC.D1 | 5579 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_FALSE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_FALSE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_intClk_intCtrl_MC.D2 | 5580 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | qie_reset_out_intClk_intCtrl_MC.REG | qie_reset_out_intClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_intClk_intCtrl_MC.D | 5578 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_intClk_intCtrl_MC.Q | 5577 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | fcl_intClk_intCtrl/upc/out<0>_MC | control_emulator_COPY_0_COPY_0 | 1280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<0>_MC.SI | fcl_intClk_intCtrl/upc/out<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<0>_MC.D1 | 5584 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<0>_MC.D2 | 5585 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<0>_MC.REG | fcl_intClk_intCtrl/upc/out<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<0>_MC.D | 5583 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<0>_MC.Q | 5582 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | reset_out_intClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_intClk_intCtrl_MC.SI | reset_out_intClk_intCtrl_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_intClk_intCtrl_MC.D1 | 5589 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | reset_switch_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_intClk_intCtrl_MC.D2 | 5590 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_intClk_intCtrl_MC.REG | reset_out_intClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_intClk_intCtrl_MC.D | 5588 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_intClk_intCtrl_MC.Q | 5587 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | reset_switch_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | reset_switch | 5591 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<10>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<10>_MC.SI | fcl_intClk_intCtrl/upc/out<10>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<10>_MC.D1 | 5598 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<10>_MC.D2 | 5597 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
SPPTERM | 12 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<10>_MC.REG | fcl_intClk_intCtrl/upc/out<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<10>_MC.D | 5596 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<10>_MC.Q | 5595 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | fcl_intClk_intCtrl/upc/out<1>_MC | control_emulator_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<1>_MC.SI | fcl_intClk_intCtrl/upc/out<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<1>_MC.D1 | 5603 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<1>_MC.D2 | 5602 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<1>
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<1>_MC.REG | fcl_intClk_intCtrl/upc/out<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<1>_MC.D | 5601 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<1>_MC.Q | 5600 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<2>_MC.SI | fcl_intClk_intCtrl/upc/out<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<2>_MC.D1 | 5608 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<2>_MC.D2 | 5607 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<2>_MC.REG | fcl_intClk_intCtrl/upc/out<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<2>_MC.D | 5606 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<2>_MC.Q | 5605 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<3>_MC.SI | fcl_intClk_intCtrl/upc/out<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<3>_MC.D1 | 5613 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<3>_MC.D2 | 5612 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
SPPTERM | 5 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<3>_MC.REG | fcl_intClk_intCtrl/upc/out<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<3>_MC.D | 5611 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<3>_MC.Q | 5610 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<4>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<4>_MC.SI | fcl_intClk_intCtrl/upc/out<4>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<4>_MC.D1 | 5618 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<4>_MC.D2 | 5617 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
SPPTERM | 6 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<4>_MC.REG | fcl_intClk_intCtrl/upc/out<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<4>_MC.D | 5616 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<4>_MC.Q | 5615 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<5>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<5>_MC.SI | fcl_intClk_intCtrl/upc/out<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<5>_MC.D1 | 5623 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<5>_MC.D2 | 5622 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
SPPTERM | 7 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<5>_MC.REG | fcl_intClk_intCtrl/upc/out<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<5>_MC.D | 5621 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<5>_MC.Q | 5620 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<6>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<6>_MC.SI | fcl_intClk_intCtrl/upc/out<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<6>_MC.D1 | 5628 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<6>_MC.D2 | 5627 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
SPPTERM | 8 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<6>_MC.REG | fcl_intClk_intCtrl/upc/out<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<6>_MC.D | 5626 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<6>_MC.Q | 5625 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<7>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<7>_MC.SI | fcl_intClk_intCtrl/upc/out<7>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<7>_MC.D1 | 5633 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<7>_MC.D2 | 5632 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
SPPTERM | 9 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<7>_MC.REG | fcl_intClk_intCtrl/upc/out<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<7>_MC.D | 5631 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<7>_MC.Q | 5630 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<8>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<8>_MC.SI | fcl_intClk_intCtrl/upc/out<8>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<8>_MC.D1 | 5638 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<8>_MC.D2 | 5637 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
SPPTERM | 10 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<8>_MC.REG | fcl_intClk_intCtrl/upc/out<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<8>_MC.D | 5636 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<8>_MC.Q | 5635 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<9>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<9>_MC.SI | fcl_intClk_intCtrl/upc/out<9>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<9>_MC.D1 | 5643 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<9>_MC.D2 | 5642 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
SPPTERM | 11 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<9>_MC.REG | fcl_intClk_intCtrl/upc/out<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<9>_MC.D | 5641 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<9>_MC.Q | 5640 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<11>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<11>_MC.SI | fcl_intClk_intCtrl/upc/out<11>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<11>_MC.D1 | 5648 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<11>_MC.D2 | 5647 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
SPPTERM | 13 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<11>_MC.REG | fcl_intClk_intCtrl/upc/out<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<11>_MC.D | 5646 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<11>_MC.Q | 5645 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | qie_reset_out_extClk_extCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<3> | 5671 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<3>_MC.Q | fcl_extClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_extCtrl | 5649 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_extCtrl_MC.Q | qie_reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | qie_reset_out_extClk_extCtrl | 5649 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_extCtrl_MC.Q | qie_reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | qie_reset_out_extClk_extCtrl_MC.SI | qie_reset_out_extClk_extCtrl_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<3> | 5671 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<3>_MC.Q | fcl_extClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_extCtrl | 5649 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_extCtrl_MC.Q | qie_reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_extClk_extCtrl_MC.D1 | 5653 | ? | 0 | 0 | qie_reset_out_extClk_extCtrl_MC | NULL | NULL | qie_reset_out_extClk_extCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_extClk_extCtrl_MC.D2 | 5652 | ? | 0 | 0 | qie_reset_out_extClk_extCtrl_MC | NULL | NULL | qie_reset_out_extClk_extCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | qie_reset_in_II/UIM | IV_FALSE | fcl_extClk_extCtrl/hold<0> | IV_FALSE | fcl_extClk_extCtrl/hold<1> | IV_FALSE | fcl_extClk_extCtrl/hold<2> | IV_FALSE | fcl_extClk_extCtrl/hold<3>
SPPTERM | 6 | IV_TRUE | qie_reset_out_extClk_extCtrl | IV_TRUE | qie_reset_in_II/UIM | IV_FALSE | fcl_extClk_extCtrl/hold<0> | IV_FALSE | fcl_extClk_extCtrl/hold<1> | IV_FALSE | fcl_extClk_extCtrl/hold<2> | IV_FALSE | fcl_extClk_extCtrl/hold<3>

SRFF_INSTANCE | qie_reset_out_extClk_extCtrl_MC.REG | qie_reset_out_extClk_extCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_extClk_extCtrl_MC.D | 5651 | ? | 0 | 0 | qie_reset_out_extClk_extCtrl_MC | NULL | NULL | qie_reset_out_extClk_extCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_extClk_extCtrl_MC.Q | 5650 | ? | 0 | 0 | qie_reset_out_extClk_extCtrl_MC | NULL | NULL | qie_reset_out_extClk_extCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | fcl_extClk_extCtrl/hold<0>_MC | control_emulator_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<3> | 5671 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<3>_MC.Q | fcl_extClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_extCtrl/hold<0>_MC.SI | fcl_extClk_extCtrl/hold<0>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<3> | 5671 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<3>_MC.Q | fcl_extClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_extCtrl/hold<0>_MC.D1 | 5658 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | qie_reset_in_II/UIM | IV_FALSE | fcl_extClk_extCtrl/hold<0> | IV_FALSE | fcl_extClk_extCtrl/hold<1> | IV_FALSE | fcl_extClk_extCtrl/hold<2> | IV_FALSE | fcl_extClk_extCtrl/hold<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_extCtrl/hold<0>_MC.D2 | 5659 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_extClk_extCtrl/hold<0>_MC.REG | fcl_extClk_extCtrl/hold<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_extCtrl/hold<0>_MC.D | 5657 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_extCtrl/hold<0>_MC.Q | 5656 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_extCtrl/hold<1>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_extCtrl/hold<1>_MC.SI | fcl_extClk_extCtrl/hold<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_extCtrl/hold<1>_MC.D1 | 5663 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | fcl_extClk_extCtrl/hold<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_extCtrl/hold<1>_MC.D2 | 5664 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_extClk_extCtrl/hold<1>_MC.REG | fcl_extClk_extCtrl/hold<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_extCtrl/hold<1>_MC.D | 5662 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_extCtrl/hold<1>_MC.Q | 5661 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_extCtrl/hold<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_extCtrl/hold<2>_MC.SI | fcl_extClk_extCtrl/hold<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_extCtrl/hold<2>_MC.D1 | 5669 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | fcl_extClk_extCtrl/hold<0> | IV_TRUE | fcl_extClk_extCtrl/hold<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_extCtrl/hold<2>_MC.D2 | 5670 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_extClk_extCtrl/hold<2>_MC.REG | fcl_extClk_extCtrl/hold<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_extCtrl/hold<2>_MC.D | 5668 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_extCtrl/hold<2>_MC.Q | 5667 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_extCtrl/hold<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_extCtrl/hold<3> | 5671 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<3>_MC.Q | fcl_extClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_extCtrl/hold<3>_MC.SI | fcl_extClk_extCtrl/hold<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<0> | 5655 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<0>_MC.Q | fcl_extClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<1> | 5660 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<1>_MC.Q | fcl_extClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_extCtrl/hold<2> | 5666 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_extCtrl/hold<2>_MC.Q | fcl_extClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_extCtrl/hold<3>_MC.D1 | 5674 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | fcl_extClk_extCtrl/hold<0> | IV_TRUE | fcl_extClk_extCtrl/hold<1> | IV_TRUE | fcl_extClk_extCtrl/hold<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_extCtrl/hold<3>_MC.D2 | 5675 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_extClk_extCtrl/hold<3>_MC.REG | fcl_extClk_extCtrl/hold<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_extCtrl/hold<3>_MC.D | 5673 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_extCtrl/hold<3>_MC.Q | 5672 | ? | 0 | 0 | fcl_extClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_extClk_extCtrl/hold<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | qie_reset_out_intClk_extCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<3> | 5697 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<3>_MC.Q | fcl_intClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_extCtrl | 5676 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_extCtrl_MC.Q | qie_reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | qie_reset_out_intClk_extCtrl | 5676 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_extCtrl_MC.Q | qie_reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | qie_reset_out_intClk_extCtrl_MC.SI | qie_reset_out_intClk_extCtrl_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<3> | 5697 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<3>_MC.Q | fcl_intClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_extCtrl | 5676 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_extCtrl_MC.Q | qie_reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_intClk_extCtrl_MC.D1 | 5680 | ? | 0 | 0 | qie_reset_out_intClk_extCtrl_MC | NULL | NULL | qie_reset_out_intClk_extCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_intClk_extCtrl_MC.D2 | 5679 | ? | 0 | 0 | qie_reset_out_intClk_extCtrl_MC | NULL | NULL | qie_reset_out_intClk_extCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | qie_reset_in_II/UIM | IV_FALSE | fcl_intClk_extCtrl/hold<0> | IV_FALSE | fcl_intClk_extCtrl/hold<1> | IV_FALSE | fcl_intClk_extCtrl/hold<2> | IV_FALSE | fcl_intClk_extCtrl/hold<3>
SPPTERM | 6 | IV_TRUE | qie_reset_in_II/UIM | IV_TRUE | qie_reset_out_intClk_extCtrl | IV_FALSE | fcl_intClk_extCtrl/hold<0> | IV_FALSE | fcl_intClk_extCtrl/hold<1> | IV_FALSE | fcl_intClk_extCtrl/hold<2> | IV_FALSE | fcl_intClk_extCtrl/hold<3>

SRFF_INSTANCE | qie_reset_out_intClk_extCtrl_MC.REG | qie_reset_out_intClk_extCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_intClk_extCtrl_MC.D | 5678 | ? | 0 | 0 | qie_reset_out_intClk_extCtrl_MC | NULL | NULL | qie_reset_out_intClk_extCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_intClk_extCtrl_MC.Q | 5677 | ? | 0 | 0 | qie_reset_out_intClk_extCtrl_MC | NULL | NULL | qie_reset_out_intClk_extCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | fcl_intClk_extCtrl/hold<0>_MC | control_emulator_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<3> | 5697 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<3>_MC.Q | fcl_intClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_extCtrl/hold<0>_MC.SI | fcl_intClk_extCtrl/hold<0>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<3> | 5697 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<3>_MC.Q | fcl_intClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_extCtrl/hold<0>_MC.D1 | 5684 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | qie_reset_in_II/UIM | IV_FALSE | fcl_intClk_extCtrl/hold<0> | IV_FALSE | fcl_intClk_extCtrl/hold<1> | IV_FALSE | fcl_intClk_extCtrl/hold<2> | IV_FALSE | fcl_intClk_extCtrl/hold<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_extCtrl/hold<0>_MC.D2 | 5685 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_intClk_extCtrl/hold<0>_MC.REG | fcl_intClk_extCtrl/hold<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_extCtrl/hold<0>_MC.D | 5683 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_extCtrl/hold<0>_MC.Q | 5682 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<0>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_extCtrl/hold<1>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_extCtrl/hold<1>_MC.SI | fcl_intClk_extCtrl/hold<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_extCtrl/hold<1>_MC.D1 | 5689 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | fcl_intClk_extCtrl/hold<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_extCtrl/hold<1>_MC.D2 | 5690 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_intClk_extCtrl/hold<1>_MC.REG | fcl_intClk_extCtrl/hold<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_extCtrl/hold<1>_MC.D | 5688 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_extCtrl/hold<1>_MC.Q | 5687 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<1>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_extCtrl/hold<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_extCtrl/hold<2>_MC.SI | fcl_intClk_extCtrl/hold<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_extCtrl/hold<2>_MC.D1 | 5695 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | fcl_intClk_extCtrl/hold<0> | IV_TRUE | fcl_intClk_extCtrl/hold<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_extCtrl/hold<2>_MC.D2 | 5696 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_intClk_extCtrl/hold<2>_MC.REG | fcl_intClk_extCtrl/hold<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_extCtrl/hold<2>_MC.D | 5694 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_extCtrl/hold<2>_MC.Q | 5693 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<2>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_extCtrl/hold<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_extCtrl/hold<3> | 5697 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<3>_MC.Q | fcl_intClk_extCtrl/hold<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_extCtrl/hold<3>_MC.SI | fcl_intClk_extCtrl/hold<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<0> | 5681 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<0>_MC.Q | fcl_intClk_extCtrl/hold<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<1> | 5686 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<1>_MC.Q | fcl_intClk_extCtrl/hold<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_extCtrl/hold<2> | 5692 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_extCtrl/hold<2>_MC.Q | fcl_intClk_extCtrl/hold<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_extCtrl/hold<3>_MC.D1 | 5700 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | fcl_intClk_extCtrl/hold<0> | IV_TRUE | fcl_intClk_extCtrl/hold<1> | IV_TRUE | fcl_intClk_extCtrl/hold<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_extCtrl/hold<3>_MC.D2 | 5701 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_intClk_extCtrl/hold<3>_MC.REG | fcl_intClk_extCtrl/hold<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_extCtrl/hold<3>_MC.D | 5699 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_extCtrl/hold<3>_MC.Q | 5698 | ? | 0 | 0 | fcl_intClk_extCtrl/hold<3>_MC | NULL | NULL | fcl_intClk_extCtrl/hold<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | qie_reset_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | qie_reset_out_MC.Q | 5703 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_MC.Q | qie_reset_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | qie_reset_out | 5704 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_out | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | reset_out_MC | control_emulator_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_extCtrl | 5714 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_extCtrl_MC.Q | reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_extCtrl | 5708 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_extCtrl_MC.Q | reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | reset_out_MC.Q | 5720 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_MC.Q | reset_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | reset_out_MC.SI | reset_out_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_extCtrl | 5714 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_extCtrl_MC.Q | reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_extCtrl | 5708 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_extCtrl_MC.Q | reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_MC.D1 | 5707 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_MC.D2 | 5706 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_TRUE | reset_out_intClk_intCtrl
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_TRUE | reset_out_intClk_extCtrl
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_TRUE | reset_out_extClk_extCtrl

SRFF_INSTANCE | reset_out_MC.REG | reset_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_MC.D | 5705 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_MC.Q | 5719 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | reset_out_extClk_extCtrl_MC | control_emulator_COPY_0_COPY_0 | 1280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 5713 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_extClk_extCtrl | 5708 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_extCtrl_MC.Q | reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_extClk_extCtrl_MC.SI | reset_out_extClk_extCtrl_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 5713 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_extClk_extCtrl_MC.D1 | 5711 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_extClk_extCtrl_MC.D2 | 5712 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_extClk_extCtrl_MC.REG | reset_out_extClk_extCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_extClk_extCtrl_MC.D | 5710 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 5665 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_extClk_extCtrl_MC.Q | 5709 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | reset_out_intClk_extCtrl_MC | control_emulator_COPY_0_COPY_0 | 1280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 5713 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_intClk_extCtrl | 5714 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_extCtrl_MC.Q | reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_intClk_extCtrl_MC.SI | reset_out_intClk_extCtrl_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 5592 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 5713 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_intClk_extCtrl_MC.D1 | 5717 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_intClk_extCtrl_MC.D2 | 5718 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_intClk_extCtrl_MC.REG | reset_out_intClk_extCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_intClk_extCtrl_MC.D | 5716 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 5691 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_intClk_extCtrl_MC.Q | 5715 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | reset_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | reset_out_MC.Q | 5720 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_MC.Q | reset_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | reset_out | 5721 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_out | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | wte_out_MC | control_emulator_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 5725 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wte_out_MC.Q | 5731 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_MC.Q | wte_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wte_out_MC.SI | wte_out_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 5433 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 5654 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 5435 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 5725 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wte_out_MC.D1 | 5724 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wte_out_MC.D2 | 5723 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_FALSE | qie_reset_in_II/UIM
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_TRUE | wte_out_intClk_intCtrl

SRFF_INSTANCE | wte_out_MC.REG | wte_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wte_out_MC.D | 5722 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wte_out_MC.Q | 5730 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wte_out_intClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 5725 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wte_out_intClk_intCtrl | 5725 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wte_out_intClk_intCtrl_MC.SI | wte_out_intClk_intCtrl_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 5576 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 5725 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 5586 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 5581 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 5594 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 5599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 5604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 5609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 5614 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 5619 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 5624 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 5629 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 5634 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 5639 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 5644 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wte_out_intClk_intCtrl_MC.D1 | 5729 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wte_out_intClk_intCtrl_MC.D2 | 5728 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_FALSE | fcl_intClk_intCtrl/upc/out<7> | IV_FALSE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_FALSE | fcl_intClk_intCtrl/upc/out<11>

SRFF_INSTANCE | wte_out_intClk_intCtrl_MC.REG | wte_out_intClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wte_out_intClk_intCtrl_MC.D | 5727 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 5593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wte_out_intClk_intCtrl_MC.Q | 5726 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wte_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wte_out_MC.Q | 5731 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_MC.Q | wte_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wte_out | 5732 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | wte_out | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | xPUP_0_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 0
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | xPUP_0 | 5733 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE

FB_INSTANCE | FOOBAR1_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | miscControls/delay_reg<4>_MC | 1 | qie_reset_in_II | 1 | NULL | 0 | 35 | 49152
FBPIN | 2 | miscControls/delay_reg<3>_MC | 1 | NULL | 0 | NULL | 0 | 34 | 49152
FBPIN | 3 | fcl_intClk_extCtrl/hold<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | fcl_intClk_extCtrl/hold<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | qie_reset_out_intClk_extCtrl_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | fcl_intClk_extCtrl/hold<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | qie_reset_out_extClk_extCtrl_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | miscControls/delay_reg<2>_MC | 1 | NULL | 0 | NULL | 0 | 33 | 49152
FBPIN | 9 | fcl_extClk_extCtrl/hold<1>_MC | 1 | NULL | 0 | NULL | 0 | 32 | 6
FBPIN | 10 | penable_MC | 1 | NULL | 0 | penable | 1 | 31 | 49152
FBPIN | 11 | miscControls/delay_reg<1>_MC | 1 | pgood_II | 1 | NULL | 0 | 30 | 49152
FBPIN | 12 | fcl_extClk_extCtrl/hold<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | fcl_extClk_extCtrl/hold<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | fcl_intClk_extCtrl/hold<1>_MC | 1 | GPIO_Extra0_II | 1 | NULL | 0 | 28 | 49152
FBPIN | 15 | clk_out_p2_MC | 1 | NULL | 0 | clk_out_p2 | 1 | 27 | 49152
FBPIN | 16 | fcl_extClk_extCtrl/hold<2>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | qie_reset_source_II | 1 | NULL | 0 | 42 | 49152
FBPIN | 2 | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | NULL | 0 | NULL | 0 | 43 | 49152
FBPIN | 3 | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | clk_select_II | 1 | NULL | 0 | 44 | 49152
FBPIN | 4 | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | wte_out_intClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0 | 1 | 3
FBPIN | 10 | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | mode_select_II | 1 | NULL | 0 | 2 | 49152
FBPIN | 11 | reset_out_MC | 1 | NULL | 0 | reset_out | 1 | 3 | 49152
FBPIN | 12 | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | qie_reset_out_MC | 1 | NULL | 0 | qie_reset_out | 1 | 5 | 49152
FBPIN | 15 | wte_out_MC | 1 | NULL | 0 | wte_out | 1 | 6 | 49152
FBPIN | 16 | qie_reset_out_intClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | reset_out_intClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0 | 26 | 5
FBPIN | 2 | miscControls/delay_reg<17>_MC | 1 | reset_switch_II | 1 | NULL | 0 | 25 | 49152
FBPIN | 3 | miscControls/delay_reg<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | miscControls/delay_reg<18>_MC | 1 | aux3_II | 1 | NULL | 0 | 23 | 49152
FBPIN | 5 | miscControls/delay_reg<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | miscControls/delay_reg<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | miscControls/delay_reg<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | miscControls/delay_reg<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | miscControls/delay_reg<16>_MC | 1 | aux2_II | 1 | NULL | 0 | 22 | 49152
FBPIN | 10 | aux_out_MC | 1 | NULL | 0 | aux_out | 1 | 21 | 49152
FBPIN | 11 | miscControls/delay_reg<15>_MC | 1 | aux_in_II | 1 | NULL | 0 | 20 | 49152
FBPIN | 12 | miscControls/delay_reg<14>_MC | 1 | NULL | 0 | NULL | 0 | 19 | 49152
FBPIN | 13 | miscControls/delay_reg<13>_MC | 1 | NULL | 0 | NULL | 0 | 18 | 49152
FBPIN | 14 | miscControls/delay_reg<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | reset_out_extClk_extCtrl_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | reset_out_intClk_extCtrl_MC | 1 | NULL | 0 | NULL | 0 | 7 | 4
FBPIN | 2 | peltEnab1_MC | 1 | NULL | 0 | peltEnab1 | 1 | 8 | 49152
FBPIN | 5 | peltEnab2_MC | 1 | NULL | 0 | peltEnab2 | 1 | 11 | 49152
FBPIN | 8 | N_PZ_303_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | miscControls/delay_reg<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | miscControls/delay_reg<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | miscControls/penable_reg_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | miscControls/delay_reg<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | INPUTPINS_FOOBAR5_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | clk_in_j1_II | 1 | NULL | 0 | 37 | 8192
FBPIN | 2 | NULL | 0 | ext_clk_in_II | 1 | NULL | 0 | 38 | 8192
FBPIN | 3 | NULL | 0 | int_clk_in_II | 1 | NULL | 0 | 39 | 8192

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_out_p2_MC.UIM | 5506 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR1__ctinst/7 | 5505 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 22
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | int_clk_in_II/UIM | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM
PLA_TERM | 1 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | clk_in_j1_II/UIM
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | clk_select_II/UIM | IV_FALSE | ext_clk_in_II/UIM
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_FALSE | aux_in_II/UIM
PLA_TERM | 4 | 
SPPTERM | 2 | IV_TRUE | mode_select_II/UIM | IV_FALSE | miscControls/penable_reg
PLA_TERM | 5 | 
SPPTERM | 5 | IV_FALSE | qie_reset_in_II/UIM | IV_FALSE | fcl_extClk_extCtrl/hold<0> | IV_FALSE | fcl_extClk_extCtrl/hold<1> | IV_FALSE | fcl_extClk_extCtrl/hold<2> | IV_FALSE | fcl_extClk_extCtrl/hold<3>
PLA_TERM | 6 | 
SPPTERM | 6 | IV_TRUE | qie_reset_out_extClk_extCtrl | IV_TRUE | qie_reset_in_II/UIM | IV_FALSE | fcl_extClk_extCtrl/hold<0> | IV_FALSE | fcl_extClk_extCtrl/hold<1> | IV_FALSE | fcl_extClk_extCtrl/hold<2> | IV_FALSE | fcl_extClk_extCtrl/hold<3>
PLA_TERM | 7 | 
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 5 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3>
PLA_TERM | 9 | 
SPPTERM | 5 | IV_FALSE | qie_reset_in_II/UIM | IV_FALSE | fcl_intClk_extCtrl/hold<0> | IV_FALSE | fcl_intClk_extCtrl/hold<1> | IV_FALSE | fcl_intClk_extCtrl/hold<2> | IV_FALSE | fcl_intClk_extCtrl/hold<3>
PLA_TERM | 10 | 
SPPTERM | 4 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2>
PLA_TERM | 11 | 
SPPTERM | 6 | IV_TRUE | qie_reset_in_II/UIM | IV_TRUE | qie_reset_out_intClk_extCtrl | IV_FALSE | fcl_intClk_extCtrl/hold<0> | IV_FALSE | fcl_intClk_extCtrl/hold<1> | IV_FALSE | fcl_intClk_extCtrl/hold<2> | IV_FALSE | fcl_intClk_extCtrl/hold<3>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | fcl_intClk_extCtrl/hold<0> | IV_TRUE | fcl_intClk_extCtrl/hold<1>
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | fcl_intClk_extCtrl/hold<0> | IV_TRUE | fcl_intClk_extCtrl/hold<1> | IV_TRUE | fcl_intClk_extCtrl/hold<2>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | qie_reset_in_II/UIM | IV_FALSE | fcl_intClk_extCtrl/hold<0> | IV_FALSE | fcl_intClk_extCtrl/hold<1> | IV_FALSE | fcl_intClk_extCtrl/hold<2> | IV_FALSE | fcl_intClk_extCtrl/hold<3>
PLA_TERM | 22 | 
SPPTERM | 3 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303
PLA_TERM | 24 | 
SPPTERM | 1 | IV_TRUE | fcl_extClk_extCtrl/hold<0>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | N_PZ_303
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | qie_reset_in_II/UIM | IV_FALSE | fcl_extClk_extCtrl/hold<0> | IV_FALSE | fcl_extClk_extCtrl/hold<1> | IV_FALSE | fcl_extClk_extCtrl/hold<2> | IV_FALSE | fcl_extClk_extCtrl/hold<3>
PLA_TERM | 32 | 
SPPTERM | 3 | IV_TRUE | fcl_extClk_extCtrl/hold<0> | IV_TRUE | fcl_extClk_extCtrl/hold<1> | IV_TRUE | fcl_extClk_extCtrl/hold<2>
PLA_TERM | 34 | 
SPPTERM | 1 | IV_TRUE | fcl_intClk_extCtrl/hold<0>
PLA_TERM | 38 | 
SPPTERM | 2 | IV_TRUE | fcl_extClk_extCtrl/hold<0> | IV_TRUE | fcl_extClk_extCtrl/hold<1>

PLA | FOOBAR2_ | 45
PLA_TERM | 0 | 
SPPTERM | 2 | IV_TRUE | ext_clk_in_II/UIM | IV_TRUE | qie_reset_source_II/UIM
PLA_TERM | 1 | 
SPPTERM | 4 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_TRUE | qie_reset_out_intClk_intCtrl
PLA_TERM | 2 | 
SPPTERM | 4 | IV_FALSE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_FALSE | qie_reset_out_extClk_extCtrl
PLA_TERM | 3 | 
SPPTERM | 4 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_TRUE | qie_reset_out_intClk_extCtrl
PLA_TERM | 4 | 
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_TRUE | reset_out_intClk_intCtrl
PLA_TERM | 5 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_TRUE | reset_out_extClk_extCtrl
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_TRUE | reset_out_intClk_extCtrl
PLA_TERM | 7 | 
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_FALSE | qie_reset_in_II/UIM
PLA_TERM | 8 | 
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_TRUE | wte_out_intClk_intCtrl
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
PLA_TERM | 11 | 
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_FALSE | fcl_intClk_intCtrl/upc/out<7> | IV_FALSE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_FALSE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 14 | 
SPPTERM | 13 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 15 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
PLA_TERM | 17 | 
SPPTERM | 12 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 20 | 
SPPTERM | 11 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
PLA_TERM | 21 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
PLA_TERM | 22 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
PLA_TERM | 23 | 
SPPTERM | 10 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
PLA_TERM | 24 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
PLA_TERM | 26 | 
SPPTERM | 9 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
PLA_TERM | 29 | 
SPPTERM | 8 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
PLA_TERM | 31 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
PLA_TERM | 32 | 
SPPTERM | 7 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
PLA_TERM | 33 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
PLA_TERM | 35 | 
SPPTERM | 6 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
PLA_TERM | 37 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
PLA_TERM | 38 | 
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_FALSE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_FALSE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 39 | 
SPPTERM | 5 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
PLA_TERM | 40 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
PLA_TERM | 41 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
PLA_TERM | 42 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>
PLA_TERM | 43 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>
PLA_TERM | 44 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<1>

PLA | FOOBAR3_ | 21
PLA_TERM | 0 | 
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 1 | 
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 2 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 3 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 4 | 
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 5 | 
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 6 | 
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 7 | 
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 8 | 
SPPTERM | 1 | IV_FALSE | reset_switch_II/UIM
PLA_TERM | 9 | 
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_TRUE | miscControls/delay_reg<16>
PLA_TERM | 10 | 
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>
PLA_TERM | 12 | 
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 14 | 
SPPTERM | 19 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>
PLA_TERM | 16 | 
SPPTERM | 12 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 18 | 
SPPTERM | 10 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8>
PLA_TERM | 20 | 
SPPTERM | 8 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6>
PLA_TERM | 22 | 
SPPTERM | 7 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5>
PLA_TERM | 26 | 
SPPTERM | 1 | IV_TRUE | pgood_II/UIM
PLA_TERM | 34 | 
SPPTERM | 6 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_303 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4>
PLA_TERM | 36 | 
SPPTERM | 3 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl
PLA_TERM | 38 | 
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM

PLA | FOOBAR4_ | 20
PLA_TERM | 0 | 
SPPTERM | 13 | IV_FALSE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<2> | IV_FALSE | miscControls/delay_reg<3> | IV_FALSE | miscControls/delay_reg<4> | IV_FALSE | miscControls/delay_reg<5> | IV_FALSE | miscControls/delay_reg<6> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | N_PZ_303
PLA_TERM | 2 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 3 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 4 | 
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 5 | 
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 6 | 
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 7 | 
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 8 | 
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
PLA_TERM | 9 | 
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<17>
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | aux2_II/UIM
PLA_TERM | 11 | 
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 12 | 
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 13 | 
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<11> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 14 | 
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 15 | 
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<17>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | aux3_II/UIM
PLA_TERM | 17 | 
SPPTERM | 7 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 18 | 
SPPTERM | 6 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 19 | 
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<18>

GLOBAL_FCLK_IDX | FOOBAR1_ | 2 | 3

GLOBAL_FCLK_IDX | FOOBAR2_ | -1 | 1

GLOBAL_FCLK_IDX | FOOBAR3_ | 1 | 2

GLOBAL_FCLK_IDX | FOOBAR4_ | -1 | 3


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | fcl_extClk_extCtrl/hold<3> | NULL | 1 | N_PZ_303 | NULL | 2 | clk_in_j1 | 37 | 3 | miscControls/delay_reg<0> | NULL | 4 | int_clk_in | 39
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | fcl_intClk_extCtrl/hold<2> | NULL | 6 | fcl_intClk_extCtrl/hold<1> | NULL | 7 | miscControls/delay_reg<1> | NULL | 8 | miscControls/penable_reg | NULL | 9 | fcl_extClk_extCtrl/hold<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | ext_clk_in | 38 | 11 | qie_reset_in | 35 | 13 | qie_reset_out_extClk_extCtrl | NULL | 14 | fcl_intClk_extCtrl/hold<0> | NULL | 15 | qie_reset_out_intClk_extCtrl | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 16 | fcl_extClk_extCtrl/hold<2> | NULL | 17 | fcl_intClk_extCtrl/hold<3> | NULL | 18 | clk_out_p2_MC.UIM | NULL | 19 | fcl_extClk_extCtrl/hold<0> | NULL | 20 | miscControls/delay_reg<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 21 | miscControls/delay_reg<3> | NULL | 23 | mode_select | 2 | 26 | aux_in | 20 | 27 | clk_select | 44

FB_IMUX_INDEX | FOOBAR1_ | 76 | 119 | 131 | 127 | 129 | 66 | 77 | 74 | 126 | 72 | 130 | 0 | -1 | 70 | 69 | 68 | 79 | 67 | 78 | 75 | 71 | 65 | -1 | 25 | -1 | -1 | 42 | 18 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | fcl_intClk_intCtrl/upc/out<9> | NULL | 1 | fcl_intClk_intCtrl/upc/out<8> | NULL | 2 | fcl_intClk_intCtrl/upc/out<1> | NULL | 3 | fcl_intClk_intCtrl/upc/out<3> | NULL | 4 | fcl_intClk_intCtrl/upc/out<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | reset_out_extClk_extCtrl | NULL | 6 | fcl_intClk_intCtrl/upc/out<6> | NULL | 7 | qie_reset_out_intClk_intCtrl | NULL | 8 | fcl_intClk_intCtrl/upc/out<7> | NULL | 9 | fcl_intClk_intCtrl/upc/out<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | ext_clk_in | 38 | 11 | wte_out_intClk_intCtrl | NULL | 12 | reset_out_intClk_extCtrl | NULL | 13 | qie_reset_out_extClk_extCtrl | NULL | 15 | fcl_intClk_intCtrl/upc/out<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 17 | fcl_intClk_intCtrl/upc/out<11> | NULL | 18 | fcl_intClk_intCtrl/upc/out<10> | NULL | 19 | reset_out_intClk_intCtrl | NULL | 20 | mode_select | 2 | 21 | clk_select | 44
FB_ORDER_OF_INPUTS | FOOBAR2_ | 22 | fcl_intClk_intCtrl/upc/out<4> | NULL | 25 | qie_reset_source | 42 | 29 | qie_reset_out_intClk_extCtrl | NULL | 33 | qie_reset_in | 35

FB_IMUX_INDEX | FOOBAR2_ | 87 | 86 | 80 | 82 | 81 | 111 | 84 | 95 | 85 | 110 | 130 | 88 | 112 | 70 | -1 | 83 | -1 | 92 | 91 | 96 | 25 | 18 | 89 | -1 | -1 | 16 | -1 | -1 | -1 | 68 | -1 | -1 | -1 | 0 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | miscControls/delay_reg<5> | NULL | 1 | miscControls/delay_reg<8> | NULL | 2 | miscControls/delay_reg<17> | NULL | 3 | miscControls/delay_reg<0> | NULL | 4 | miscControls/delay_reg<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | miscControls/delay_reg<16> | NULL | 6 | miscControls/delay_reg<7> | NULL | 7 | miscControls/delay_reg<9> | NULL | 8 | miscControls/delay_reg<15> | NULL | 9 | miscControls/delay_reg<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | miscControls/delay_reg<14> | NULL | 11 | fcl_intClk_intCtrl/upc/out<0> | NULL | 12 | miscControls/delay_reg<13> | NULL | 13 | qie_reset_out_intClk_intCtrl | NULL | 14 | miscControls/delay_reg<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 17 | miscControls/delay_reg<1> | NULL | 18 | miscControls/delay_reg<6> | NULL | 19 | N_PZ_303 | NULL | 20 | miscControls/delay_reg<2> | NULL | 21 | miscControls/delay_reg<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 22 | miscControls/delay_reg<18> | NULL | 24 | GPIO_Extra0 | 28 | 25 | reset_out_intClk_intCtrl | NULL | 28 | miscControls/delay_reg<4> | NULL | 29 | pgood | 30
FB_ORDER_OF_INPUTS | FOOBAR3_ | 30 | reset_switch | 25

FB_IMUX_INDEX | FOOBAR3_ | 109 | 124 | 97 | 127 | 100 | 104 | 102 | 101 | 106 | 125 | 107 | 110 | 108 | 95 | 98 | -1 | -1 | 74 | 103 | 119 | 71 | 65 | 99 | -1 | 13 | 96 | -1 | -1 | 64 | 10 | 33 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | miscControls/delay_reg<5> | NULL | 1 | miscControls/delay_reg<8> | NULL | 2 | miscControls/delay_reg<17> | NULL | 3 | miscControls/delay_reg<0> | NULL | 4 | miscControls/delay_reg<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | miscControls/delay_reg<16> | NULL | 6 | miscControls/delay_reg<7> | NULL | 7 | miscControls/delay_reg<9> | NULL | 8 | miscControls/delay_reg<15> | NULL | 9 | miscControls/delay_reg<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 10 | miscControls/delay_reg<14> | NULL | 11 | miscControls/delay_reg<18> | NULL | 12 | miscControls/delay_reg<13> | NULL | 14 | miscControls/delay_reg<12> | NULL | 17 | miscControls/delay_reg<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 18 | miscControls/delay_reg<6> | NULL | 19 | N_PZ_303 | NULL | 20 | miscControls/delay_reg<2> | NULL | 21 | miscControls/delay_reg<3> | NULL | 24 | GPIO_Extra0 | 28
FB_ORDER_OF_INPUTS | FOOBAR4_ | 26 | aux3 | 23 | 28 | miscControls/delay_reg<4> | NULL | 30 | reset_switch | 25 | 32 | aux2 | 22

FB_IMUX_INDEX | FOOBAR4_ | 109 | 124 | 97 | 127 | 100 | 104 | 102 | 101 | 106 | 125 | 107 | 99 | 108 | -1 | 98 | -1 | -1 | 74 | 103 | 119 | 71 | 65 | -1 | -1 | 13 | -1 | 35 | -1 | 64 | -1 | 33 | -1 | 40 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | int_clk_in | 1 | 1 | ext_clk_in | 2 | 2 | clk_in_j1 | 3 | 3

UTC | FOOBAR1__ctinst/7 | 0
