{"files":[{"patch":"@@ -33,9 +33,1 @@\n-  \/\/ To make a store to instruction memory visible to all RISC-V harts,\n-  \/\/ the writing hart has to execute a data FENCE before requesting that\n-  \/\/ all remote RISC-V harts execute a FENCE.I.\n-  \/\/\n-  \/\/ No sush assurance is defined at the interface level of the builtin\n-  \/\/ method, and so we should make sure it works.\n-  __asm__ volatile(\"fence rw, rw\" : : : \"memory\");\n-\n-  os::icache_flush((long int) addr, (long int) (addr + (lines << ICache::log2_line_size)));\n+  __builtin___clear_cache(addr, addr + (lines << ICache::log2_line_size));\n","filename":"src\/hotspot\/cpu\/riscv\/icache_riscv.cpp","additions":1,"deletions":9,"binary":false,"changes":10,"status":"modified"}]}