Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_crc24a_top glbl -Oenable_linking_all_libraries -prj crc24a.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s crc24a 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_20_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_VITIS_LOOP_20_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_temp_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_temp_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crc24a_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_VITIS_LOOP_15_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_39_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_VITIS_LOOP_39_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_54_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_VITIS_LOOP_54_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_regslice_both
INFO: [VRFC 10-311] analyzing module crc24a_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_27_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_VITIS_LOOP_27_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_46_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_VITIS_LOOP_46_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_deadlock_kernel_monitor_top.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.crc24a_temp_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.crc24a_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_mux_83_1_1_1(ID=1,din0_WI...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_mux_325_1_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.crc24a_regslice_both(DataWidth=8...
Compiling module xil_defaultlib.crc24a
Compiling module xil_defaultlib.fifo(DEPTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.fifo(DEPTH=4)
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_crc24a_top
Compiling module work.glbl
Built simulation snapshot crc24a
