{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648723104822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648723104830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 13:38:24 2022 " "Processing started: Thu Mar 31 13:38:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648723104830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723104830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off swerv -c swerv " "Command: quartus_map --read_settings_files=on --write_settings_files=off swerv -c swerv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723104830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648723105558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648723105558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "C:/intelFPGA_lite/projects/swerv)old/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swerv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file swerv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swerv_wrapper " "Found entity 1: swerv_wrapper" {  } { { "swerv_wrapper.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv_wrapper.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swerv.sv 1 1 " "Found 1 design units, including 1 entities, in source file swerv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swerv " "Found entity 1: swerv" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_ctrl.sv 3 3 " "Found 3 design units, including 3 entities, in source file pic_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pic_ctrl " "Found entity 1: pic_ctrl" {  } { { "pic_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115602 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmp_and_mux " "Found entity 2: cmp_and_mux" {  } { { "pic_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115602 ""} { "Info" "ISGN_ENTITY_NAME" "3 configurable_gw " "Found entity 3: configurable_gw" {  } { { "pic_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/mem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_ctrl " "Found entity 1: dma_ctrl" {  } { { "dma_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dma_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_trigger.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_trigger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_trigger " "Found entity 1: lsu_trigger" {  } { { "lsu/lsu_trigger.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_trigger.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_stbuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_stbuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_stbuf " "Found entity 1: lsu_stbuf" {  } { { "lsu/lsu_stbuf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_stbuf.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_lsc_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_lsc_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_lsc_ctl " "Found entity 1: lsu_lsc_ctl" {  } { { "lsu/lsu_lsc_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_lsc_ctl.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_ecc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_ecc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_ecc " "Found entity 1: lsu_ecc" {  } { { "lsu/lsu_ecc.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_ecc.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_dccm_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_dccm_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_dccm_mem " "Found entity 1: lsu_dccm_mem" {  } { { "lsu/lsu_dccm_mem.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_dccm_mem.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_dccm_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_dccm_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_dccm_ctl " "Found entity 1: lsu_dccm_ctl" {  } { { "lsu/lsu_dccm_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_dccm_ctl.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_clkdomain.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_clkdomain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_clkdomain " "Found entity 1: lsu_clkdomain" {  } { { "lsu/lsu_clkdomain.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_clkdomain.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_bus_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_bus_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bus_intf " "Found entity 1: lsu_bus_intf" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_intf.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_bus_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_bus_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bus_buffer " "Found entity 1: lsu_bus_buffer" {  } { { "lsu/lsu_bus_buffer.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_buffer.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu_addrcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu_addrcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_addrcheck " "Found entity 1: lsu_addrcheck" {  } { { "lsu/lsu_addrcheck.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_addrcheck.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu/lsu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/svci_to_axi4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lib/svci_to_axi4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 svci_to_axi4 " "Found entity 1: svci_to_axi4" {  } { { "lib/svci_to_axi4.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/svci_to_axi4.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/mem_lib.sv 41 41 " "Found 41 design units, including 41 entities, in source file lib/mem_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_32768x39 " "Found entity 1: ram_32768x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_16384x39 " "Found entity 2: ram_16384x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_8192x39 " "Found entity 3: ram_8192x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_4096x39 " "Found entity 4: ram_4096x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_3072x39 " "Found entity 5: ram_3072x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "6 ram_2048x39 " "Found entity 6: ram_2048x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "7 ram_1536x39 " "Found entity 7: ram_1536x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "8 ram_1024x39 " "Found entity 8: ram_1024x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "9 ram_768x39 " "Found entity 9: ram_768x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "10 ram_512x39 " "Found entity 10: ram_512x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "11 ram_256x39 " "Found entity 11: ram_256x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "12 ram_128x39 " "Found entity 12: ram_128x39" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "13 ram_1024x20 " "Found entity 13: ram_1024x20" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "14 ram_512x20 " "Found entity 14: ram_512x20" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "15 ram_256x20 " "Found entity 15: ram_256x20" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "16 ram_128x20 " "Found entity 16: ram_128x20" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "17 ram_64x20 " "Found entity 17: ram_64x20" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "18 ram_4096x34 " "Found entity 18: ram_4096x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "19 ram_2048x34 " "Found entity 19: ram_2048x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "20 ram_1024x34 " "Found entity 20: ram_1024x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "21 ram_512x34 " "Found entity 21: ram_512x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "22 ram_256x34 " "Found entity 22: ram_256x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "23 ram_128x34 " "Found entity 23: ram_128x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "24 ram_64x34 " "Found entity 24: ram_64x34" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "25 ram_4096x42 " "Found entity 25: ram_4096x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "26 ram_2048x42 " "Found entity 26: ram_2048x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "27 ram_1024x42 " "Found entity 27: ram_1024x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "28 ram_512x42 " "Found entity 28: ram_512x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "29 ram_256x42 " "Found entity 29: ram_256x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "30 ram_128x42 " "Found entity 30: ram_128x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "31 ram_64x42 " "Found entity 31: ram_64x42" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "32 ram_1024x21 " "Found entity 32: ram_1024x21" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "33 ram_512x21 " "Found entity 33: ram_512x21" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "34 ram_256x21 " "Found entity 34: ram_256x21" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "35 ram_128x21 " "Found entity 35: ram_128x21" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 850 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "36 ram_64x21 " "Found entity 36: ram_64x21" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "37 ram_1024x25 " "Found entity 37: ram_1024x25" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "38 ram_512x25 " "Found entity 38: ram_512x25" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "39 ram_256x25 " "Found entity 39: ram_256x25" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "40 ram_128x25 " "Found entity 40: ram_128x25" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""} { "Info" "ISGN_ENTITY_NAME" "41 ram_64x25 " "Found entity 41: ram_64x25" {  } { { "lib/mem_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/mem_lib.sv" 1002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/beh_lib.sv 24 24 " "Found 24 design units, including 24 entities, in source file lib/beh_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rvdff " "Found entity 1: rvdff" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "2 rvdffs " "Found entity 2: rvdffs" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "3 rvdffsc " "Found entity 3: rvdffsc" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "4 rvdff_fpga " "Found entity 4: rvdff_fpga" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "5 rvdffs_fpga " "Found entity 5: rvdffs_fpga" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "6 rvdffsc_fpga " "Found entity 6: rvdffsc_fpga" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "7 clockhdr " "Found entity 7: clockhdr" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "8 rvoclkhdr " "Found entity 8: rvoclkhdr" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "9 rvdffe " "Found entity 9: rvdffe" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "10 rvsyncss " "Found entity 10: rvsyncss" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "11 rvlsadder " "Found entity 11: rvlsadder" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "12 rvbradder " "Found entity 12: rvbradder" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "13 rvtwoscomp " "Found entity 13: rvtwoscomp" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "14 rvfindfirst1 " "Found entity 14: rvfindfirst1" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "15 rvfindfirst1hot " "Found entity 15: rvfindfirst1hot" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "16 rvmaskandmatch " "Found entity 16: rvmaskandmatch" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "17 rvbtb_tag_hash " "Found entity 17: rvbtb_tag_hash" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "18 rvbtb_addr_hash " "Found entity 18: rvbtb_addr_hash" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "19 rvbtb_ghr_hash " "Found entity 19: rvbtb_ghr_hash" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "20 rvrangecheck " "Found entity 20: rvrangecheck" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "21 rveven_paritygen " "Found entity 21: rveven_paritygen" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "22 rveven_paritycheck " "Found entity 22: rveven_paritycheck" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "23 rvecc_encode " "Found entity 23: rvecc_encode" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""} { "Info" "ISGN_ENTITY_NAME" "24 rvecc_decode " "Found entity 24: rvecc_decode" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axi4_to_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lib/axi4_to_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_to_ahb " "Found entity 1: axi4_to_ahb" {  } { { "lib/axi4_to_ahb.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/axi4_to_ahb.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ahb_to_axi4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lib/ahb_to_axi4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_to_axi4 " "Found entity 1: ahb_to_axi4" {  } { { "lib/ahb_to_axi4.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/ahb_to_axi4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/swerv_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file include/swerv_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swerv_types (SystemVerilog) " "Found design unit 1: swerv_types (SystemVerilog)" {  } { { "include/swerv_types.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/include/swerv_types.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_mem_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_mem_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_mem_ctl " "Found entity 1: ifu_mem_ctl" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE ifu_ifc_ctl.sv(82) " "Verilog HDL Declaration information at ifu_ifc_ctl.sv(82): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ifc_ctl.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648723115674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wfm WFM ifu_ifc_ctl.sv(82) " "Verilog HDL Declaration information at ifu_ifc_ctl.sv(82): object \"wfm\" differs only in case from object \"WFM\" in the same scope" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ifc_ctl.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648723115674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_ifc_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_ifc_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_ifc_ctl " "Found entity 1: ifu_ifc_ctl" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ifc_ctl.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_iccm_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_iccm_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_iccm_mem " "Found entity 1: ifu_iccm_mem" {  } { { "ifu/ifu_iccm_mem.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_iccm_mem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_ic_mem.sv 3 3 " "Found 3 design units, including 3 entities, in source file ifu/ifu_ic_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_ic_mem " "Found entity 1: ifu_ic_mem" {  } { { "ifu/ifu_ic_mem.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ic_mem.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115681 ""} { "Info" "ISGN_ENTITY_NAME" "2 IC_DATA " "Found entity 2: IC_DATA" {  } { { "ifu/ifu_ic_mem.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ic_mem.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115681 ""} { "Info" "ISGN_ENTITY_NAME" "3 IC_TAG " "Found entity 3: IC_TAG" {  } { { "ifu/ifu_ic_mem.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ic_mem.sv" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_compress_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_compress_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_compress_ctl " "Found entity 1: ifu_compress_ctl" {  } { { "ifu/ifu_compress_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_compress_ctl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_bp_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_bp_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_bp_ctl " "Found entity 1: ifu_bp_ctl" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_aln_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_aln_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_aln_ctl " "Found entity 1: ifu_aln_ctl" {  } { { "ifu/ifu_aln_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu/ifu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu_mul_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu_mul_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu_mul_ctl " "Found entity 1: exu_mul_ctl" {  } { { "exu/exu_mul_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_mul_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu_div_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu_div_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu_div_ctl " "Found entity 1: exu_div_ctl" {  } { { "exu/exu_div_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_div_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu_alu_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu_alu_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu_alu_ctl " "Found entity 1: exu_alu_ctl" {  } { { "exu/exu_alu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_alu_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu/exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file exu/exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exu " "Found entity 1: exu" {  } { { "exu/exu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmi/rvjtag_tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmi/rvjtag_tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rvjtag_tap " "Found entity 1: rvjtag_tap" {  } { { "dmi/rvjtag_tap.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dmi/rvjtag_tap.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmi/dmi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dmi/dmi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmi_wrapper " "Found entity 1: dmi_wrapper" {  } { { "dmi/dmi_wrapper.v" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dmi/dmi_wrapper.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmi/dmi_jtag_to_core_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file dmi/dmi_jtag_to_core_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmi_jtag_to_core_sync " "Found entity 1: dmi_jtag_to_core_sync" {  } { { "dmi/dmi_jtag_to_core_sync.v" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dmi/dmi_jtag_to_core_sync.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_trigger.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec_trigger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_trigger " "Found entity 1: dec_trigger" {  } { { "dec/dec_trigger.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_trigger.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_tlu_ctl.sv 2 2 " "Found 2 design units, including 2 entities, in source file dec/dec_tlu_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_tlu_ctl " "Found entity 1: dec_tlu_ctl" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115732 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_timer_ctl " "Found entity 2: dec_timer_ctl" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_ib_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec_ib_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_ib_ctl " "Found entity 1: dec_ib_ctl" {  } { { "dec/dec_ib_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_ib_ctl.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPR_BANKS gpr_banks dec_gpr_ctl.sv(16) " "Verilog HDL Declaration information at dec_gpr_ctl.sv(16): object \"GPR_BANKS\" differs only in case from object \"gpr_banks\" in the same scope" {  } { { "dec/dec_gpr_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_gpr_ctl.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648723115741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_gpr_ctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec_gpr_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_gpr_ctl " "Found entity 1: dec_gpr_ctl" {  } { { "dec/dec_gpr_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_gpr_ctl.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec_decode_ctl.sv 2 2 " "Found 2 design units, including 2 entities, in source file dec/dec_decode_ctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_decode_ctl " "Found entity 1: dec_decode_ctl" {  } { { "dec/dec_decode_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115751 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_dec_ctl " "Found entity 2: dec_dec_ctl" {  } { { "dec/dec_decode_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec/dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec/dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec/dec.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbg/dbg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dbg/dbg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dbg " "Found entity 1: dbg" {  } { { "dbg/dbg.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pllclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllclk " "Found entity 1: pllclk" {  } { { "pllclk.v" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pllclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllclk/pllclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pllclk/pllclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllclk_0002 " "Found entity 1: pllclk_0002" {  } { { "pllclk/pllclk_0002.v" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pllclk/pllclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648723115770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723115770 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ifu_bp_ctl.sv(103) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(103): conditional expression evaluates to a constant" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 103 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648723115792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ifu_bp_ctl.sv(104) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(104): conditional expression evaluates to a constant" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648723115792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ifu_bp_ctl.sv(105) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(105): conditional expression evaluates to a constant" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648723115792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "swerv " "Elaborating entity \"swerv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648723116027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvoclkhdr rvoclkhdr:free_cg " "Elaborating entity \"rvoclkhdr\" for hierarchy \"rvoclkhdr:free_cg\"" {  } { { "swerv.sv" "free_cg" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TE beh_lib.sv(192) " "Verilog HDL or VHDL warning at beh_lib.sv(192): object \"TE\" assigned a value but never read" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116041 "|block|swerv:inst1|rvoclkhdr:free_cg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbg dbg:dbg " "Elaborating entity \"dbg\" for hierarchy \"dbg:dbg\"" {  } { { "swerv.sv" "dbg" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sb_read_pend dbg.sv(244) " "Verilog HDL or VHDL warning at dbg.sv(244): object \"sb_read_pend\" assigned a value but never read" {  } { { "dbg/dbg.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116048 "|block|swerv:inst1|dbg:dbg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus_clk 0 dbg.sv(278) " "Net \"bus_clk\" at dbg.sv(278) has no driver or initial value, using a default initial value '0'" {  } { { "dbg/dbg.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116048 "|block|swerv:inst1|dbg:dbg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg\"" {  } { { "dbg/dbg.sv" "sbcs_sbbusyerror_reg" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffs:sbcs_sbbusyerror_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffs:sbcs_misc_reg " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffs:sbcs_misc_reg\"" {  } { { "dbg/dbg.sv" "sbcs_misc_reg" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffs:sbcs_misc_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffs:sbcs_misc_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffs:sbcs_error_reg " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffs:sbcs_error_reg\"" {  } { { "dbg/dbg.sv" "sbcs_error_reg" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffs:sbcs_error_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffs:sbcs_error_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dbg:dbg\|rvdffe:dbg_sbdata0_reg " "Elaborating entity \"rvdffe\" for hierarchy \"dbg:dbg\|rvdffe:dbg_sbdata0_reg\"" {  } { { "dbg/dbg.sv" "dbg_sbdata0_reg" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffe:dbg_sbdata0_reg\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffe:dbg_sbdata0_reg\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffe:dbg_sbdata0_reg\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffe:dbg_sbdata0_reg\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffs:dmcontrolff " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffs:dmcontrolff\"" {  } { { "dbg/dbg.sv" "dmcontrolff" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffs:dmcontrolff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffs:dmcontrolff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffs:dbg_abstractauto_reg " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffs:dbg_abstractauto_reg\"" {  } { { "dbg/dbg.sv" "dbg_abstractauto_reg" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffs:dbg_abstractauto_reg\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffs:dbg_abstractauto_reg\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dbg:dbg\|rvdffe:dmcommand_reg " "Elaborating entity \"rvdffe\" for hierarchy \"dbg:dbg\|rvdffe:dmcommand_reg\"" {  } { { "dbg/dbg.sv" "dmcommand_reg" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dbg:dbg\|rvdffe:dmcommand_reg\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dbg:dbg\|rvdffe:dmcommand_reg\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dbg:dbg\|rvdffe:dmcommand_reg\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dbg:dbg\|rvdffe:dmcommand_reg\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga dbg:dbg\|rvdff_fpga:axi_bresp_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"dbg:dbg\|rvdff_fpga:axi_bresp_ff\"" {  } { { "dbg/dbg.sv" "axi_bresp_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dbg/dbg.sv" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu ifu:ifu " "Elaborating entity \"ifu\" for hierarchy \"ifu:ifu\"" {  } { { "swerv.sv" "ifu" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_ifc_ctl ifu:ifu\|ifu_ifc_ctl:ifc " "Elaborating entity \"ifu_ifc_ctl\" for hierarchy \"ifu:ifu\|ifu_ifc_ctl:ifc\"" {  } { { "ifu/ifu.sv" "ifc" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_nc ifu_ifc_ctl.sv(80) " "Verilog HDL or VHDL warning at ifu_ifc_ctl.sv(80): object \"overflow_nc\" assigned a value but never read" {  } { { "ifu/ifu_ifc_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ifc_ctl.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116101 "|block|swerv:inst1|ifu:ifu|ifu_ifc_ctl:ifc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\"" {  } { { "ifu/ifu_ifc_ctl.sv" "faddmiss_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ifc_ctl.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_ifc_ctl:ifc\|rvdffe:faddmiss_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvrangecheck ifu:ifu\|ifu_ifc_ctl:ifc\|rvrangecheck:iccm_rangecheck " "Elaborating entity \"rvrangecheck\" for hierarchy \"ifu:ifu\|ifu_ifc_ctl:ifc\|rvrangecheck:iccm_rangecheck\"" {  } { { "ifu/ifu_ifc_ctl.sv" "iccm_rangecheck" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_ifc_ctl.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_aln_ctl ifu:ifu\|ifu_aln_ctl:aln " "Elaborating entity \"ifu_aln_ctl\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\"" {  } { { "ifu/ifu.sv" "aln" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\"" {  } { { "ifu/ifu_aln_ctl.sv" "misc2ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:misc2ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\"" {  } { { "ifu/ifu_aln_ctl.sv" "brdata2ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:brdata2ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_aln_ctl:aln\|rvdff:f2valff " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdff:f2valff\"" {  } { { "ifu/ifu_aln_ctl.sv" "f2valff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2parityff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2parityff\"" {  } { { "ifu/ifu_aln_ctl.sv" "q2parityff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2parityff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2parityff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\"" {  } { { "ifu/ifu_aln_ctl.sv" "q2ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvdffe:q2ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rveven_paritycheck ifu:ifu\|ifu_aln_ctl:aln\|rveven_paritycheck:ic_par_error\[0\].pchk " "Elaborating entity \"rveven_paritycheck\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rveven_paritycheck:ic_par_error\[0\].pchk\"" {  } { { "ifu/ifu_aln_ctl.sv" "ic_par_error\[0\].pchk" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbtb_addr_hash ifu:ifu\|ifu_aln_ctl:aln\|rvbtb_addr_hash:firsthash " "Elaborating entity \"rvbtb_addr_hash\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvbtb_addr_hash:firsthash\"" {  } { { "ifu/ifu_aln_ctl.sv" "firsthash" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbtb_tag_hash ifu:ifu\|ifu_aln_ctl:aln\|rvbtb_tag_hash:first_brhash " "Elaborating entity \"rvbtb_tag_hash\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|rvbtb_tag_hash:first_brhash\"" {  } { { "ifu/ifu_aln_ctl.sv" "first_brhash" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_compress_ctl ifu:ifu\|ifu_aln_ctl:aln\|ifu_compress_ctl:compress0 " "Elaborating entity \"ifu_compress_ctl\" for hierarchy \"ifu:ifu\|ifu_aln_ctl:aln\|ifu_compress_ctl:compress0\"" {  } { { "ifu/ifu_aln_ctl.sv" "compress0" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_aln_ctl.sv" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_bp_ctl ifu:ifu\|ifu_bp_ctl:bp " "Elaborating entity \"ifu_bp_ctl\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\"" {  } { { "ifu/ifu.sv" "bp" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minus1 ifu_bp_ctl.sv(930) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(930): object \"minus1\" assigned a value but never read" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116212 "|block|swerv:inst1|ifu:ifu|ifu_bp_ctl:bp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plus1 ifu_bp_ctl.sv(930) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(930): object \"plus1\" assigned a value but never read" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116212 "|block|swerv:inst1|ifu:ifu|ifu_bp_ctl:bp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bht_bank_clken ifu_bp_ctl.sv(1627) " "Verilog HDL or VHDL warning at ifu_bp_ctl.sv(1627): object \"bht_bank_clken\" assigned a value but never read" {  } { { "ifu/ifu_bp_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116212 "|block|swerv:inst1|ifu:ifu|ifu_bp_ctl:bp"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bht_bank_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bht_bank_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648723116212 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bht_bank_rd_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bht_bank_rd_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648723116212 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bht_bank_sel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bht_bank_sel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648723116212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_bp_ctl:bp\|rvdff:coll_ff " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdff:coll_ff\"" {  } { { "ifu/ifu_bp_ctl.sv" "coll_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\"" {  } { { "ifu/ifu_bp_ctl.sv" "faddrf2_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:faddrf2_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbradder ifu:ifu\|ifu_bp_ctl:bp\|rvbradder:predtgt_addr " "Elaborating entity \"rvbradder\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvbradder:predtgt_addr\"" {  } { { "ifu/ifu_bp_ctl.sv" "predtgt_addr" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 beh_lib.sv(297) " "Verilog HDL assignment warning at beh_lib.sv(297): truncated value with size 32 to match size of target (19)" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648723116224 "|block|swerv:inst1|ifu:ifu|ifu_bp_ctl:bp|rvbradder:predtgt_addr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 beh_lib.sv(299) " "Verilog HDL assignment warning at beh_lib.sv(299): truncated value with size 32 to match size of target (19)" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648723116224 "|block|swerv:inst1|ifu:ifu|ifu_bp_ctl:bp|rvbradder:predtgt_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_bp_ctl:bp\|rvdff:rdtagf " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdff:rdtagf\"" {  } { { "ifu/ifu_bp_ctl.sv" "rdtagf" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvbtb_ghr_hash ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_ghr_hash:mpghrhs " "Elaborating entity \"rvbtb_ghr_hash\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvbtb_ghr_hash:mpghrhs\"" {  } { { "ifu/ifu_bp_ctl.sv" "mpghrhs" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0 " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\"" {  } { { "ifu/ifu_bp_ctl.sv" "BTB_FLOPS\[0\].btb_bank0_way0" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffe:BTB_FLOPS\[0\].btb_bank0_way0\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs_fpga ifu:ifu\|ifu_bp_ctl:bp\|rvdffs_fpga:BANKS\[0\].BHT_CLK_GROUP\[0\].BHT_FLOPS\[0\].bht_bank " "Elaborating entity \"rvdffs_fpga\" for hierarchy \"ifu:ifu\|ifu_bp_ctl:bp\|rvdffs_fpga:BANKS\[0\].BHT_CLK_GROUP\[0\].BHT_FLOPS\[0\].bht_bank\"" {  } { { "ifu/ifu_bp_ctl.sv" "BANKS\[0\].BHT_CLK_GROUP\[0\].BHT_FLOPS\[0\].bht_bank" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_bp_ctl.sv" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_mem_ctl ifu:ifu\|ifu_mem_ctl:mem_ctl " "Elaborating entity \"ifu_mem_ctl\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\"" {  } { { "ifu/ifu.sv" "mem_ctl" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_hold_rd_addr_cnt ifu_mem_ctl.sv(970) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(970): object \"axi_hold_rd_addr_cnt\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 970 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_wrap_addr ifu_mem_ctl.sv(978) " "Verilog HDL or VHDL warning at ifu_mem_ctl.sv(978): object \"axi_wrap_addr\" assigned a value but never read" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 978 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "way_status_clk 0 ifu_mem_ctl.sv(1234) " "Net \"way_status_clk\" at ifu_mem_ctl.sv(1234) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tag_valid_w0_clk 0 ifu_mem_ctl.sv(1294) " "Net \"tag_valid_w0_clk\" at ifu_mem_ctl.sv(1294) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1294 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tag_valid_w1_clk 0 ifu_mem_ctl.sv(1295) " "Net \"tag_valid_w1_clk\" at ifu_mem_ctl.sv(1295) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1295 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tag_valid_w2_clk 0 ifu_mem_ctl.sv(1296) " "Net \"tag_valid_w2_clk\" at ifu_mem_ctl.sv(1296) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1296 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tag_valid_w3_clk 0 ifu_mem_ctl.sv(1297) " "Net \"tag_valid_w3_clk\" at ifu_mem_ctl.sv(1297) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1297 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fetch_f1_f2_c1_clk 0 ifu_mem_ctl.sv(289) " "Net \"fetch_f1_f2_c1_clk\" at ifu_mem_ctl.sv(289) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 289 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "axiclk 0 ifu_mem_ctl.sv(944) " "Net \"axiclk\" at ifu_mem_ctl.sv(944) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 944 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "axiclk_reset 0 ifu_mem_ctl.sv(945) " "Net \"axiclk_reset\" at ifu_mem_ctl.sv(945) has no driver or initial value, using a default initial value '0'" {  } { { "ifu/ifu_mem_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 945 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116438 "|block|swerv:inst1|ifu:ifu|ifu_mem_ctl:mem_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:unc_miss_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:unc_miss_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "unc_miss_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:mb_rep_wayf2_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:mb_rep_wayf2_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "mb_rep_wayf2_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:mb_tagv_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:mb_tagv_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "mb_tagv_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rveven_paritygen ifu:ifu\|ifu_mem_ctl:mem_ctl\|rveven_paritygen:DATA_PGEN\[0\].parlo " "Elaborating entity \"rveven_paritygen\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rveven_paritygen:DATA_PGEN\[0\].parlo\"" {  } { { "ifu/ifu_mem_ctl.sv" "DATA_PGEN\[0\].parlo" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:ic_index_q " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:ic_index_q\"" {  } { { "ifu/ifu_mem_ctl.sv" "ic_index_q" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:perr_dat_ff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:perr_dat_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "perr_dat_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvecc_decode ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvecc_decode:ICCM_ECC_CHECK\[0\].ecc_decode " "Elaborating entity \"rvecc_decode\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvecc_decode:ICCM_ECC_CHECK\[0\].ecc_decode\"" {  } { { "ifu/ifu_mem_ctl.sv" "ICCM_ECC_CHECK\[0\].ecc_decode" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:iccm_index_f2 " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:iccm_index_f2\"" {  } { { "ifu/ifu_mem_ctl.sv" "iccm_index_f2" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:ecc_dat1_ff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:ecc_dat1_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "ecc_dat1_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:ecc_dat1_ff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:ecc_dat1_ff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:ecc_ind0_ff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs:ecc_ind0_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "ecc_ind0_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:axi_data_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff_fpga:axi_data_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "axi_data_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs_fpga ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs_fpga:axi_rd_addr_ff " "Elaborating entity \"rvdffs_fpga\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs_fpga:axi_rd_addr_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "axi_rd_addr_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvecc_encode ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvecc_encode:iccm_ecc_encode0 " "Elaborating entity \"rvecc_encode\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvecc_encode:iccm_ecc_encode0\"" {  } { { "ifu/ifu_mem_ctl.sv" "iccm_ecc_encode0" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:status_wr_addr_ff " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdff:status_wr_addr_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "status_wr_addr_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs_fpga ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs_fpga:CLK_GRP_TAG_VALID\[0\].TAG_VALID\[0\].ic_way0_tagvalid_dup " "Elaborating entity \"rvdffs_fpga\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffs_fpga:CLK_GRP_TAG_VALID\[0\].TAG_VALID\[0\].ic_way0_tagvalid_dup\"" {  } { { "ifu/ifu_mem_ctl.sv" "CLK_GRP_TAG_VALID\[0\].TAG_VALID\[0\].ic_way0_tagvalid_dup" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_sel_ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_sel_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "ifu_debug_sel_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_sel_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_sel_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff " "Elaborating entity \"rvdffe\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\"" {  } { { "ifu/ifu_mem_ctl.sv" "ifu_debug_data_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/ifu/ifu_mem_ctl.sv" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"ifu:ifu\|ifu_mem_ctl:mem_ctl\|rvdffe:ifu_debug_data_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu exu:exu " "Elaborating entity \"exu\" for hierarchy \"exu:exu\"" {  } { { "swerv.sv" "exu" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_eghr exu.sv(688) " "Verilog HDL or VHDL warning at exu.sv(688): object \"final_eghr\" assigned a value but never read" {  } { { "exu/exu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723116853 "|block|swerv:inst1|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.valid exu.sv(159) " "Output port \"exu_mp_pkt.valid\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648723116853 "|block|swerv:inst1|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.br_error exu.sv(159) " "Output port \"exu_mp_pkt.br_error\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648723116853 "|block|swerv:inst1|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.br_start_error exu.sv(159) " "Output port \"exu_mp_pkt.br_start_error\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648723116853 "|block|swerv:inst1|exu:exu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exu_mp_pkt.prett exu.sv(159) " "Output port \"exu_mp_pkt.prett\" at exu.sv(159) has no driver" {  } { { "exu/exu.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648723116853 "|block|swerv:inst1|exu:exu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_mul_ctl exu:exu\|exu_mul_ctl:mul_e1 " "Elaborating entity \"exu_mul_ctl\" for hierarchy \"exu:exu\|exu_mul_ctl:mul_e1\"" {  } { { "exu/exu.sv" "mul_e1" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116854 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exu_mul_c1_e1_clk 0 exu_mul_ctl.sv(43) " "Net \"exu_mul_c1_e1_clk\" at exu_mul_ctl.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "exu/exu_mul_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_mul_ctl.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116856 "|block|swerv:inst1|exu:exu|exu_mul_ctl:mul_e1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exu_mul_c1_e2_clk 0 exu_mul_ctl.sv(43) " "Net \"exu_mul_c1_e2_clk\" at exu_mul_ctl.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "exu/exu_mul_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_mul_ctl.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116856 "|block|swerv:inst1|exu:exu|exu_mul_ctl:mul_e1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exu_mul_c1_e3_clk 0 exu_mul_ctl.sv(43) " "Net \"exu_mul_c1_e3_clk\" at exu_mul_ctl.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "exu/exu_mul_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_mul_ctl.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723116856 "|block|swerv:inst1|exu:exu|exu_mul_ctl:mul_e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff " "Elaborating entity \"rvdffe\" for hierarchy \"exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\"" {  } { { "exu/exu_mul_ctl.sv" "a_e2_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_mul_ctl.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"exu:exu\|exu_mul_ctl:mul_e1\|rvdffe:a_e2_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_div_ctl exu:exu\|exu_div_ctl:div_e1 " "Elaborating entity \"exu_div_ctl\" for hierarchy \"exu:exu\|exu_div_ctl:div_e1\"" {  } { { "exu/exu.sv" "div_e1" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvtwoscomp exu:exu\|exu_div_ctl:div_e1\|rvtwoscomp:dividend_c " "Elaborating entity \"rvtwoscomp\" for hierarchy \"exu:exu\|exu_div_ctl:div_e1\|rvtwoscomp:dividend_c\"" {  } { { "exu/exu_div_ctl.sv" "dividend_c" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_div_ctl.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_alu_ctl exu:exu\|exu_alu_ctl:i0_alu_e1 " "Elaborating entity \"exu_alu_ctl\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\"" {  } { { "exu/exu.sv" "i0_alu_e1" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:brimmff " "Elaborating entity \"rvdffe\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:brimmff\"" {  } { { "exu/exu_alu_ctl.sv" "brimmff" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_alu_ctl.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:brimmff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:brimmff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:brimmff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:brimmff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff " "Elaborating entity \"rvdffe\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\"" {  } { { "exu/exu_alu_ctl.sv" "predictpacketff" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu_alu_ctl.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"exu:exu\|exu_alu_ctl:i0_alu_e1\|rvdffe:predictpacketff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe exu:exu\|rvdffe:i0_ap_e1_ff " "Elaborating entity \"rvdffe\" for hierarchy \"exu:exu\|rvdffe:i0_ap_e1_ff\"" {  } { { "exu/exu.sv" "i0_ap_e1_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs exu:exu\|rvdffe:i0_ap_e1_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"exu:exu\|rvdffe:i0_ap_e1_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff exu:exu\|rvdffe:i0_ap_e1_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"exu:exu\|rvdffe:i0_ap_e1_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe exu:exu\|rvdffe:i0_src_e1_ff " "Elaborating entity \"rvdffe\" for hierarchy \"exu:exu\|rvdffe:i0_src_e1_ff\"" {  } { { "exu/exu.sv" "i0_src_e1_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs exu:exu\|rvdffe:i0_src_e1_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"exu:exu\|rvdffe:i0_src_e1_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff exu:exu\|rvdffe:i0_src_e1_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"exu:exu\|rvdffe:i0_src_e1_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe exu:exu\|rvdffe:i0_upper_flush_e3_ff " "Elaborating entity \"rvdffe\" for hierarchy \"exu:exu\|rvdffe:i0_upper_flush_e3_ff\"" {  } { { "exu/exu.sv" "i0_upper_flush_e3_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/exu/exu.sv" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs exu:exu\|rvdffe:i0_upper_flush_e3_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"exu:exu\|rvdffe:i0_upper_flush_e3_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff exu:exu\|rvdffe:i0_upper_flush_e3_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"exu:exu\|rvdffe:i0_upper_flush_e3_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"lsu:lsu\"" {  } { { "swerv.sv" "lsu" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_lsc_ctl lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl " "Elaborating entity \"lsu_lsc_ctl\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\"" {  } { { "lsu/lsu.sv" "lsu_lsc_ctl" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvlsadder lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvlsadder:lsadder " "Elaborating entity \"rvlsadder\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvlsadder:lsadder\"" {  } { { "lsu/lsu_lsc_ctl.sv" "lsadder" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_lsc_ctl.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 beh_lib.sv(267) " "Verilog HDL assignment warning at beh_lib.sv(267): truncated value with size 32 to match size of target (20)" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648723116987 "|block|swerv:inst1|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvlsadder:lsadder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 beh_lib.sv(269) " "Verilog HDL assignment warning at beh_lib.sv(269): truncated value with size 32 to match size of target (20)" {  } { { "lib/beh_lib.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648723116987 "|block|swerv:inst1|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvlsadder:lsadder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_addrcheck lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck " "Elaborating entity \"lsu_addrcheck\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\"" {  } { { "lsu/lsu_lsc_ctl.sv" "addrcheck" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_lsc_ctl.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvrangecheck lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:Gen_dccm_enable.start_addr_dccm_rangecheck " "Elaborating entity \"rvrangecheck\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:Gen_dccm_enable.start_addr_dccm_rangecheck\"" {  } { { "lsu/lsu_addrcheck.sv" "Gen_dccm_enable.start_addr_dccm_rangecheck" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_addrcheck.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvrangecheck lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:start_addr_pic_rangecheck " "Elaborating entity \"rvrangecheck\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|lsu_addrcheck:addrcheck\|rvrangecheck:start_addr_pic_rangecheck\"" {  } { { "lsu/lsu_addrcheck.sv" "start_addr_pic_rangecheck" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_addrcheck.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff " "Elaborating entity \"rvdffe\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff\"" {  } { { "lsu/lsu_lsc_ctl.sv" "lsu_pkt_dc1ff" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_lsc_ctl.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"lsu:lsu\|lsu_lsc_ctl:lsu_lsc_ctl\|rvdffe:lsu_pkt_dc1ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723116998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_dccm_ctl lsu:lsu\|lsu_dccm_ctl:dccm_ctl " "Elaborating entity \"lsu_dccm_ctl\" for hierarchy \"lsu:lsu\|lsu_dccm_ctl:dccm_ctl\"" {  } { { "lsu/lsu.sv" "dccm_ctl" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_ld_data_dc3_nc lsu_dccm_ctl.sv(124) " "Verilog HDL or VHDL warning at lsu_dccm_ctl.sv(124): object \"lsu_ld_data_dc3_nc\" assigned a value but never read" {  } { { "lsu/lsu_dccm_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_dccm_ctl.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117029 "|block|swerv:inst1|lsu:lsu|lsu_dccm_ctl:dccm_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_ld_data_corr_dc3_nc lsu_dccm_ctl.sv(124) " "Verilog HDL or VHDL warning at lsu_dccm_ctl.sv(124): object \"lsu_ld_data_corr_dc3_nc\" assigned a value but never read" {  } { { "lsu/lsu_dccm_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_dccm_ctl.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117029 "|block|swerv:inst1|lsu:lsu|lsu_dccm_ctl:dccm_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga lsu:lsu\|lsu_dccm_ctl:dccm_ctl\|rvdff_fpga:Gen_dccm_enable.dccm_data_hi_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"lsu:lsu\|lsu_dccm_ctl:dccm_ctl\|rvdff_fpga:Gen_dccm_enable.dccm_data_hi_ff\"" {  } { { "lsu/lsu_dccm_ctl.sv" "Gen_dccm_enable.dccm_data_hi_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_dccm_ctl.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff_fpga lsu:lsu\|lsu_dccm_ctl:dccm_ctl\|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_hi_ff " "Elaborating entity \"rvdff_fpga\" for hierarchy \"lsu:lsu\|lsu_dccm_ctl:dccm_ctl\|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_hi_ff\"" {  } { { "lsu/lsu_dccm_ctl.sv" "Gen_dccm_enable.dccm_data_ecc_hi_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_dccm_ctl.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_stbuf lsu:lsu\|lsu_stbuf:stbuf " "Elaborating entity \"lsu_stbuf\" for hierarchy \"lsu:lsu\|lsu_stbuf:stbuf\"" {  } { { "lsu/lsu.sv" "stbuf" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stbuf_load_repair_dc5 lsu_stbuf.sv(179) " "Verilog HDL or VHDL warning at lsu_stbuf.sv(179): object \"stbuf_load_repair_dc5\" assigned a value but never read" {  } { { "lsu/lsu_stbuf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_stbuf.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117060 "|block|swerv:inst1|lsu:lsu|lsu_stbuf:stbuf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffsc lsu:lsu\|lsu_stbuf:stbuf\|rvdffsc:GenStBuf\[0\].stbuf_data_vldff " "Elaborating entity \"rvdffsc\" for hierarchy \"lsu:lsu\|lsu_stbuf:stbuf\|rvdffsc:GenStBuf\[0\].stbuf_data_vldff\"" {  } { { "lsu/lsu_stbuf.sv" "GenStBuf\[0\].stbuf_data_vldff" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_stbuf.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_ecc lsu:lsu\|lsu_ecc:ecc " "Elaborating entity \"lsu_ecc\" for hierarchy \"lsu:lsu\|lsu_ecc:ecc\"" {  } { { "lsu/lsu.sv" "ecc" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_trigger lsu:lsu\|lsu_trigger:trigger " "Elaborating entity \"lsu_trigger\" for hierarchy \"lsu:lsu\|lsu_trigger:trigger\"" {  } { { "lsu/lsu.sv" "trigger" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvmaskandmatch lsu:lsu\|lsu_trigger:trigger\|rvmaskandmatch:TMP_NAME\[0\].trigger_match " "Elaborating entity \"rvmaskandmatch\" for hierarchy \"lsu:lsu\|lsu_trigger:trigger\|rvmaskandmatch:TMP_NAME\[0\].trigger_match\"" {  } { { "lsu/lsu_trigger.sv" "TMP_NAME\[0\].trigger_match" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_trigger.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_clkdomain lsu:lsu\|lsu_clkdomain:clkdomain " "Elaborating entity \"lsu_clkdomain\" for hierarchy \"lsu:lsu\|lsu_clkdomain:clkdomain\"" {  } { { "lsu/lsu.sv" "clkdomain" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bus_intf lsu:lsu\|lsu_bus_intf:bus_intf " "Elaborating entity \"lsu_bus_intf\" for hierarchy \"lsu:lsu\|lsu_bus_intf:bus_intf\"" {  } { { "lsu/lsu.sv" "bus_intf" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117140 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_hit_dc2 lsu_bus_intf.sv(226) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(226): object \"ld_hit_dc2\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_intf.sv" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117146 "|block|swerv:inst1|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_aligned_dc5 lsu_bus_intf.sv(227) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(227): object \"is_aligned_dc5\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_intf.sv" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117146 "|block|swerv:inst1|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_fwddata_dc2_nc lsu_bus_intf.sv(229) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(229): object \"ld_fwddata_dc2_nc\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_intf.sv" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117146 "|block|swerv:inst1|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_write_buffer_empty_any lsu_bus_intf.sv(231) " "Verilog HDL or VHDL warning at lsu_bus_intf.sv(231): object \"lsu_write_buffer_empty_any\" assigned a value but never read" {  } { { "lsu/lsu_bus_intf.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_intf.sv" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117146 "|block|swerv:inst1|lsu:lsu|lsu_bus_intf:bus_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bus_buffer lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer " "Elaborating entity \"lsu_bus_buffer\" for hierarchy \"lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer\"" {  } { { "lsu/lsu_bus_intf.sv" "bus_buffer" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_intf.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buf_age_temp lsu_bus_buffer.sv(267) " "Verilog HDL or VHDL warning at lsu_bus_buffer.sv(267): object \"buf_age_temp\" assigned a value but never read" {  } { { "lsu/lsu_bus_buffer.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_buffer.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117175 "|block|swerv:inst1|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffsc_fpga lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer\|rvdffsc_fpga:obuf_valid_ff " "Elaborating entity \"rvdffsc_fpga\" for hierarchy \"lsu:lsu\|lsu_bus_intf:bus_intf\|lsu_bus_buffer:bus_buffer\|rvdffsc_fpga:obuf_valid_ff\"" {  } { { "lsu/lsu_bus_buffer.sv" "obuf_valid_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/lsu/lsu_bus_buffer.sv" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec dec:dec " "Elaborating entity \"dec\" for hierarchy \"dec:dec\"" {  } { { "swerv.sv" "dec" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_gpr_ctl dec:dec\|dec_gpr_ctl:arf " "Elaborating entity \"dec_gpr_ctl\" for hierarchy \"dec:dec\|dec_gpr_ctl:arf\"" {  } { { "dec/dec.sv" "arf" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117344 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gpr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gpr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648723117361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_trigger dec:dec\|dec_trigger:dec_trigger " "Elaborating entity \"dec_trigger\" for hierarchy \"dec:dec\|dec_trigger:dec_trigger\"" {  } { { "dec/dec.sv" "dec_trigger" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_ib_ctl dec:dec\|dec_ib_ctl:instbuff " "Elaborating entity \"dec_ib_ctl\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\"" {  } { { "dec/dec.sv" "instbuff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc3ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc3ff\"" {  } { { "dec/dec_ib_ctl.sv" "pc3ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_ib_ctl.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc3ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc3ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc3ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\|rvdffe:pc3ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp3ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp3ff\"" {  } { { "dec/dec_ib_ctl.sv" "bp3ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_ib_ctl.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp3ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp3ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp3ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_ib_ctl:instbuff\|rvdffe:bp3ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_decode_ctl dec:dec\|dec_decode_ctl:decode " "Elaborating entity \"dec_decode_ctl\" for hierarchy \"dec:dec\|dec_decode_ctl:decode\"" {  } { { "dec/dec.sv" "decode" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec.sv" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i1_rd_d dec_decode_ctl.sv(451) " "Verilog HDL or VHDL warning at dec_decode_ctl.sv(451): object \"i1_rd_d\" assigned a value but never read" {  } { { "dec/dec_decode_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117460 "|block|swerv:inst1|dec:dec|dec_decode_ctl:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i0_rd_d dec_decode_ctl.sv(452) " "Verilog HDL or VHDL warning at dec_decode_ctl.sv(452): object \"i0_rd_d\" assigned a value but never read" {  } { { "dec/dec_decode_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117460 "|block|swerv:inst1|dec:dec|dec_decode_ctl:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i1_wb_ctl_en dec_decode_ctl.sv(474) " "Verilog HDL or VHDL warning at dec_decode_ctl.sv(474): object \"i1_wb_ctl_en\" assigned a value but never read" {  } { { "dec/dec_decode_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117460 "|block|swerv:inst1|dec:dec|dec_decode_ctl:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_decode_ctl:decode\|rvdff:cam_array\[0\].cam_ff " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_decode_ctl:decode\|rvdff:cam_array\[0\].cam_ff\"" {  } { { "dec/dec_decode_ctl.sv" "cam_array\[0\].cam_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_dec_ctl dec:dec\|dec_decode_ctl:decode\|dec_dec_ctl:i0_dec " "Elaborating entity \"dec_dec_ctl\" for hierarchy \"dec:dec\|dec_decode_ctl:decode\|dec_dec_ctl:i0_dec\"" {  } { { "dec/dec_decode_ctl.sv" "i0_dec" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\"" {  } { { "dec/dec_decode_ctl.sv" "e1ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_decode_ctl.sv" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_decode_ctl:decode\|rvdffe:e1ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_tlu_ctl dec:dec\|dec_tlu_ctl:tlu " "Elaborating entity \"dec_tlu_ctl\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\"" {  } { { "dec/dec.sv" "tlu" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec.sv" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "micect_cout_nc dec_tlu_ctl.sv(260) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(260): object \"micect_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117563 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "miccmect_cout_nc dec_tlu_ctl.sv(260) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(260): object \"miccmect_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117563 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdccmect_cout_nc dec_tlu_ctl.sv(261) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(261): object \"mdccmect_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117563 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vpath_overflow_nc dec_tlu_ctl.sv(312) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(312): object \"vpath_overflow_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117563 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcycleh_cout_nc dec_tlu_ctl.sv(332) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(332): object \"mcycleh_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117563 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minstreth_cout_nc dec_tlu_ctl.sv(336) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(336): object \"minstreth_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117563 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mcpc dec_tlu_ctl.sv(2265) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2265): object \"csr_mcpc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 2265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117564 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_timer_ctl dec:dec\|dec_tlu_ctl:tlu\|dec_timer_ctl:int_timers " "Elaborating entity \"dec_timer_ctl\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|dec_timer_ctl:int_timers\"" {  } { { "dec/dec_tlu_ctl.sv" "int_timers" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mitcnt0_cout_nc dec_tlu_ctl.sv(2709) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2709): object \"mitcnt0_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 2709 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117567 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mitcnt1_cout_nc dec_tlu_ctl.sv(2709) " "Verilog HDL or VHDL warning at dec_tlu_ctl.sv(2709): object \"mitcnt1_cout_nc\" assigned a value but never read" {  } { { "dec/dec_tlu_ctl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 2709 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117567 "|block|swerv:inst1|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvsyncss dec:dec\|dec_tlu_ctl:tlu\|rvsyncss:syncro_ff " "Elaborating entity \"rvsyncss\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvsyncss:syncro_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "syncro_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_tlu_ctl:tlu\|rvdff:halt_ff " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdff:halt_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "halt_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_tlu_ctl:tlu\|rvdff:lsu_error_dc4ff " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdff:lsu_error_dc4ff\"" {  } { { "dec/dec_tlu_ctl.sv" "lsu_error_dc4ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_tlu_ctl:tlu\|rvdffe:mfdc_ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:mfdc_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "mfdc_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_tlu_ctl:tlu\|rvdffe:meivt_ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:meivt_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "meivt_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_tlu_ctl:tlu\|rvdffe:meivt_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:meivt_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dcsr_ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dcsr_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "dcsr_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dcsr_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dcsr_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dcsr_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dcsr_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffe dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff " "Elaborating entity \"rvdffe\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "dicawics_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\|rvdffs:genblock.dff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\|rvdffs:genblock.dff\"" {  } { { "lib/beh_lib.sv" "genblock.dff" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdff dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\|rvdffs:genblock.dff\|rvdff:dffs " "Elaborating entity \"rvdff\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffe:dicawics_ff\|rvdffs:genblock.dff\|rvdff:dffs\"" {  } { { "lib/beh_lib.sv" "dffs" { Text "C:/intelFPGA_lite/projects/swerv)old/lib/beh_lib.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs dec:dec\|dec_tlu_ctl:tlu\|rvdffs:mhpme3_ff " "Elaborating entity \"rvdffs\" for hierarchy \"dec:dec\|dec_tlu_ctl:tlu\|rvdffs:mhpme3_ff\"" {  } { { "dec/dec_tlu_ctl.sv" "mhpme3_ff" { Text "C:/intelFPGA_lite/projects/swerv)old/dec/dec_tlu_ctl.sv" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_ctrl pic_ctrl:pic_ctrl_inst " "Elaborating entity \"pic_ctrl\" for hierarchy \"pic_ctrl:pic_ctrl_inst\"" {  } { { "swerv.sv" "pic_ctrl_inst" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pic_ctrl.sv(245) " "Verilog HDL assignment warning at pic_ctrl.sv(245): truncated value with size 32 to match size of target (8)" {  } { { "pic_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648723117651 "|block|swerv:inst1|pic_ctrl:pic_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pic_ctrl.sv(389) " "Verilog HDL assignment warning at pic_ctrl.sv(389): truncated value with size 32 to match size of target (4)" {  } { { "pic_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648723117651 "|block|swerv:inst1|pic_ctrl:pic_ctrl_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "level_intpend_w_prior_en " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"level_intpend_w_prior_en\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648723117651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "level_intpend_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"level_intpend_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648723117651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvsyncss pic_ctrl:pic_ctrl_inst\|rvsyncss:sync_inst " "Elaborating entity \"rvsyncss\" for hierarchy \"pic_ctrl:pic_ctrl_inst\|rvsyncss:sync_inst\"" {  } { { "pic_ctrl.sv" "sync_inst" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configurable_gw pic_ctrl:pic_ctrl_inst\|configurable_gw:SETREG\[1\].NON_ZERO_INT.config_gw_inst " "Elaborating entity \"configurable_gw\" for hierarchy \"pic_ctrl:pic_ctrl_inst\|configurable_gw:SETREG\[1\].NON_ZERO_INT.config_gw_inst\"" {  } { { "pic_ctrl.sv" "SETREG\[1\].NON_ZERO_INT.config_gw_inst" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_and_mux pic_ctrl:pic_ctrl_inst\|cmp_and_mux:LEVEL\[0\].COMPARE\[0\].cmp_l1 " "Elaborating entity \"cmp_and_mux\" for hierarchy \"pic_ctrl:pic_ctrl_inst\|cmp_and_mux:LEVEL\[0\].COMPARE\[0\].cmp_l1\"" {  } { { "pic_ctrl.sv" "LEVEL\[0\].COMPARE\[0\].cmp_l1" { Text "C:/intelFPGA_lite/projects/swerv)old/pic_ctrl.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_ctrl dma_ctrl:dma_ctrl " "Elaborating entity \"dma_ctrl\" for hierarchy \"dma_ctrl:dma_ctrl\"" {  } { { "swerv.sv" "dma_ctrl" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "axi_slv_posted_write dma_ctrl.sv(227) " "Verilog HDL or VHDL warning at dma_ctrl.sv(227): object \"axi_slv_posted_write\" assigned a value but never read" {  } { { "dma_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dma_ctrl.sv" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648723117691 "|block|swerv:inst1|dma_ctrl:dma_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dma_bus_clk 0 dma_ctrl.sv(189) " "Net \"dma_bus_clk\" at dma_ctrl.sv(189) has no driver or initial value, using a default initial value '0'" {  } { { "dma_ctrl.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/dma_ctrl.sv" 189 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648723117691 "|block|swerv:inst1|dma_ctrl:dma_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffsc dma_ctrl:dma_ctrl\|rvdffsc:GenFifo\[0\].fifo_error_dff " "Elaborating entity \"rvdffsc\" for hierarchy \"dma_ctrl:dma_ctrl\|rvdffsc:GenFifo\[0\].fifo_error_dff\"" {  } { { "dma_ctrl.sv" "GenFifo\[0\].fifo_error_dff" { Text "C:/intelFPGA_lite/projects/swerv)old/dma_ctrl.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvdffs_fpga dma_ctrl:dma_ctrl\|rvdffs_fpga:wrbuf_byteenff " "Elaborating entity \"rvdffs_fpga\" for hierarchy \"dma_ctrl:dma_ctrl\|rvdffs_fpga:wrbuf_byteenff\"" {  } { { "dma_ctrl.sv" "wrbuf_byteenff" { Text "C:/intelFPGA_lite/projects/swerv)old/dma_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723117744 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1648723134655 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1648723134655 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1648723134655 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1648723134655 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1648723134656 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk 16 " "Ignored 16 assignments for entity \"pllclk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1648723134656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1648723134656 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1648723134656 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1648723134656 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk_0002 317 " "Ignored 317 assignments for entity \"pllclk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1648723134656 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1648723134779 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1648723134779 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1648723134779 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1648723134779 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1648723134779 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk 16 " "Ignored 16 assignments for entity \"pllclk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1648723134780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1648723134780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1648723134780 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1648723134780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk_0002 317 " "Ignored 317 assignments for entity \"pllclk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1648723134780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1648723135018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1648723135018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1648723135018 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1648723135018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1648723135018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk 16 " "Ignored 16 assignments for entity \"pllclk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1648723135018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1648723135018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1648723135018 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1648723135018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk_0002 317 " "Ignored 317 assignments for entity \"pllclk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1648723135019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1648723148885 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1648723148885 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1648723148885 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1648723148885 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1648723148885 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk 16 " "Ignored 16 assignments for entity \"pllclk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1648723148885 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1648723148885 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1648723148885 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1648723148885 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk_0002 317 " "Ignored 317 assignments for entity \"pllclk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1648723148885 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "trace_rv_i_address_ip\[0\] GND " "Pin \"trace_rv_i_address_ip\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|trace_rv_i_address_ip[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trace_rv_i_address_ip\[32\] GND " "Pin \"trace_rv_i_address_ip\[32\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|trace_rv_i_address_ip[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trace_rv_i_interrupt_ip\[0\] GND " "Pin \"trace_rv_i_interrupt_ip\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|trace_rv_i_interrupt_ip[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trace_rv_i_interrupt_ip\[1\] GND " "Pin \"trace_rv_i_interrupt_ip\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|trace_rv_i_interrupt_ip[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awid\[3\] GND " "Pin \"lsu_axi_awid\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awid[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[0\] GND " "Pin \"lsu_axi_awlen\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[1\] GND " "Pin \"lsu_axi_awlen\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[2\] GND " "Pin \"lsu_axi_awlen\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[3\] GND " "Pin \"lsu_axi_awlen\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[4\] GND " "Pin \"lsu_axi_awlen\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[5\] GND " "Pin \"lsu_axi_awlen\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[6\] GND " "Pin \"lsu_axi_awlen\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlen\[7\] GND " "Pin \"lsu_axi_awlen\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awsize\[2\] GND " "Pin \"lsu_axi_awsize\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awburst\[0\] VCC " "Pin \"lsu_axi_awburst\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awburst\[1\] GND " "Pin \"lsu_axi_awburst\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awlock GND " "Pin \"lsu_axi_awlock\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awprot\[0\] GND " "Pin \"lsu_axi_awprot\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awprot\[1\] GND " "Pin \"lsu_axi_awprot\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awprot\[2\] GND " "Pin \"lsu_axi_awprot\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awqos\[0\] GND " "Pin \"lsu_axi_awqos\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awqos\[1\] GND " "Pin \"lsu_axi_awqos\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awqos\[2\] GND " "Pin \"lsu_axi_awqos\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_awqos\[3\] GND " "Pin \"lsu_axi_awqos\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_awqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_wlast VCC " "Pin \"lsu_axi_wlast\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_wlast"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_bready VCC " "Pin \"lsu_axi_bready\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_bready"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arid\[3\] GND " "Pin \"lsu_axi_arid\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arid[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[0\] GND " "Pin \"lsu_axi_arlen\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[1\] GND " "Pin \"lsu_axi_arlen\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[2\] GND " "Pin \"lsu_axi_arlen\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[3\] GND " "Pin \"lsu_axi_arlen\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[4\] GND " "Pin \"lsu_axi_arlen\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[5\] GND " "Pin \"lsu_axi_arlen\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[6\] GND " "Pin \"lsu_axi_arlen\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlen\[7\] GND " "Pin \"lsu_axi_arlen\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arsize\[2\] GND " "Pin \"lsu_axi_arsize\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arburst\[0\] VCC " "Pin \"lsu_axi_arburst\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arburst\[1\] GND " "Pin \"lsu_axi_arburst\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arlock GND " "Pin \"lsu_axi_arlock\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arprot\[0\] GND " "Pin \"lsu_axi_arprot\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arprot\[1\] GND " "Pin \"lsu_axi_arprot\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arprot\[2\] GND " "Pin \"lsu_axi_arprot\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arqos\[0\] GND " "Pin \"lsu_axi_arqos\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arqos\[1\] GND " "Pin \"lsu_axi_arqos\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arqos\[2\] GND " "Pin \"lsu_axi_arqos\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_arqos\[3\] GND " "Pin \"lsu_axi_arqos\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_arqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lsu_axi_rready VCC " "Pin \"lsu_axi_rready\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|lsu_axi_rready"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awvalid GND " "Pin \"ifu_axi_awvalid\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awvalid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awid\[0\] GND " "Pin \"ifu_axi_awid\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awid\[1\] GND " "Pin \"ifu_axi_awid\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awid[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awid\[2\] GND " "Pin \"ifu_axi_awid\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awid[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[0\] GND " "Pin \"ifu_axi_awaddr\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[1\] GND " "Pin \"ifu_axi_awaddr\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[2\] GND " "Pin \"ifu_axi_awaddr\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[3\] GND " "Pin \"ifu_axi_awaddr\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[4\] GND " "Pin \"ifu_axi_awaddr\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[5\] GND " "Pin \"ifu_axi_awaddr\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[6\] GND " "Pin \"ifu_axi_awaddr\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[7\] GND " "Pin \"ifu_axi_awaddr\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[8\] GND " "Pin \"ifu_axi_awaddr\[8\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[9\] GND " "Pin \"ifu_axi_awaddr\[9\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[10\] GND " "Pin \"ifu_axi_awaddr\[10\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[11\] GND " "Pin \"ifu_axi_awaddr\[11\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[12\] GND " "Pin \"ifu_axi_awaddr\[12\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[13\] GND " "Pin \"ifu_axi_awaddr\[13\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[14\] GND " "Pin \"ifu_axi_awaddr\[14\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[15\] GND " "Pin \"ifu_axi_awaddr\[15\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[16\] GND " "Pin \"ifu_axi_awaddr\[16\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[17\] GND " "Pin \"ifu_axi_awaddr\[17\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[18\] GND " "Pin \"ifu_axi_awaddr\[18\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[19\] GND " "Pin \"ifu_axi_awaddr\[19\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[20\] GND " "Pin \"ifu_axi_awaddr\[20\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[21\] GND " "Pin \"ifu_axi_awaddr\[21\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[22\] GND " "Pin \"ifu_axi_awaddr\[22\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[23\] GND " "Pin \"ifu_axi_awaddr\[23\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[24\] GND " "Pin \"ifu_axi_awaddr\[24\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[25\] GND " "Pin \"ifu_axi_awaddr\[25\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[26\] GND " "Pin \"ifu_axi_awaddr\[26\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[27\] GND " "Pin \"ifu_axi_awaddr\[27\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[28\] GND " "Pin \"ifu_axi_awaddr\[28\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[29\] GND " "Pin \"ifu_axi_awaddr\[29\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[30\] GND " "Pin \"ifu_axi_awaddr\[30\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awaddr\[31\] GND " "Pin \"ifu_axi_awaddr\[31\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awaddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awregion\[0\] GND " "Pin \"ifu_axi_awregion\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awregion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awregion\[1\] GND " "Pin \"ifu_axi_awregion\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awregion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awregion\[2\] GND " "Pin \"ifu_axi_awregion\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awregion[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awregion\[3\] GND " "Pin \"ifu_axi_awregion\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awregion[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[0\] GND " "Pin \"ifu_axi_awlen\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[1\] GND " "Pin \"ifu_axi_awlen\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[2\] GND " "Pin \"ifu_axi_awlen\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[3\] GND " "Pin \"ifu_axi_awlen\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[4\] GND " "Pin \"ifu_axi_awlen\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[5\] GND " "Pin \"ifu_axi_awlen\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[6\] GND " "Pin \"ifu_axi_awlen\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlen\[7\] GND " "Pin \"ifu_axi_awlen\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awsize\[0\] GND " "Pin \"ifu_axi_awsize\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awsize[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awsize\[1\] GND " "Pin \"ifu_axi_awsize\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awsize[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awsize\[2\] GND " "Pin \"ifu_axi_awsize\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awburst\[0\] GND " "Pin \"ifu_axi_awburst\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awburst\[1\] GND " "Pin \"ifu_axi_awburst\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awlock GND " "Pin \"ifu_axi_awlock\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awcache\[0\] GND " "Pin \"ifu_axi_awcache\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awcache\[1\] GND " "Pin \"ifu_axi_awcache\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awcache\[2\] GND " "Pin \"ifu_axi_awcache\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awcache\[3\] GND " "Pin \"ifu_axi_awcache\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awprot\[0\] GND " "Pin \"ifu_axi_awprot\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awprot\[1\] GND " "Pin \"ifu_axi_awprot\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awprot\[2\] GND " "Pin \"ifu_axi_awprot\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awqos\[0\] GND " "Pin \"ifu_axi_awqos\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awqos\[1\] GND " "Pin \"ifu_axi_awqos\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awqos\[2\] GND " "Pin \"ifu_axi_awqos\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_awqos\[3\] GND " "Pin \"ifu_axi_awqos\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_awqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wvalid GND " "Pin \"ifu_axi_wvalid\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wvalid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[0\] GND " "Pin \"ifu_axi_wdata\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[1\] GND " "Pin \"ifu_axi_wdata\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[2\] GND " "Pin \"ifu_axi_wdata\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[3\] GND " "Pin \"ifu_axi_wdata\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[4\] GND " "Pin \"ifu_axi_wdata\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[5\] GND " "Pin \"ifu_axi_wdata\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[6\] GND " "Pin \"ifu_axi_wdata\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[7\] GND " "Pin \"ifu_axi_wdata\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[8\] GND " "Pin \"ifu_axi_wdata\[8\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[9\] GND " "Pin \"ifu_axi_wdata\[9\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[10\] GND " "Pin \"ifu_axi_wdata\[10\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[11\] GND " "Pin \"ifu_axi_wdata\[11\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[12\] GND " "Pin \"ifu_axi_wdata\[12\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[13\] GND " "Pin \"ifu_axi_wdata\[13\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[14\] GND " "Pin \"ifu_axi_wdata\[14\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[15\] GND " "Pin \"ifu_axi_wdata\[15\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[16\] GND " "Pin \"ifu_axi_wdata\[16\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[17\] GND " "Pin \"ifu_axi_wdata\[17\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[18\] GND " "Pin \"ifu_axi_wdata\[18\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[19\] GND " "Pin \"ifu_axi_wdata\[19\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[20\] GND " "Pin \"ifu_axi_wdata\[20\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[21\] GND " "Pin \"ifu_axi_wdata\[21\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[22\] GND " "Pin \"ifu_axi_wdata\[22\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[23\] GND " "Pin \"ifu_axi_wdata\[23\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[24\] GND " "Pin \"ifu_axi_wdata\[24\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[25\] GND " "Pin \"ifu_axi_wdata\[25\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[26\] GND " "Pin \"ifu_axi_wdata\[26\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[27\] GND " "Pin \"ifu_axi_wdata\[27\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[28\] GND " "Pin \"ifu_axi_wdata\[28\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[29\] GND " "Pin \"ifu_axi_wdata\[29\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[30\] GND " "Pin \"ifu_axi_wdata\[30\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[31\] GND " "Pin \"ifu_axi_wdata\[31\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[32\] GND " "Pin \"ifu_axi_wdata\[32\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[33\] GND " "Pin \"ifu_axi_wdata\[33\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[34\] GND " "Pin \"ifu_axi_wdata\[34\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[35\] GND " "Pin \"ifu_axi_wdata\[35\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[36\] GND " "Pin \"ifu_axi_wdata\[36\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[37\] GND " "Pin \"ifu_axi_wdata\[37\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[38\] GND " "Pin \"ifu_axi_wdata\[38\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[39\] GND " "Pin \"ifu_axi_wdata\[39\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[40\] GND " "Pin \"ifu_axi_wdata\[40\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[41\] GND " "Pin \"ifu_axi_wdata\[41\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[42\] GND " "Pin \"ifu_axi_wdata\[42\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[43\] GND " "Pin \"ifu_axi_wdata\[43\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[44\] GND " "Pin \"ifu_axi_wdata\[44\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[45\] GND " "Pin \"ifu_axi_wdata\[45\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[46\] GND " "Pin \"ifu_axi_wdata\[46\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[47\] GND " "Pin \"ifu_axi_wdata\[47\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[48\] GND " "Pin \"ifu_axi_wdata\[48\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[49\] GND " "Pin \"ifu_axi_wdata\[49\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[50\] GND " "Pin \"ifu_axi_wdata\[50\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[51\] GND " "Pin \"ifu_axi_wdata\[51\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[52\] GND " "Pin \"ifu_axi_wdata\[52\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[53\] GND " "Pin \"ifu_axi_wdata\[53\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[54\] GND " "Pin \"ifu_axi_wdata\[54\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[55\] GND " "Pin \"ifu_axi_wdata\[55\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[56\] GND " "Pin \"ifu_axi_wdata\[56\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[57\] GND " "Pin \"ifu_axi_wdata\[57\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[58\] GND " "Pin \"ifu_axi_wdata\[58\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[59\] GND " "Pin \"ifu_axi_wdata\[59\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[60\] GND " "Pin \"ifu_axi_wdata\[60\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[61\] GND " "Pin \"ifu_axi_wdata\[61\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[62\] GND " "Pin \"ifu_axi_wdata\[62\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wdata\[63\] GND " "Pin \"ifu_axi_wdata\[63\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wdata[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[0\] GND " "Pin \"ifu_axi_wstrb\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[1\] GND " "Pin \"ifu_axi_wstrb\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[2\] GND " "Pin \"ifu_axi_wstrb\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[3\] GND " "Pin \"ifu_axi_wstrb\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[4\] GND " "Pin \"ifu_axi_wstrb\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[5\] GND " "Pin \"ifu_axi_wstrb\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[6\] GND " "Pin \"ifu_axi_wstrb\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wstrb\[7\] GND " "Pin \"ifu_axi_wstrb\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wstrb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_wlast VCC " "Pin \"ifu_axi_wlast\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_wlast"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_bready VCC " "Pin \"ifu_axi_bready\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_bready"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_araddr\[0\] GND " "Pin \"ifu_axi_araddr\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_araddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_araddr\[1\] GND " "Pin \"ifu_axi_araddr\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_araddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_araddr\[2\] GND " "Pin \"ifu_axi_araddr\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_araddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[0\] GND " "Pin \"ifu_axi_arlen\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[1\] GND " "Pin \"ifu_axi_arlen\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[2\] GND " "Pin \"ifu_axi_arlen\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[3\] GND " "Pin \"ifu_axi_arlen\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[4\] GND " "Pin \"ifu_axi_arlen\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[5\] GND " "Pin \"ifu_axi_arlen\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[6\] GND " "Pin \"ifu_axi_arlen\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlen\[7\] GND " "Pin \"ifu_axi_arlen\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arsize\[0\] VCC " "Pin \"ifu_axi_arsize\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arsize[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arsize\[1\] VCC " "Pin \"ifu_axi_arsize\[1\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arsize[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arsize\[2\] GND " "Pin \"ifu_axi_arsize\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arburst\[0\] VCC " "Pin \"ifu_axi_arburst\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arburst\[1\] GND " "Pin \"ifu_axi_arburst\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arlock GND " "Pin \"ifu_axi_arlock\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arcache\[0\] VCC " "Pin \"ifu_axi_arcache\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arcache\[1\] VCC " "Pin \"ifu_axi_arcache\[1\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arcache\[2\] VCC " "Pin \"ifu_axi_arcache\[2\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arcache\[3\] VCC " "Pin \"ifu_axi_arcache\[3\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arprot\[0\] GND " "Pin \"ifu_axi_arprot\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arprot\[1\] GND " "Pin \"ifu_axi_arprot\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arprot\[2\] VCC " "Pin \"ifu_axi_arprot\[2\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arqos\[0\] GND " "Pin \"ifu_axi_arqos\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arqos\[1\] GND " "Pin \"ifu_axi_arqos\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arqos\[2\] GND " "Pin \"ifu_axi_arqos\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_arqos\[3\] GND " "Pin \"ifu_axi_arqos\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_arqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifu_axi_rready VCC " "Pin \"ifu_axi_rready\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|ifu_axi_rready"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awid\[0\] GND " "Pin \"sb_axi_awid\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[0\] GND " "Pin \"sb_axi_awlen\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[1\] GND " "Pin \"sb_axi_awlen\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[2\] GND " "Pin \"sb_axi_awlen\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[3\] GND " "Pin \"sb_axi_awlen\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[4\] GND " "Pin \"sb_axi_awlen\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[5\] GND " "Pin \"sb_axi_awlen\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[6\] GND " "Pin \"sb_axi_awlen\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlen\[7\] GND " "Pin \"sb_axi_awlen\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awburst\[0\] VCC " "Pin \"sb_axi_awburst\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awburst\[1\] GND " "Pin \"sb_axi_awburst\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awlock GND " "Pin \"sb_axi_awlock\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awcache\[0\] VCC " "Pin \"sb_axi_awcache\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awcache\[1\] VCC " "Pin \"sb_axi_awcache\[1\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awcache\[2\] VCC " "Pin \"sb_axi_awcache\[2\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awcache\[3\] VCC " "Pin \"sb_axi_awcache\[3\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awprot\[0\] GND " "Pin \"sb_axi_awprot\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awprot\[1\] GND " "Pin \"sb_axi_awprot\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awprot\[2\] GND " "Pin \"sb_axi_awprot\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awqos\[0\] GND " "Pin \"sb_axi_awqos\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awqos\[1\] GND " "Pin \"sb_axi_awqos\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awqos\[2\] GND " "Pin \"sb_axi_awqos\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_awqos\[3\] GND " "Pin \"sb_axi_awqos\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_awqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_wlast VCC " "Pin \"sb_axi_wlast\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_wlast"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_bready VCC " "Pin \"sb_axi_bready\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_bready"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arid\[0\] GND " "Pin \"sb_axi_arid\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[0\] GND " "Pin \"sb_axi_arlen\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[1\] GND " "Pin \"sb_axi_arlen\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[2\] GND " "Pin \"sb_axi_arlen\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[3\] GND " "Pin \"sb_axi_arlen\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[4\] GND " "Pin \"sb_axi_arlen\[4\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[5\] GND " "Pin \"sb_axi_arlen\[5\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[6\] GND " "Pin \"sb_axi_arlen\[6\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlen\[7\] GND " "Pin \"sb_axi_arlen\[7\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arburst\[0\] VCC " "Pin \"sb_axi_arburst\[0\]\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arburst\[1\] GND " "Pin \"sb_axi_arburst\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arlock GND " "Pin \"sb_axi_arlock\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arlock"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arcache\[0\] GND " "Pin \"sb_axi_arcache\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arcache\[1\] GND " "Pin \"sb_axi_arcache\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arcache\[2\] GND " "Pin \"sb_axi_arcache\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arcache\[3\] GND " "Pin \"sb_axi_arcache\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arprot\[0\] GND " "Pin \"sb_axi_arprot\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arprot\[1\] GND " "Pin \"sb_axi_arprot\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arprot\[2\] GND " "Pin \"sb_axi_arprot\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arqos\[0\] GND " "Pin \"sb_axi_arqos\[0\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arqos\[1\] GND " "Pin \"sb_axi_arqos\[1\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arqos\[2\] GND " "Pin \"sb_axi_arqos\[2\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_arqos\[3\] GND " "Pin \"sb_axi_arqos\[3\]\" is stuck at GND" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_arqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb_axi_rready VCC " "Pin \"sb_axi_rready\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|sb_axi_rready"} { "Warning" "WMLS_MLS_STUCK_PIN" "dma_axi_rlast VCC " "Pin \"dma_axi_rlast\" is stuck at VCC" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648723183897 "|swerv|dma_axi_rlast"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648723183897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648723185655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "90 " "90 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648723256350 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648723257404 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648723257404 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648723257404 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648723257404 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648723257404 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk 16 " "Ignored 16 assignments for entity \"pllclk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648723257404 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648723257404 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllclk -sip pllclk.sip -library lib_pllclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648723257404 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648723257404 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllclk_0002 317 " "Ignored 317 assignments for entity \"pllclk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648723257405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/projects/swerv)old/output_files/swerv.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/projects/swerv)old/output_files/swerv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723257631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648723260108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648723260108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lsu_axi_rlast " "No output dependent on input pin \"lsu_axi_rlast\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|lsu_axi_rlast"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_awready " "No output dependent on input pin \"ifu_axi_awready\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_awready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_wready " "No output dependent on input pin \"ifu_axi_wready\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_wready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_bvalid " "No output dependent on input pin \"ifu_axi_bvalid\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_bvalid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_bresp\[0\] " "No output dependent on input pin \"ifu_axi_bresp\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_bresp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_bresp\[1\] " "No output dependent on input pin \"ifu_axi_bresp\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_bresp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_bid\[0\] " "No output dependent on input pin \"ifu_axi_bid\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_bid[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_bid\[1\] " "No output dependent on input pin \"ifu_axi_bid\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_bid[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_bid\[2\] " "No output dependent on input pin \"ifu_axi_bid\[2\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_bid[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ifu_axi_rlast " "No output dependent on input pin \"ifu_axi_rlast\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|ifu_axi_rlast"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sb_axi_bresp\[0\] " "No output dependent on input pin \"sb_axi_bresp\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|sb_axi_bresp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sb_axi_bid\[0\] " "No output dependent on input pin \"sb_axi_bid\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|sb_axi_bid[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sb_axi_rid\[0\] " "No output dependent on input pin \"sb_axi_rid\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 261 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|sb_axi_rid[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sb_axi_rresp\[0\] " "No output dependent on input pin \"sb_axi_rresp\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|sb_axi_rresp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sb_axi_rlast " "No output dependent on input pin \"sb_axi_rlast\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|sb_axi_rlast"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awprot\[0\] " "No output dependent on input pin \"dma_axi_awprot\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 273 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awprot\[1\] " "No output dependent on input pin \"dma_axi_awprot\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 273 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awprot\[2\] " "No output dependent on input pin \"dma_axi_awprot\[2\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 273 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[0\] " "No output dependent on input pin \"dma_axi_awlen\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[1\] " "No output dependent on input pin \"dma_axi_awlen\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[2\] " "No output dependent on input pin \"dma_axi_awlen\[2\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[3\] " "No output dependent on input pin \"dma_axi_awlen\[3\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[4\] " "No output dependent on input pin \"dma_axi_awlen\[4\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[5\] " "No output dependent on input pin \"dma_axi_awlen\[5\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[6\] " "No output dependent on input pin \"dma_axi_awlen\[6\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awlen\[7\] " "No output dependent on input pin \"dma_axi_awlen\[7\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awlen[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awburst\[0\] " "No output dependent on input pin \"dma_axi_awburst\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 275 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_awburst\[1\] " "No output dependent on input pin \"dma_axi_awburst\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 275 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_awburst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_wlast " "No output dependent on input pin \"dma_axi_wlast\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_wlast"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arprot\[0\] " "No output dependent on input pin \"dma_axi_arprot\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arprot\[1\] " "No output dependent on input pin \"dma_axi_arprot\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arprot\[2\] " "No output dependent on input pin \"dma_axi_arprot\[2\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[0\] " "No output dependent on input pin \"dma_axi_arlen\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[1\] " "No output dependent on input pin \"dma_axi_arlen\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[2\] " "No output dependent on input pin \"dma_axi_arlen\[2\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[3\] " "No output dependent on input pin \"dma_axi_arlen\[3\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[4\] " "No output dependent on input pin \"dma_axi_arlen\[4\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[5\] " "No output dependent on input pin \"dma_axi_arlen\[5\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[6\] " "No output dependent on input pin \"dma_axi_arlen\[6\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arlen\[7\] " "No output dependent on input pin \"dma_axi_arlen\[7\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arlen[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arburst\[0\] " "No output dependent on input pin \"dma_axi_arburst\[0\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dma_axi_arburst\[1\] " "No output dependent on input pin \"dma_axi_arburst\[1\]\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dma_axi_arburst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmi_hard_reset " "No output dependent on input pin \"dmi_hard_reset\"" {  } { { "swerv.sv" "" { Text "C:/intelFPGA_lite/projects/swerv)old/swerv.sv" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648723263503 "|swerv|dmi_hard_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648723263503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40544 " "Implemented 40544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "937 " "Implemented 937 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648723263637 ""} { "Info" "ICUT_CUT_TM_OPINS" "1398 " "Implemented 1398 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648723263637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38206 " "Implemented 38206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648723263637 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1648723263637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648723263637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 418 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 418 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5210 " "Peak virtual memory: 5210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648723263934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 13:41:03 2022 " "Processing ended: Thu Mar 31 13:41:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648723263934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648723263934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648723263934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648723263934 ""}
