Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\and-h\Documents\GitHub\Arqui1\Proyecto1\Filter-GPU\sdram.qsys --block-symbol-file --output-directory=C:\Users\and-h\Documents\GitHub\Arqui1\Proyecto1\Filter-GPU\sdram --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Filter-GPU/sdram.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 17.1]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\and-h\Documents\GitHub\Arqui1\Proyecto1\Filter-GPU\sdram.qsys --synthesis=VERILOG --output-directory=C:\Users\and-h\Documents\GitHub\Arqui1\Proyecto1\Filter-GPU\sdram\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Filter-GPU/sdram.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 17.1]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "sdram" instantiated altera_up_avalon_sram "sram_0"
Info: sdram: Done "sdram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
