V 53
K 115782943600 damn_rc_filter
F Case
Y 0
D 0 0 1700 1100
Z 1
i 15
I 5 Electrical:ELECTRICAL_REF 1 480 640 0 1 '
|R 18:15_4-18-03
C 8 5 1 0
I 1 Electrical:V_PULSE 1 480 780 0 1 '
|R 14:46_4-22-03
A 455 670 10 0 3 0 VHDL_GENERIC_PERIOD=TIME:=2 MS
A 455 670 10 0 3 0 VHDL_GENERIC_PULSE=VOLTAGE:=5.0
A 455 670 10 0 3 0 VHDL_GENERIC_WIDTH=TIME:=1 MS
A 455 670 8 0 4 0 VHDL=EDULIB.V_PULSE(IDEAL)
L 450 780 10 0 3 0 1 0 V_PULSE1
A 510 720 10 0 3 3 REFDES=V_PULSE?
C 8 4 2 0
C 6 2 1 0
I 2 Electrical:RESISTOR 1 480 800 1 1 '
|R 18:42_4-18-03
A 474 790 10 1 3 0 VHDL_GENERIC_RES=RESISTANCE:=5.0E3
L 470 800 10 1 3 0 1 0 R1
A 510 800 10 1 3 3 REFDES=R?
C 12 5 2 0
C 6 1 1 0
I 3 Electrical:RESISTOR 1 650 680 1 1 '
|R 18:42_4-18-03
A 644 670 10 1 3 0 VHDL_GENERIC_RES=RESISTANCE:=50.0
L 640 680 10 1 3 0 1 0 R2
A 680 680 10 1 3 3 REFDES=R?
C 12 4 2 0
C 8 6 1 0
I 4 Electrical:CAPACITOR 1 700 680 1 1 '
|R 11:22_5-15-03
A 680 670 10 1 3 0 VHDL_GENERIC_CAP=CAPACITANCE:=1.0E-6
L 680 680 10 1 3 0 1 0 C1
A 740 680 10 1 3 3 REFDES=C?
C 12 6 2 0
C 8 7 1 0
N 6
J 480 800 2
J 480 780 2
S 2 1
L 480 790 10 0 3 0 1 0 VIN
N 12
J 700 900 3
J 650 900 5
J 480 900 3
J 650 760 2
J 480 880 2
J 700 760 2
S 2 1
S 6 1
S 5 3
S 3 2
S 4 2
L 650 850 10 0 3 0 1 0 VOUT
N 8
J 700 660 3
J 650 660 5
J 480 660 5
J 480 680 2
J 480 640 2
J 650 680 2
J 700 680 2
S 2 1
S 1 7
S 2 6
S 5 3
S 3 4
S 3 2
L 610 660 10 0 3 0 1 0 GND
E
