{"hands_on_practices": [{"introduction": "Understanding flip-flop excitation tables begins with mastering individual state transitions. This first practice problem challenges you to determine the precise inputs required to force an SR flip-flop from a 'set' state to a 'reset' state. This exercise reinforces the fundamental rules governing the flip-flop's behavior, which is the cornerstone of designing any sequential logic circuit.", "problem": "In the design of a synchronous sequential circuit, a common task is to determine the necessary inputs for a flip-flop to transition between states. This is formally captured in an excitation table. Consider a standard Set-Reset (SR) flip-flop, where $Q(t)$ represents the present state and $Q(t+1)$ represents the next state after one clock pulse. The behavior of the SR flip-flop is governed by the following rules based on its inputs, S and R:\n- If S=0 and R=0, the flip-flop holds its current state, so $Q(t+1) = Q(t)$.\n- If S=0 and R=1, the flip-flop resets, so $Q(t+1) = 0$.\n- If S=1 and R=0, the flip-flop sets, so $Q(t+1) = 1$.\n- If S=1 and R=1, the input is considered forbidden or invalid, and the resulting state is unpredictable.\n\nFor a specific part of a circuit design, it is required that the flip-flop transitions from a present state of $Q(t)=1$ to a next state of $Q(t+1)=0$. Which of the following options represents the complete and correct input condition for S and R that guarantees this transition? In the options below, 'X' denotes a \"don't care\" condition, which means the input could be either 0 or 1.\n\nA. S=0, R=1\n\nB. S=X, R=1\n\nC. S=0, R=X\n\nD. S=X, R=0\n\nE. S=1, R=0", "solution": "We use the SR flip-flop behavior specified: for inputs $(S,R)$, the next state is determined by the characteristic cases\n1) $S=0$, $R=0$ implies $Q(t+1)=Q(t)$ (hold),\n2) $S=0$, $R=1$ implies $Q(t+1)=0$ (reset),\n3) $S=1$, $R=0$ implies $Q(t+1)=1$ (set),\n4) $S=1$, $R=1$ is invalid.\n\nThe required transition is from $Q(t)=1$ to $Q(t+1)=0$, which is a reset action. Among the valid input pairs, only $S=0$, $R=1$ guarantees $Q(t+1)=0$ irrespective of the present state. The hold case $S=0$, $R=0$ would give $Q(t+1)=Q(t)=1$, which is incorrect for the required transition. The set case $S=1$, $R=0$ yields $Q(t+1)=1$, also incorrect. The invalid case $S=1$, $R=1$ cannot be used. Therefore, $S=0$, $R=1$ is necessary and sufficient.\n\nChecking the options:\n- A: $S=0$, $R=1$ exactly enforces reset, so it guarantees $Q(t+1)=0$.\n- B: $S=X$, $R=1$ allows $S=1$, $R=1$, which is invalid, so it does not guarantee a valid reset.\n- C: $S=0$, $R=X$ allows $R=0$, leading to hold ($Q(t+1)=1$ for $Q(t)=1$), so it does not guarantee the transition.\n- D: $S=X$, $R=0$ leads to hold or set, never the required reset.\n- E: $S=1$, $R=0$ sets the flip-flop, producing $Q(t+1)=1$.\n\nHence the complete and correct condition is option A.", "answer": "$$\\boxed{A}$$", "id": "1936990"}, {"introduction": "While multiple flip-flop types can store a bit, their input logic differs, impacting circuit design. This problem asks you to compare the requirements for a D flip-flop versus a JK flip-flop to achieve the same state change. Pay close attention to how the JK flip-flop offers more flexibility through \"don't care\" conditions, a key concept for optimizing the combinational logic that drives your sequential circuits.", "problem": "In the design of a synchronous sequential circuit, a flip-flop is a fundamental memory element that stores a single bit of information. The state of the flip-flop at a discrete time step $t$ is represented by $Q(t)$, and its state at the next time step, after a clock pulse, is $Q(t+1)$. The next state $Q(t+1)$ is determined by the flip-flop's inputs and its current state $Q(t)$.\n\nConsider a specific requirement in a circuit's operation where a flip-flop must undergo a state transition from a logic '0' to a logic '1'. That is, its state must change from $Q(t)=0$ to $Q(t+1)=1$.\n\nYour task is to determine the necessary input conditions to achieve this specific transition for two common types of flip-flops: the D (Data) flip-flop and the JK flip-flop. The D flip-flop has a single input, $D$. The JK flip-flop has two inputs, $J$ and $K$.\n\nWhich of the following statements correctly describes the required input(s) for both flip-flop types to produce the transition $Q(t)=0 \\to Q(t+1)=1$?\n\nA. D Flip-Flop: The input $D$ must be 1. JK Flip-Flop: The inputs $(J, K)$ must be $(1, 0)$.\n\nB. D Flip-Flop: The input $D$ must be 1. JK Flip-Flop: The inputs $(J, K)$ can be either $(1, 0)$ or $(1, 1)$.\n\nC. D Flip-Flop: The input $D$ can be 0 or 1. JK Flip-Flop: The inputs $(J, K)$ must be $(1, 0)$.\n\nD. D Flip-Flop: The input $D$ must be 1. JK Flip-Flop: The inputs $(J, K)$ must be $(1, 1)$.\n\nE. D Flip-Flop: The input $D$ must be 0. JK Flip-Flop: The inputs $(J, K)$ can be either $(0, 0)$ or $(0, 1)$.", "solution": "A flip-flopâ€™s next-state function specifies $Q(t+1)$ in terms of its inputs and the present state $Q(t)$.\n\nFor the D flip-flop, the characteristic equation is:\n$$\nQ(t+1)=D.\n$$\nTo achieve the transition $Q(t)=0 \\to Q(t+1)=1$, we require:\n$$\nD=1.\n$$\n\nFor the JK flip-flop, the characteristic equation is:\n$$\nQ(t+1)=J\\,\\overline{Q(t)}+\\overline{K}\\,Q(t).\n$$\nGiven $Q(t)=0$, we have $\\overline{Q(t)}=1$ and $Q(t)=0$, so:\n$$\nQ(t+1)=J\\cdot 1+\\overline{K}\\cdot 0=J.\n$$\nThus, to obtain $Q(t+1)=1$, it is necessary and sufficient that:\n$$\nJ=1,\n$$\nwith $K$ arbitrary. This corresponds to the input pairs $(J,K)=(1,0)$ or $(1,1)$.\n\nCombining both results:\n- D flip-flop requires $D=1$.\n- JK flip-flop allows $(J,K)=(1,0)$ or $(1,1)$.\n\nTherefore, the correct option is B.", "answer": "$$\\boxed{B}$$", "id": "1936933"}, {"introduction": "Excitation tables are not just for memorization; they are powerful analytical tools. In this exercise, you will apply your knowledge of an SR flip-flop's behavior to a modified circuit with feedback connections. By analyzing how the current state dictates the future inputs, you can predict the circuit's overall function and see how a basic flip-flop can be repurposed into a different logical element.", "problem": "A standard clocked Set-Reset (SR) flip-flop has two inputs, $S$ and $R$, and an output $Q$. Its behavior is defined by its characteristic table, where $Q(t)$ is the present state and $Q(t+1)$ is the state after a clock pulse:\n\n- If $S=0$ and $R=0$, the flip-flop holds its state: $Q(t+1) = Q(t)$.\n- If $S=0$ and $R=1$, the flip-flop resets: $Q(t+1) = 0$.\n- If $S=1$ and $R=0$, the flip-flop sets: $Q(t+1) = 1$.\n- The input combination $S=1$ and $R=1$ is considered forbidden and is not used in normal operation.\n\nConsider a scenario where this SR flip-flop is modified. Its $S$ input is permanently connected to the complementary output $\\overline{Q}$, and its $R$ input is permanently connected to the main output $Q$. Thus, the effective inputs are always $S = \\overline{Q}(t)$ and $R = Q(t)$.\n\nAnalyze the behavior of this modified circuit. How will the output state $Q$ change on each subsequent clock pulse?\n\nA) The output $Q$ will be permanently held at 1.\n\nB) The output $Q$ will be permanently held at 0.\n\nC) The output $Q$ will hold its previous state, whatever it may be.\n\nD) The output $Q$ will toggle from its previous state.\n\nE) The inputs will enter the forbidden state, leading to an unstable or unpredictable output.", "solution": "Let the standard synchronous SR flip-flop have inputs $S$ and $R$ sampled at the active clock edge, with next-state behavior given by:\n- If $S=0$ and $R=0$, then $Q(t+1)=Q(t)$.\n- If $S=0$ and $R=1$, then $Q(t+1)=0$.\n- If $S=1$ and $R=0$, then $Q(t+1)=1$.\n- If $S=1$ and $R=1$, the condition is forbidden in normal operation.\n\nIn the modified circuit, the inputs are forced to $S=\\overline{Q}(t)$ and $R=Q(t)$. Evaluate the next state for each possible present state:\n1) If $Q(t)=0$, then $\\overline{Q}(t)=1$, hence $S=1$ and $R=0$. By the characteristic table, $Q(t+1)=1$.\n2) If $Q(t)=1$, then $\\overline{Q}(t)=0$, hence $S=0$ and $R=1$. By the characteristic table, $Q(t+1)=0$.\n\nTherefore, in all valid present states, the next state satisfies\n$$\nQ(t+1)=\\overline{Q}(t),\n$$\nwhich means the output toggles on every clock pulse. The forbidden input condition $S=1$ and $R=1$ would require $Q(t)=1$ and $\\overline{Q}(t)=1$ simultaneously, which cannot occur in a well-defined bistable, so the forbidden state is not entered.\n\nHence the behavior is a toggle on each clock, corresponding to option D.", "answer": "$$\\boxed{D}$$", "id": "1936988"}]}