{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731455629143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731455629143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labsim2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file labsim2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labSIM2_1 " "Found entity 1: labSIM2_1" {  } { { "labSIM2_1.sv" "" { Text "D:/repos/verilog/labSIM2/labSIM2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labsim2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labsim2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labSIM2_1 " "Found entity 1: tb_labSIM2_1" {  } { { "tb_labSIM2.sv" "" { Text "D:/repos/verilog/labSIM2/tb_labSIM2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_3 " "Found entity 1: lab6_3" {  } { { "lab6_3.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_1 " "Found entity 1: lab6_1" {  } { { "lab6_1.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_2 " "Found entity 1: lab6_2" {  } { { "lab6_2.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labsim2_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labsim2_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labSIM2_2 " "Found entity 1: tb_labSIM2_2" {  } { { "tb_labSIM2_2.sv" "" { Text "D:/repos/verilog/labSIM2/tb_labSIM2_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labsim2_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file labsim2_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labSIM2_3 " "Found entity 1: labSIM2_3" {  } { { "labSIM2_3.sv" "" { Text "D:/repos/verilog/labSIM2/labSIM2_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labsim2_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labsim2_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labSIM2_3 " "Found entity 1: tb_labSIM2_3" {  } { { "tb_labSIM2_3.sv" "" { Text "D:/repos/verilog/labSIM2/tb_labSIM2_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455637371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731455637371 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6_3.sv(40) " "Verilog HDL Instantiation warning at lab6_3.sv(40): instance has no name" {  } { { "lab6_3.sv" "" { Text "D:/repos/verilog/labSIM2/lab6_3.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1731455637372 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "tb_labSIM2 " "Top-level design entity \"tb_labSIM2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1731455637434 ""}
