# wig: testbench tests for highlow, verilog output
# date: 20030711
# Testcase located
MIXCFG output.generate.delta 1
MIXCFG output.delta sort,remove
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
#
MIXCFG macro.%LANGUAGE% verilog
MIXCFG variant Verilog
#!End
