$date
	Tue Apr 13 09:58:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_crossbar $end
$scope module my_xbar_1 $end
$var wire 1 ! clk $end
$var wire 64 " i_data_bus [63:0] $end
$var wire 8 # i_mux_bus [7:0] $end
$var wire 1 $ rst $end
$var wire 64 % w_dist_bus [63:0] $end
$var reg 64 & o_dist_bus [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
bx #
bx "
0!
$end
#1000
b0 %
b0 #
b0 "
1!
#2000
0!
#3000
b0 &
1!
#4000
0!
#5000
b100000101010000010000010110000001000001011100000100000110000000 %
b11100100 #
b100000101010000010000010110000001000001011100000100000110000000 "
1!
0$
#6000
0!
#7000
b100000100010000010000010010000001000001001100000100000101000000 %
b100000100010000010000010010000001000001001100000100000101000000 "
b100000101010000010000010110000001000001011100000100000110000000 &
1!
#8000
0!
#9000
b100000010100000010000001100000001000000111000000100000100000000 %
b100000100010000010000010010000001000001001100000100000101000000 &
b100000010100000010000001100000001000000111000000100000100000000 "
1!
#10000
0!
#11000
b11111110000000010000000000000001000000010000000100000010000000 %
b11111110000000010000000000000001000000010000000100000010000000 "
b100000010100000010000001100000001000000111000000100000100000000 &
1!
#12000
0!
#13000
b0 %
b11111110000000010000000000000001000000010000000100000010000000 &
b0 #
b0 "
1!
#14000
0!
#15000
b0 &
1!
#16000
0!
#17000
1!
#18000
0!
#19000
1!
#20000
0!
#21000
1!
#22000
0!
#23000
1!
#24000
0!
#25000
1!
#26000
0!
#27000
1!
#28000
0!
#29000
1!
#30000
0!
#31000
1!
#32000
0!
#33000
1!
#34000
0!
#35000
1!
#36000
0!
#37000
1!
#38000
0!
#39000
1!
#40000
0!
#41000
1!
#42000
0!
#43000
1!
#44000
0!
#45000
1!
#46000
0!
#47000
1!
#48000
0!
#49000
1!
#50000
0!
#51000
1!
#52000
0!
#53000
1!
#54000
0!
#55000
1!
#56000
0!
#57000
1!
#58000
0!
#59000
1!
#60000
0!
#61000
1!
#62000
0!
#63000
1!
#64000
0!
#65000
1!
#66000
0!
#67000
1!
#68000
0!
#69000
1!
#70000
0!
