
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354574000                       # Number of ticks simulated
final_tick                               2261605478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              199744808                       # Simulator instruction rate (inst/s)
host_op_rate                                199737064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              600744029                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739964                       # Number of bytes of host memory used
host_seconds                                     0.59                       # Real time elapsed on the host
sim_insts                                   117885379                       # Number of instructions simulated
sim_ops                                     117885379                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        52672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        58176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        36544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       439424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             643776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        52672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        36544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       351296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          351296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         6866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    148550091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    164072944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     19854812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    140788665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    103064522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1239301246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1815632280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    148550091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     19854812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    103064522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        271469425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       990755103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            990755103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       990755103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    148550091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    164072944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     19854812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    140788665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    103064522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1239301246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2806387383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138980500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151240000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61998000     75.52%     75.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5023                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.415225                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64928                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.926140                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.601267                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.813958                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130062                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30570                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25710                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56280                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56280                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56280                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56280                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5005                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5005                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5005                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5005                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61285                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61285                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61285                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61285                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085771                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085771                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076741                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081668                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081668                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081668                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081668                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3655                       # number of writebacks
system.cpu0.dcache.writebacks::total             3655                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338193                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.258259                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.619302                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.352661                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334817                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334817                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163684                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163684                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163684                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163684                       # number of overall hits
system.cpu0.icache.overall_hits::total         163684                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166167                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166167                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014943                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014943                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014943                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014943                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014943                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014943                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351623500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357409500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017766500     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.263577                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.370819                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.892757                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170646                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893093                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34988                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2251                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2251                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060447                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060447                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060447                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060447                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1269                       # number of writebacks
system.cpu1.dcache.writebacks::total             1269                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.423790                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.380093                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375828                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357146000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357310500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.198517                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.049323                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149195                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551095000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560528000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510003000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12731                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.810552                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.439164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.687917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.122635                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335328                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621333                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956661                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5823                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8498                       # number of writebacks
system.cpu3.dcache.writebacks::total             8498                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871209                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.433734                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.437475                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401238                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598511                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     10167                       # number of replacements
system.l2.tags.tagsinuse                 16118.138266                       # Cycle average of tags in use
system.l2.tags.total_refs                       67200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.609619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8686.836038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       692.544851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1329.980800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       227.065442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       495.716000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1055.470355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       790.723185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       463.110204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       243.054634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   664.753255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   426.246151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    72.463111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   164.215378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   286.112596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   519.846266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.530202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.042270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.081176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.013859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.030256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.064421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.048262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.028266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.014835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.040573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.026016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.017463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.031729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978210                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    427725                       # Number of tag accesses
system.l2.tags.data_accesses                   427725                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13423                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13423                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3150                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         1660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         3700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6519                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         4473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7584                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         1660                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         3700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5821                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17253                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1660                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3628                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1159                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1285                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         3700                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5821                       # number of overall hits
system.l2.overall_hits::total                   17253                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1504                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2175                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          909                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          571                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6898                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10091                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          823                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          909                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          110                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          780                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          571                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6898                       # number of overall misses
system.l2.overall_misses::total                 10091                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2065                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12719                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2065                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12719                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27344                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.818182                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.171776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.842767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.803813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.670571                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.331454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.086682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.133692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187461                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.224013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.170749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.235123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.222871                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.331454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.200353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.086682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.377724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.133692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.542338                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369039                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.331454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.200353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.086682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.377724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.133692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.542338                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369039                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5489                       # number of writebacks
system.l2.writebacks::total                      5489                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3679                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5489                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4288                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              159                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              55                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6424                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6380                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        30232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       995072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       995152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  995152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             20108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   20108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               20108                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33936                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28440                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62376                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301786                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166055                       # Number of instructions committed
system.switch_cpus0.committedOps               166055                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160248                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17165                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160248                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221002                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112999                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62640                       # number of memory refs
system.switch_cpus0.num_load_insts              34140                       # Number of load instructions
system.switch_cpus0.num_store_insts             28500                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231032.165513                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70753.834487                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234450                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765550                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22563                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96001     57.77%     59.50% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35100     21.12%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28780     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166167                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522803878                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655493281.579054                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867310596.420946                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191764                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808236                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522803764                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520450355.988966                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353408.011035                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523210957                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644765709.482690                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878445247.517310                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636372                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363628                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6895                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            448                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          210                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18548                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4761                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       556880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       225560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1364768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3008592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10167                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            66417                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.704934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56633     85.27%     85.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4955      7.46%     92.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2190      3.30%     96.03% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2636      3.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              66417                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016960                       # Number of seconds simulated
sim_ticks                                 16959967500                       # Number of ticks simulated
final_tick                               2278921971000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6897151                       # Simulator instruction rate (inst/s)
host_op_rate                                  6897143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              769346121                       # Simulator tick rate (ticks/s)
host_mem_usage                                 750204                       # Number of bytes of host memory used
host_seconds                                    22.04                       # Real time elapsed on the host
sim_insts                                   152044958                       # Number of instructions simulated
sim_ops                                     152044958                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        47296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       496128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     10676416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        11904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11329280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       496128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        569280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14336640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14336640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       166819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        224010                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             224010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       501888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       698115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3109440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2788685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     29252886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    629506867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       701888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1441512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             668001280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       501888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3109440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     29252886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       701888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33566102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       845322375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845322375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       845322375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       501888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       698115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3109440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2788685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     29252886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    629506867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       701888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1441512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1513323655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1035                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     368     36.84%     36.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      7.21%     44.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     17      1.70%     45.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     45.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    541     54.15%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 999                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      368     44.55%     44.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      8.72%     53.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      17      2.06%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.12%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     368     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  826                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             17114064000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 833000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46373000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         17166834500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.680222                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.826827                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  821     86.88%     86.88% # number of callpals executed
system.cpu0.kern.callpal::rdps                     36      3.81%     90.69% # number of callpals executed
system.cpu0.kern.callpal::rti                      88      9.31%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   945                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               90                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              312                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          470.906496                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              17580                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              312                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            56.346154                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   470.906496                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.919739                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.919739                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            90077                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           90077                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        27637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          27637                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          608                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          608                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          524                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          524                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        43123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           43123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        43123                       # number of overall hits
system.cpu0.dcache.overall_hits::total          43123                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          345                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           36                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           46                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          486                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           486                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          486                       # number of overall misses
system.cpu0.dcache.overall_misses::total          486                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        27982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        27982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        15627                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15627                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        43609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        43609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        43609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        43609                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012329                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009023                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009023                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.055901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.080702                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.080702                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011144                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011144                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011144                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011144                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          162                       # number of writebacks
system.cpu0.dcache.writebacks::total              162                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              567                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              81119                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              567                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.067019                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           284535                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          284535                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       141417                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         141417                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       141417                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          141417                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       141417                       # number of overall hits
system.cpu0.icache.overall_hits::total         141417                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          567                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          567                       # number of overall misses
system.cpu0.icache.overall_misses::total          567                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       141984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       141984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       141984                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       141984                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       141984                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       141984                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003993                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003993                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003993                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003993                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003993                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003993                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          567                       # number of writebacks
system.cpu0.icache.writebacks::total              567                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1039                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     269     38.48%     38.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     17      2.43%     40.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.14%     41.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    412     58.94%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 699                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      269     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      17      3.06%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.18%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     268     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  555                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             16336000500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 833000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22181000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         16359179000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.650485                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.793991                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.88%      2.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.27%      2.29% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  643     86.54%     88.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                     34      4.58%     93.41% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.13%     93.54% # number of callpals executed
system.cpu1.kern.callpal::rti                      38      5.11%     98.65% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.21%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   743                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 19                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.052632                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.575342                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65221000     43.51%     43.51% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            84678000     56.49%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5402                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          493.779445                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             107299                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5402                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.862829                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   493.779445                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.964413                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.964413                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           247892                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          247892                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        67335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          67335                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        46972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         46972                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          593                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          593                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       114307                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          114307                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       114307                       # number of overall hits
system.cpu1.dcache.overall_hits::total         114307                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3249                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3249                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2230                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2230                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          111                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5479                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5479                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5479                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5479                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        70584                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        70584                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        49202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        49202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       119786                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       119786                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       119786                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       119786                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046030                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.045323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045323                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.157670                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.157670                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.057143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.057143                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.045740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.045740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045740                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3855                       # number of writebacks
system.cpu1.dcache.writebacks::total             3855                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2966                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999122                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             502849                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2966                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.537761                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.004972                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.994150                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           667538                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          667538                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       329317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         329317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       329317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          329317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       329317                       # number of overall hits
system.cpu1.icache.overall_hits::total         329317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2968                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2968                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2968                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2968                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2968                       # number of overall misses
system.cpu1.icache.overall_misses::total         2968                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       332285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       332285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       332285                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       332285                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       332285                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       332285                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008932                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008932                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008932                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008932                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008932                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008932                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2966                       # number of writebacks
system.cpu1.icache.writebacks::total             2966                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     395                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     61697                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6511     40.31%     40.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.74%     41.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     17      0.11%     41.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     41.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9505     58.84%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               16153                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6140     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.96%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      17      0.14%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6139     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12416                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             16036165500     93.41%     93.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.05%     93.46% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 833000      0.00%     93.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     93.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1121284500      6.53%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         17166903500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.943020                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.645871                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.768650                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       397     88.03%     88.03% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.67%     88.69% # number of syscalls executed
system.cpu2.kern.syscall::6                         6      1.33%     90.02% # number of syscalls executed
system.cpu2.kern.syscall::17                       17      3.77%     93.79% # number of syscalls executed
system.cpu2.kern.syscall::45                        6      1.33%     95.12% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.22%     95.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.22%     95.57% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.22%     95.79% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      2.22%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      1.11%     99.11% # number of syscalls executed
system.cpu2.kern.syscall::144                       2      0.44%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.22%     99.78% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.22%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   451                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  347      0.63%      0.64% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.02%      0.66% # number of callpals executed
system.cpu2.kern.callpal::swpipl                14492     26.42%     27.08% # number of callpals executed
system.cpu2.kern.callpal::rdps                    628      1.14%     28.22% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     28.22% # number of callpals executed
system.cpu2.kern.callpal::rti                    1524      2.78%     31.00% # number of callpals executed
system.cpu2.kern.callpal::callsys                 475      0.87%     31.87% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.01%     31.87% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37367     68.12%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 54851                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1870                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1039                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1038                      
system.cpu2.kern.mode_good::user                 1039                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.555080                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.713991                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6856797500     38.21%     38.21% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         11088756000     61.79%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     347                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           315024                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.186902                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8805440                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           315024                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.951648                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.163901                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.023001                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004226                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.992232                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996459                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18629244                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18629244                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4721708                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4721708                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3909620                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3909620                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       103105                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       103105                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       106878                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       106878                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      8631328                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8631328                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      8631328                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8631328                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185090                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       126546                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       126546                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3899                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3899                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           67                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       311636                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        311636                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       311636                       # number of overall misses
system.cpu2.dcache.overall_misses::total       311636                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      4906798                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4906798                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4036166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4036166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       107004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       107004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       106945                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       106945                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      8942964                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8942964                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      8942964                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8942964                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.037721                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037721                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.031353                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031353                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.036438                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036438                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000626                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000626                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.034847                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034847                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.034847                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034847                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       191136                       # number of writebacks
system.cpu2.dcache.writebacks::total           191136                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           214547                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           32672885                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           214547                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           152.287774                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     4.047127                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.952873                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007905                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.992095                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          312                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         65965089                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        65965089                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     32660724                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       32660724                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     32660724                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        32660724                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     32660724                       # number of overall hits
system.cpu2.icache.overall_hits::total       32660724                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       214547                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       214547                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       214547                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        214547                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       214547                       # number of overall misses
system.cpu2.icache.overall_misses::total       214547                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     32875271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     32875271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     32875271                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     32875271                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     32875271                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     32875271                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.006526                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006526                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.006526                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006526                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.006526                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006526                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       214547                       # number of writebacks
system.cpu2.icache.writebacks::total           214547                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       487                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     145     32.58%     32.58% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     17      3.82%     36.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.67%     37.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    280     62.92%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 445                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      145     46.93%     46.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      17      5.50%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.97%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     144     46.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  309                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             16550594500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 833000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               14038000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         16565817000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.514286                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.694382                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.64%      0.64% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  407     87.34%     87.98% # number of callpals executed
system.cpu3.kern.callpal::rdps                     37      7.94%     95.92% # number of callpals executed
system.cpu3.kern.callpal::rti                      19      4.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   466                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               22                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              708                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          444.619252                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4668                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              708                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.593220                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   444.619252                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.868397                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868397                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            37568                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           37568                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        10213                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          10213                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6833                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6833                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          100                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          100                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           88                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           88                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        17046                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           17046                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        17046                       # number of overall hits
system.cpu3.dcache.overall_hits::total          17046                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          681                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          681                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          313                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          313                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           36                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          994                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           994                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          994                       # number of overall misses
system.cpu3.dcache.overall_misses::total          994                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        10894                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        10894                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         7146                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         7146                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        18040                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        18040                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        18040                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        18040                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.062511                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062511                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.043801                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.043801                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.270073                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.270073                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.290323                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.290323                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.055100                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055100                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.055100                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055100                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          383                       # number of writebacks
system.cpu3.dcache.writebacks::total              383                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1164                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              64380                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1164                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.309278                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           108484                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          108484                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        52496                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          52496                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        52496                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           52496                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        52496                       # number of overall hits
system.cpu3.icache.overall_hits::total          52496                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1164                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1164                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1164                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1164                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1164                       # number of overall misses
system.cpu3.icache.overall_misses::total         1164                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        53660                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        53660                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        53660                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        53660                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        53660                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        53660                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.021692                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021692                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.021692                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021692                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.021692                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021692                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1164                       # number of writebacks
system.cpu3.icache.writebacks::total             1164                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1957                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1957                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133246                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133246                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9031                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8383639                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               131114                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131114                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180026                       # Number of tag accesses
system.iocache.tags.data_accesses             1180026                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          298                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              298                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          298                       # number of demand (read+write) misses
system.iocache.demand_misses::total               298                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          298                       # number of overall misses
system.iocache.overall_misses::total              298                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          298                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            298                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          298                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             298                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          298                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            298                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    176945                       # number of replacements
system.l2.tags.tagsinuse                 16213.067137                       # Cycle average of tags in use
system.l2.tags.total_refs                      714181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    176945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.036175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8899.117375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        79.129410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        75.724347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         6.475569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        15.572830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        62.863521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        23.643285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        72.497258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        12.787455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    30.062798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    23.335981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    81.399038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    99.087050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1692.409625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4909.584849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    92.133888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    37.242857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.543159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.004622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.004425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.103296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.299657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.005623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989567                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993225                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8287274                       # Number of tag accesses
system.l2.tags.data_accesses                  8287274                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       195536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           195536                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       165476                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           165476                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        36071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37992                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       206783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             210338                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       110616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            113452                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2143                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       206783                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       146687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          978                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          396                       # number of demand (read+write) hits
system.l2.demand_hits::total                   361782                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          434                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          157                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2143                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4204                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       206783                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       146687                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          978                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          396                       # number of overall hits
system.l2.overall_hits::total                  361782                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                150                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               63                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        90318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90786                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8907                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        76627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77467                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          740                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7764                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       166945                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          383                       # number of demand (read+write) misses
system.l2.demand_misses::total                 177160                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          133                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          185                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          824                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          740                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7764                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       166945                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          186                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          383                       # number of overall misses
system.l2.overall_misses::total                177160                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       195536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       195536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       165476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       165476                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              173                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       126389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       214547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         219245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       187243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        190919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2967                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4944                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       214547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       313632                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1164                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               538942                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2967                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4944                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       214547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       313632                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1164                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              538942                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.903614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.551724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867052                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.578947                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807692                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.837209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.112264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.714603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.858407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.704981                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.234568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.277722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.036188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.159794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040626                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.498328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.177762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.409238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.341772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.405758                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.234568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.540936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.277722                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149676                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.036188                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.532296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.159794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.491656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328718                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.234568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.540936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.277722                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149676                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.036188                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.532296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.159794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.491656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328718                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                93194                       # number of writebacks
system.l2.writebacks::total                     93194                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1659                       # Transaction distribution
system.membus.trans_dist::ReadResp              88331                       # Transaction distribution
system.membus.trans_dist::WriteReq               2430                       # Transaction distribution
system.membus.trans_dist::WriteResp              2430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       224010                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80948                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              453                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            174                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             338                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90762                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       130816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       393044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       393044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       529278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       537456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 930500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8391296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8391296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9031                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17294656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17303687                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25694983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            618222                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  618222    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              618222                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               28913                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              16575                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               45488                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              16037                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          16037                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                34333831                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             141984                       # Number of instructions committed
system.switch_cpus0.committedOps               141984                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       136277                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              10904                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         9583                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              136277                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       177143                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       106202                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                45650                       # number of memory refs
system.switch_cpus0.num_load_insts              29057                       # Number of load instructions
system.switch_cpus0.num_store_insts             16593                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      34190135.744728                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      143695.255272                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004185                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995815                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22646                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          600      0.42%      0.42% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            88824     62.56%     62.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             213      0.15%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           30916     21.77%     84.91% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          16627     11.71%     96.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4804      3.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            141984                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               71158                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              49901                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              121059                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             177522                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         177643                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                32717929                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             332128                       # Number of instructions committed
system.switch_cpus1.committedOps               332128                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       321287                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               9149                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        34926                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              321287                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_int_register_reads       439360                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       232596                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               121407                       # number of memory refs
system.switch_cpus1.num_load_insts              71417                       # Number of load instructions
system.switch_cpus1.num_store_insts             49990                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      32397319.689168                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      320609.310832                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.009799                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.990201                       # Percentage of idle cycles
system.switch_cpus1.Branches                    47023                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5648      1.70%      1.70% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           198057     59.60%     61.30% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             267      0.08%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           72571     21.84%     83.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          50271     15.13%     98.37% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          5422      1.63%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            332285                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             4974542                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3743                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3250443                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4145644                       # DTB write hits
system.switch_cpus2.dtb.write_misses              963                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        2773658                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             9120186                       # DTB hits
system.switch_cpus2.dtb.data_misses              4706                       # DTB misses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         6024101                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           22403748                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1979                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       22405727                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                34334229                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           32870541                       # Number of instructions committed
system.switch_cpus2.committedOps             32870541                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     28651521                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       3851703                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1046073                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      2950227                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            28651521                       # number of integer instructions
system.switch_cpus2.num_fp_insts              3851703                       # number of float instructions
system.switch_cpus2.num_int_register_reads     41680508                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     20136051                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      2564736                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      2564220                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              9166464                       # number of memory refs
system.switch_cpus2.num_load_insts            5018781                       # Number of load instructions
system.switch_cpus2.num_store_insts           4147683                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1055793.964605                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      33278435.035395                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.969250                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.030750                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4174891                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      2321793      7.06%      7.06% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         18242102     55.49%     62.55% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          533418      1.62%     64.17% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1282192      3.90%     68.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     68.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         767567      2.33%     70.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         255850      0.78%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         5145674     15.65%     86.84% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4150789     12.63%     99.47% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        175787      0.53%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          32875271                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               11018                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7302                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               18320                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               5476                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           5476                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                33131656                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              53658                       # Number of instructions committed
system.switch_cpus3.committedOps                53658                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        51575                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2206                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         4530                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               51575                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        70625                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        39060                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                18367                       # number of memory refs
system.switch_cpus3.num_load_insts              11037                       # Number of load instructions
system.switch_cpus3.num_store_insts              7330                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      33079264.515039                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      52391.484961                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001581                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998419                       # Percentage of idle cycles
system.switch_cpus3.Branches                     7675                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          369      0.69%      0.69% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            32506     60.58%     61.27% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             145      0.27%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.02%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           11292     21.04%     82.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           7336     13.67%     96.27% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          2001      3.73%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             53660                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1082803                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       509008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       115397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3074                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1253                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1659                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            414353                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2430                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       195536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       165476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97342                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           128879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          128879                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        219246                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       193448                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       591546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       925191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1550758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        53056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        39823                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       328000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       599640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     24127936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     32426292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       113216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        86508                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               57774471                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          439173                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1526065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.183038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.592991                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1356845     88.91%     88.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 103181      6.76%     95.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  22004      1.44%     97.11% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  44001      2.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     34      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1526065                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.462917                       # Number of seconds simulated
sim_ticks                                462917321500                       # Number of ticks simulated
final_tick                               2741839292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1684493                       # Simulator instruction rate (inst/s)
host_op_rate                                  1684493                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              282671355                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757536                       # Number of bytes of host memory used
host_seconds                                  1637.65                       # Real time elapsed on the host
sim_insts                                  2758613727                       # Number of instructions simulated
sim_ops                                    2758613727                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       696192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     28164608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       382976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     10770944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      5621312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     43117632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1176448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     23853952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113784064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       696192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       382976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      5621312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1176448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7876928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71528000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71528000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        10878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       440072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         5984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       168296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        87833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       673713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        18382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       372718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1777876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1117625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1117625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1503923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     60841551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       827310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     23267533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12143231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     93143268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2541378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     51529616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             245797810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1503923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       827310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12143231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2541378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17015842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       154515713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154515713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       154515713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1503923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     60841551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       827310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     23267533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12143231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     93143268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2541378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     51529616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            400313523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     433                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     94946                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6603     36.23%     36.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    150      0.82%     37.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    474      2.60%     39.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    145      0.80%     40.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  10855     59.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               18227                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6602     47.73%     47.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     150      1.08%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     474      3.43%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     145      1.05%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6462     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                13833                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            461916317500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11250000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               23226000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               28816000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              931861000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        462911470500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999849                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.595302                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.758929                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::17                       37     80.43%     80.43% # number of syscalls executed
system.cpu0.kern.syscall::71                        4      8.70%     89.13% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      8.70%     97.83% # number of syscalls executed
system.cpu0.kern.syscall::75                        1      2.17%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    46                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   65      0.33%      0.33% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  210      1.07%      1.40% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      1.40% # number of callpals executed
system.cpu0.kern.callpal::swpipl                15331     77.81%     79.21% # number of callpals executed
system.cpu0.kern.callpal::rdps                    988      5.01%     84.23% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     84.23% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     84.24% # number of callpals executed
system.cpu0.kern.callpal::rti                    2129     10.81%     95.04% # number of callpals executed
system.cpu0.kern.callpal::callsys                 139      0.71%     95.75% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.01%     95.75% # number of callpals executed
system.cpu0.kern.callpal::rdunique                837      4.25%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 19703                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2336                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1552                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1551                      
system.cpu0.kern.mode_good::user                 1552                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.663955                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.798097                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      301805608500     62.86%     62.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        178296313000     37.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     210                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2544068                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          454.211394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           93606505                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2544068                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.794026                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   454.211394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.887132                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.887132                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        194870873                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       194870873                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     72176344                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       72176344                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21398876                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21398876                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17098                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        18447                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18447                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     93575220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93575220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     93575220                       # number of overall hits
system.cpu0.dcache.overall_hits::total       93575220                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1529049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1529049                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1017664                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1017664                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2927                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2927                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1296                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1296                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2546713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2546713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2546713                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2546713                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     73705393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     73705393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     22416540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     22416540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        19743                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19743                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     96121933                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96121933                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     96121933                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96121933                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.020745                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020745                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.045398                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045398                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.146167                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.146167                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.065644                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.065644                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.026495                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026495                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026495                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026495                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2141647                       # number of writebacks
system.cpu0.dcache.writebacks::total          2141647                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            52935                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          350452819                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            52935                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6620.436743                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        724140215                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       724140215                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    361990705                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      361990705                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    361990705                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       361990705                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    361990705                       # number of overall hits
system.cpu0.icache.overall_hits::total      361990705                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        52935                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        52935                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        52935                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         52935                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        52935                       # number of overall misses
system.cpu0.icache.overall_misses::total        52935                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    362043640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    362043640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    362043640                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    362043640                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    362043640                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    362043640                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000146                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000146                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        52935                       # number of writebacks
system.cpu0.icache.writebacks::total            52935                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     247                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    183558                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2328     26.91%     26.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    474      5.48%     32.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    142      1.64%     34.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5707     65.97%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8651                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2327     45.21%     45.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     474      9.21%     54.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     142      2.76%     57.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2204     42.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5147                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            463146454500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               23226000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               23579500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              325036000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        463518296000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999570                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.386192                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.594960                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                         2     66.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   43      0.39%      0.46% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.01%      0.47% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7377     67.47%     67.94% # number of callpals executed
system.cpu1.kern.callpal::rdps                    958      8.76%     76.70% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.01%     76.71% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     76.72% # number of callpals executed
system.cpu1.kern.callpal::rti                     658      6.02%     82.74% # number of callpals executed
system.cpu1.kern.callpal::callsys                  38      0.35%     83.09% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     83.10% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1848     16.90%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10933                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              444                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                409                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                257                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                414                      
system.cpu1.kern.mode_good::user                  409                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.932432                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.015564                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.745045                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         349325000      0.07%      0.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        341506002500     71.19%     71.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        137872082000     28.74%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      43                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          3543475                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.392966                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          164969859                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3543475                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.555954                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.392966                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.971471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        340632404                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       340632404                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    137196414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      137196414                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     27794596                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      27794596                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2951                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2951                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3074                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    164991010                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       164991010                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    164991010                       # number of overall hits
system.cpu1.dcache.overall_hits::total      164991010                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1230369                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1230369                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      2314803                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2314803                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          739                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          739                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          590                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          590                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3545172                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3545172                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3545172                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3545172                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    138426783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    138426783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     30109399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     30109399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    168536182                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    168536182                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    168536182                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    168536182                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008888                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.076880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.076880                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.200271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.161026                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.161026                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021035                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      3258272                       # number of writebacks
system.cpu1.dcache.writebacks::total          3258272                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            51716                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          648498062                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51716                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12539.602096                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1367980276                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1367980276                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    683912564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      683912564                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    683912564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       683912564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    683912564                       # number of overall hits
system.cpu1.icache.overall_hits::total      683912564                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        51716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51716                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        51716                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51716                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        51716                       # number of overall misses
system.cpu1.icache.overall_misses::total        51716                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    683964280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    683964280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    683964280                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    683964280                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    683964280                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    683964280                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000076                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000076                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        51716                       # number of writebacks
system.cpu1.icache.writebacks::total            51716                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     156                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    275928                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    8031     37.83%     37.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     27      0.13%     37.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    474      2.23%     40.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     67      0.32%     40.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  12630     59.49%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               21229                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     8027     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      27      0.16%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     474      2.85%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      67      0.40%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    8030     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                16625                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            461880007000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1930500      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               23226000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                8577000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1003572500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        462917313000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999502                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.635788                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.783127                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.27%      0.27% # number of syscalls executed
system.cpu2.kern.syscall::3                       114     31.32%     31.59% # number of syscalls executed
system.cpu2.kern.syscall::4                        12      3.30%     34.89% # number of syscalls executed
system.cpu2.kern.syscall::6                        33      9.07%     43.96% # number of syscalls executed
system.cpu2.kern.syscall::17                       32      8.79%     52.75% # number of syscalls executed
system.cpu2.kern.syscall::19                       32      8.79%     61.54% # number of syscalls executed
system.cpu2.kern.syscall::45                       32      8.79%     70.33% # number of syscalls executed
system.cpu2.kern.syscall::71                       51     14.01%     84.34% # number of syscalls executed
system.cpu2.kern.syscall::73                       34      9.34%     93.68% # number of syscalls executed
system.cpu2.kern.syscall::74                       23      6.32%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   364                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  369      0.21%      0.21% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  301      0.17%      0.39% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.39% # number of callpals executed
system.cpu2.kern.callpal::swpipl                18031     10.46%     10.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1190      0.69%     11.54% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     11.54% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     3      0.00%     11.54% # number of callpals executed
system.cpu2.kern.callpal::rti                    2648      1.54%     13.08% # number of callpals executed
system.cpu2.kern.callpal::callsys                 793      0.46%     13.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     13.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique             149100     86.46%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                172441                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2949                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2543                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2543                      
system.cpu2.kern.mode_good::user                 2543                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.862326                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.926074                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       60542187500     13.08%     13.08% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        402375125500     86.92%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     301                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4122017                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.618789                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          208685006                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4122017                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            50.626915                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.618789                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995349                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995349                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        429695578                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       429695578                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    154373024                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      154373024                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     54039414                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      54039414                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       118381                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       118381                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       122103                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       122103                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    208412438                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       208412438                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    208412438                       # number of overall hits
system.cpu2.dcache.overall_hits::total      208412438                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2536222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2536222                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1588254                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1588254                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5144                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5144                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1258                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1258                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4124476                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4124476                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4124476                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4124476                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    156909246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    156909246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     55627668                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     55627668                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       123525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       123525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       123361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       123361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    212536914                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    212536914                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    212536914                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    212536914                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016164                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016164                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028552                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028552                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.041643                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.041643                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010198                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010198                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.019406                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019406                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.019406                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019406                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3555102                       # number of writebacks
system.cpu2.dcache.writebacks::total          3555102                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           452837                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          811142800                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           452837                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1791.246740                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1623680703                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1623680703                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    811161096                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      811161096                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    811161096                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       811161096                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    811161096                       # number of overall hits
system.cpu2.icache.overall_hits::total      811161096                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       452837                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       452837                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       452837                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        452837                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       452837                       # number of overall misses
system.cpu2.icache.overall_misses::total       452837                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    811613933                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    811613933                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    811613933                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    811613933                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    811613933                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    811613933                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000558                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000558                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000558                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000558                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000558                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000558                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       452837                       # number of writebacks
system.cpu2.icache.writebacks::total           452837                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     232                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    268096                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    4818     34.35%     34.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    474      3.38%     37.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    277      1.97%     39.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8458     60.30%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               14027                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     4815     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     474      4.58%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     277      2.68%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4788     46.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                10354                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            462830601500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               23226000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               32795500      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              631484500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        463518107500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999377                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.566091                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.738148                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::4                         3     15.00%     15.00% # number of syscalls executed
system.cpu3.kern.syscall::17                        9     45.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::45                        1      5.00%     65.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        5     25.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::75                        1      5.00%     95.00% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      5.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    20                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   53      0.30%      0.30% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  280      1.58%      1.87% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      1.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                12003     67.58%     69.46% # number of callpals executed
system.cpu3.kern.callpal::rdps                    976      5.49%     74.95% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     3      0.02%     74.97% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     4      0.02%     74.99% # number of callpals executed
system.cpu3.kern.callpal::rti                    1390      7.83%     82.82% # number of callpals executed
system.cpu3.kern.callpal::callsys                 226      1.27%     84.09% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     84.10% # number of callpals executed
system.cpu3.kern.callpal::rdunique               2825     15.90%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 17762                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1670                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1155                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1155                      
system.cpu3.kern.mode_good::user                 1155                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.691617                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.817699                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      106944332500     22.27%     22.27% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        373204664500     77.73%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     280                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          4169476                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.770243                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          187810626                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4169476                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            45.044180                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.770243                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.985879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        388146532                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       388146532                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    151915605                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      151915605                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     35871827                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      35871827                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        11850                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        11850                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12651                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12651                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    187787432                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       187787432                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    187787432                       # number of overall hits
system.cpu3.dcache.overall_hits::total      187787432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1713827                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1713827                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2458480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2458480                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1843                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1843                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          973                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          973                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4172307                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4172307                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4172307                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4172307                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    153629432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    153629432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     38330307                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38330307                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        13693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        13693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        13624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    191959739                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    191959739                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    191959739                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    191959739                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.011156                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011156                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.064139                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.064139                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.134594                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.134594                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.071418                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.071418                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021735                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021735                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021735                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021735                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      3690715                       # number of writebacks
system.cpu3.dcache.writebacks::total          3690715                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           116238                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          708120460                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           116238                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6091.987646                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1499191008                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1499191008                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    749421147                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      749421147                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    749421147                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       749421147                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    749421147                       # number of overall hits
system.cpu3.icache.overall_hits::total      749421147                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       116238                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       116238                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       116238                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        116238                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       116238                       # number of overall misses
system.cpu3.icache.overall_misses::total       116238                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    749537385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    749537385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    749537385                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    749537385                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    749537385                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    749537385                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000155                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000155                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       116238                       # number of writebacks
system.cpu3.icache.writebacks::total           116238                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  96                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   835584                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        108                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1234                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1234                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17053                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17053                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   36574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1651                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        28389                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       835936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       835936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   864325                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                13100                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13100                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               117900                       # Number of tag accesses
system.iocache.tags.data_accesses              117900                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        13056                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        13056                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13056                       # number of writebacks
system.iocache.writebacks::total                13056                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1813663                       # number of replacements
system.l2.tags.tagsinuse                 15664.213380                       # Cycle average of tags in use
system.l2.tags.total_refs                    18334244                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1813663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.108959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7411.657972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.158656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         2.685363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.159168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.403320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.328310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.983164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.211364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   100.842191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1629.289622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    84.740862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   936.123087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   810.427806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2490.251021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   183.248367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2008.703105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.452372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.099444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.057136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.049465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.151993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.011185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.122602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956068                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11500                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981689                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 247472693                       # Number of tag accesses
system.l2.tags.data_accesses                247472693                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     12645736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12645736                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       488818                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           488818                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  506                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                154                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       808854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      2208744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      1202974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      2306400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6526972                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        42057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        45732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       365004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        97845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             550638                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1294822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1165663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2243581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1488298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6192364                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        42057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2103676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        45732                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3374407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       365004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      3446555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        97845                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      3794698                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13269974                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        42057                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2103676                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        45732                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3374407                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       365004                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      3446555                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        97845                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      3794698                       # number of overall hits
system.l2.overall_hits::total                13269974                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1227                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          390                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          473                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          833                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2923                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          460                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              959                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       206116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       105380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       383202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       149896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              844594                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        10878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         5984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        87833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        18393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           123088                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       234026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        62919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       290557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       222829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          810331                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        10878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       440142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         5984                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       168299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        87833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       673759                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        18393                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       372725                       # number of demand (read+write) misses
system.l2.demand_misses::total                1778013                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        10878                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       440142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         5984                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       168299                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        87833                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       673759                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        18393                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       372725                       # number of overall misses
system.l2.overall_misses::total               1778013                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     12645736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12645736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       488818                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       488818                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          647                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3429                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          521                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          197                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1014970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      2314124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1586176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      2456296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7371566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        52935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        51716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       452837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       116238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         673726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1528848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1228582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2534138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1711127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7002695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        52935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2543818                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        51716                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      3542706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       452837                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4120314                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       116238                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4167423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15047987                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        52935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2543818                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        51716                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      3542706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       452837                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4120314                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       116238                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4167423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15047987                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.858042                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.906977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.731066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.903471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.852435                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.882917                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.951351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.695238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.898477                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.861635                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.203076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.045538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.241589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.061025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.114575                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.205497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.115709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.193962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.158236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182697                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.153073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.051213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.114657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.130224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115717                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.205497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.173024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.115709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.047506                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.193962                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.163521                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.158236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.089438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118156                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.205497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.173024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.115709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.047506                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.193962                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.163521                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.158236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.089438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118156                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1104569                       # number of writebacks
system.l2.writebacks::total                   1104569                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1190                       # Transaction distribution
system.membus.trans_dist::ReadResp             934653                       # Transaction distribution
system.membus.trans_dist::WriteReq               3997                       # Transaction distribution
system.membus.trans_dist::WriteResp              3997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1117625                       # Transaction distribution
system.membus.trans_dist::CleanEvict           644389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5730                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3963                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3998                       # Transaction distribution
system.membus.trans_dist::ReadExReq            845993                       # Transaction distribution
system.membus.trans_dist::ReadExResp           844478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        933463                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13056                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        13056                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        39256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        39256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        10374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5319958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5330332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5369588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       838400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       838400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        28389                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    184477824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    184506213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               185344613                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3569471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3569471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3569471                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            73717578                       # DTB read hits
system.switch_cpus0.dtb.read_misses             38785                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        73001619                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           22438494                       # DTB write hits
system.switch_cpus0.dtb.write_misses            35381                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       20772597                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            96156072                       # DTB hits
system.switch_cpus0.dtb.data_misses             74166                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        93774216                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          356874045                       # ITB hits
system.switch_cpus0.itb.fetch_misses              310                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      356874355                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               925835076                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          361969474                       # Number of instructions committed
system.switch_cpus0.committedOps            361969474                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    284245321                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      89910492                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2730339                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     33381550                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           284245321                       # number of integer instructions
system.switch_cpus0.num_fp_insts             89910492                       # number of float instructions
system.switch_cpus0.num_int_register_reads    489158257                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    205403870                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    105917514                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     76402575                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             96240291                       # number of memory refs
system.switch_cpus0.num_load_insts           73765104                       # Number of load instructions
system.switch_cpus0.num_store_insts          22475187                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      563791389.676059                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      362043686.323941                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.391046                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.608954                       # Percentage of idle cycles
system.switch_cpus0.Branches                 37895232                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     19802259      5.47%      5.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        186267735     51.45%     56.92% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          118908      0.03%     56.95% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       38154228     10.54%     67.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        9971131      2.75%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        2455301      0.68%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       7088267      1.96%     72.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         789585      0.22%     73.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        282316      0.08%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        73797155     20.38%     93.56% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       22477509      6.21%     99.77% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        839246      0.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         362043640                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           138412962                       # DTB read hits
system.switch_cpus1.dtb.read_misses             59200                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       138266939                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           30113613                       # DTB write hits
system.switch_cpus1.dtb.write_misses           112519                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       30107028                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           168526575                       # DTB hits
system.switch_cpus1.dtb.data_misses            171719                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       168373967                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          683130832                       # ITB hits
system.switch_cpus1.itb.fetch_misses              290                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      683131122                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               927036915                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          683792561                       # Number of instructions committed
system.switch_cpus1.committedOps            683792561                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    557832972                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     141407803                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2793270                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     78901095                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           557832972                       # number of integer instructions
system.switch_cpus1.num_fp_insts            141407803                       # number of float instructions
system.switch_cpus1.num_int_register_reads    901459943                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    408446209                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    149601352                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    118953777                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            168716557                       # number of memory refs
system.switch_cpus1.num_load_insts          138489673                       # Number of load instructions
system.switch_cpus1.num_store_insts          30226884                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      242184409.391792                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      684852505.608208                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.738754                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.261246                       # Percentage of idle cycles
system.switch_cpus1.Branches                 84045961                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     40918777      5.98%      5.98% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        389793479     56.99%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           74953      0.01%     62.98% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       57007914      8.33%     71.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       18608271      2.72%     74.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1306      0.00%     74.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       6602867      0.97%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          22886      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        447640      0.07%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       138496274     20.25%     95.32% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       30226919      4.42%     99.74% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1762994      0.26%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         683964280                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           156872392                       # DTB read hits
system.switch_cpus2.dtb.read_misses             59602                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       155894091                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           55753250                       # DTB write hits
system.switch_cpus2.dtb.write_misses            36012                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       53905877                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           212625642                       # DTB hits
system.switch_cpus2.dtb.data_misses             95614                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       209799968                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          805046228                       # ITB hits
system.switch_cpus2.itb.fetch_misses             7322                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      805053550                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               925834799                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          811518318                       # Number of instructions committed
system.switch_cpus2.committedOps            811518318                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    637960378                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     175668773                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            7848198                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     74889668                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           637960378                       # number of integer instructions
system.switch_cpus2.num_fp_insts            175668773                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1057421206                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    464909800                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    205813464                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    149535999                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            212883716                       # number of memory refs
system.switch_cpus2.num_load_insts          157092658                       # Number of load instructions
system.switch_cpus2.num_store_insts          55791058                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      114213558.028347                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      811621240.971653                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.876637                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.123363                       # Percentage of idle cycles
system.switch_cpus2.Branches                 85713864                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     56163661      6.92%      6.92% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        420664727     51.83%     58.75% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         3285152      0.40%     59.16% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       78195710      9.63%     68.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       19035043      2.35%     71.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2158206      0.27%     71.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      16103443      1.98%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1404110      0.17%     73.56% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        310554      0.04%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       157242933     19.37%     92.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       55793405      6.87%     99.85% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1256989      0.15%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         811613933                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           153614018                       # DTB read hits
system.switch_cpus3.dtb.read_misses            134631                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       153262601                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           38344517                       # DTB write hits
system.switch_cpus3.dtb.write_misses           114338                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       37636251                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           191958535                       # DTB hits
system.switch_cpus3.dtb.data_misses            248969                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       190898852                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          746608759                       # ITB hits
system.switch_cpus3.itb.fetch_misses              731                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      746609490                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               927036900                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          749288416                       # Number of instructions committed
system.switch_cpus3.committedOps            749288416                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    608579230                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     158546394                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            3507493                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     83078758                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           608579230                       # number of integer instructions
system.switch_cpus3.num_fp_insts            158546394                       # number of float instructions
system.switch_cpus3.num_int_register_reads    990063394                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    441667265                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    169141369                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    133532664                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            192238142                       # number of memory refs
system.switch_cpus3.num_load_insts          153777760                       # Number of load instructions
system.switch_cpus3.num_store_insts          38460382                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      176525692.903988                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      750511207.096012                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.809581                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.190419                       # Percentage of idle cycles
system.switch_cpus3.Branches                 89020506                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     45339399      6.05%      6.05% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        415823784     55.48%     61.53% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          310404      0.04%     61.57% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       63578830      8.48%     70.05% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       19787217      2.64%     72.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         297776      0.04%     72.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult       8804490      1.17%     73.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         260567      0.03%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        505232      0.07%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       153798809     20.52%     94.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       38461230      5.13%     99.66% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2569647      0.34%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         749537385                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     30129926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14903517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       494436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          70423                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        50379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        20044                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1190                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7695036                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3997                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12645736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       488818                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1598422                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6120                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7373081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7373081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        673726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7020120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       134714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7629592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       121296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10607876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1285789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12340884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       294471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12483056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44897678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5233856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    300112628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4453120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    435435642                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     53308928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    491725928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     11406912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    503246159                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1804923173                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1839863                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         31974976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31239224     97.70%     97.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 388707      1.22%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 195953      0.61%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 147932      0.46%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3160      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31974976                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013278                       # Number of seconds simulated
sim_ticks                                 13278311500                       # Number of ticks simulated
final_tick                               2755117604000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              254898329                       # Simulator instruction rate (inst/s)
host_op_rate                                254897777                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1220283218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 758688                       # Number of bytes of host memory used
host_seconds                                    10.88                       # Real time elapsed on the host
sim_insts                                  2773622453                       # Number of instructions simulated
sim_ops                                    2773622453                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       156288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       652480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       105216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       120768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       963392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        80448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       561856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2666432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       156288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       120768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        383488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1782208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1782208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        15053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         8779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               41663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     11770171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     49138778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1956875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      7923899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      9095132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     72553803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6058602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     42313814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200811075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     11770171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1956875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      9095132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6058602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28880781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       134219475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134219475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       134219475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     11770171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     49138778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1956875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      7923899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      9095132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     72553803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6058602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     42313814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            335030550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4842                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1725     44.71%     44.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    119      3.08%     47.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     14      0.36%     48.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.44%     48.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1983     51.40%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3858                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1721     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     119      3.33%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      14      0.39%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.48%     52.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1707     47.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3578                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             12774707000     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8925000      0.07%     97.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 686000      0.01%     97.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2725000      0.02%     97.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              288975000      2.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         13076018000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997681                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.860817                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.927424                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     12.50%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::54                        1     12.50%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     12.50%     87.50% # number of syscalls executed
system.cpu0.kern.syscall::75                        1     12.50%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     8                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   43      1.07%      1.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   70      1.74%      2.81% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.05%      2.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3465     86.04%     88.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                     52      1.29%     90.19% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     4      0.10%     90.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     5      0.12%     90.41% # number of callpals executed
system.cpu0.kern.callpal::rti                     244      6.06%     96.47% # number of callpals executed
system.cpu0.kern.callpal::callsys                  68      1.69%     98.16% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.12%     98.29% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 69      1.71%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4027                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              315                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 99                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.314286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.476998                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       12136795500     93.33%     93.33% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           867981000      6.67%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      70                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            24555                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          471.278442                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             766038                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            25013                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.625595                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.278442                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.920466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.920466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1511786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1511786                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       471867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         471867                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       235724                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        235724                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4500                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4500                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4698                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       707591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          707591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       707591                       # number of overall hits
system.cpu0.dcache.overall_hits::total         707591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19851                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5392                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5392                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          748                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          362                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          362                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25243                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25243                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25243                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25243                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       491718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       491718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       241116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       241116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5060                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5060                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       732834                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       732834                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       732834                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       732834                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.040371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040371                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.022363                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.022363                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.142530                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.142530                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.071542                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071542                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.034446                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034446                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.034446                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.034446                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10905                       # number of writebacks
system.cpu0.dcache.writebacks::total            10905                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9867                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996487                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14610560                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10379                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1407.704018                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.996487                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5946110                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5946110                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2958247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2958247                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2958247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2958247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2958247                       # number of overall hits
system.cpu0.icache.overall_hits::total        2958247                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9872                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9872                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9872                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9872                       # number of overall misses
system.cpu0.icache.overall_misses::total         9872                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2968119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2968119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2968119                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2968119                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2968119                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2968119                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003326                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003326                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003326                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003326                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9867                       # number of writebacks
system.cpu0.icache.writebacks::total             9867                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1704                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     320     37.34%     37.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     14      1.63%     38.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     31      3.62%     42.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    492     57.41%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 857                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      318     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      14      2.14%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      31      4.75%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     290     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  653                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             13015969500     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 686000      0.01%     99.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5577000      0.04%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               48043000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         13070275500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.993750                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.589431                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.761960                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.46%      0.46% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  106      9.70%     10.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.37%     10.52% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  651     59.56%     70.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                     33      3.02%     73.10% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.18%     73.28% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.18%     73.47% # number of callpals executed
system.cpu1.kern.callpal::rti                     162     14.82%     88.29% # number of callpals executed
system.cpu1.kern.callpal::callsys                  60      5.49%     93.78% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.09%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 67      6.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1093                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              200                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                120                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 68                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                124                      
system.cpu1.kern.mode_good::user                  120                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.620000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.073529                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.641753                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         113726000      0.87%      0.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79036000      0.61%      1.48% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         12854675000     98.52%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     106                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4375                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          466.289443                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             162201                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4832                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            33.568088                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   466.289443                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.910722                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910722                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           254239                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          254239                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        73761                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          73761                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        42796                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         42796                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          908                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          908                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          814                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          814                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       116557                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          116557                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       116557                       # number of overall hits
system.cpu1.dcache.overall_hits::total         116557                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3785                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1654                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1654                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          343                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          343                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          372                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5439                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5439                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5439                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5439                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        77546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        77546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        44450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        44450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       121996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       121996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       121996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       121996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.048810                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.048810                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.037210                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037210                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.274181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.274181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.313659                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.313659                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.044583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.044583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044583                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2620                       # number of writebacks
system.cpu1.dcache.writebacks::total             2620                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4768                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35894567                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5280                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6798.213447                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           848724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          848724                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       417210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         417210                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       417210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          417210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       417210                       # number of overall hits
system.cpu1.icache.overall_hits::total         417210                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4768                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4768                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4768                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4768                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4768                       # number of overall misses
system.cpu1.icache.overall_misses::total         4768                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       421978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       421978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       421978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       421978                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       421978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       421978                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011299                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011299                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011299                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011299                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011299                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         4768                       # number of writebacks
system.cpu1.icache.writebacks::total             4768                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     84039                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     806     41.27%     41.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      2      0.10%     41.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     14      0.72%     42.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      1.02%     43.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1111     56.89%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1953                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      806     48.91%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       2      0.12%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      14      0.85%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      1.21%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     806     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1648                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             12925164000     98.89%     98.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 143000      0.00%     98.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 686000      0.01%     98.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                3074500      0.02%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              141135500      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         13070203000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.725473                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.843830                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2     15.38%     15.38% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     38.46%     53.85% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      7.69%     61.54% # number of syscalls executed
system.cpu2.kern.syscall::73                        4     30.77%     92.31% # number of syscalls executed
system.cpu2.kern.syscall::75                        1      7.69%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    13                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   35      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   39      0.05%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1839      2.23%      2.32% # number of callpals executed
system.cpu2.kern.callpal::rdps                     45      0.05%      2.38% # number of callpals executed
system.cpu2.kern.callpal::rti                      80      0.10%      2.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                  43      0.05%      2.53% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80244     97.47%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 82325                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 69                      
system.cpu2.kern.mode_good::user                   68                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.575000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.728723                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        7276331000     58.36%     58.36% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          5191991500     41.64%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      39                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            36153                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          499.914494                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3518546                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            36567                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            96.221894                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   499.914494                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.976395                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976395                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7126003                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7126003                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2233659                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2233659                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1180355                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1180355                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        46393                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        46393                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        46441                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        46441                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      3414014                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3414014                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      3414014                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3414014                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        33780                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        33780                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3148                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3148                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          413                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          413                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          318                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          318                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        36928                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         36928                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        36928                       # number of overall misses
system.cpu2.dcache.overall_misses::total        36928                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2267439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2267439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1183503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1183503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        46806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        46806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        46759                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        46759                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      3450942                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3450942                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      3450942                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3450942                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014898                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002660                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002660                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008824                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008824                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006801                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006801                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010701                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010701                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010701                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010701                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        27933                       # number of writebacks
system.cpu2.dcache.writebacks::total            27933                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             8467                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10913699                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8979                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1215.469317                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21740259                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21740259                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10857429                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10857429                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10857429                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10857429                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10857429                       # number of overall hits
system.cpu2.icache.overall_hits::total       10857429                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         8467                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8467                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         8467                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8467                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         8467                       # number of overall misses
system.cpu2.icache.overall_misses::total         8467                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10865896                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10865896                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10865896                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10865896                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10865896                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10865896                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000779                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000779                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000779                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000779                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000779                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000779                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         8467                       # number of writebacks
system.cpu2.icache.writebacks::total             8467                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      2192                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     501     41.17%     41.17% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     14      1.15%     42.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     47      3.86%     46.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    655     53.82%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1217                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      497     47.47%     47.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      14      1.34%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      47      4.49%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     489     46.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1047                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             13214119500     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 686000      0.01%     99.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                5814500      0.04%     99.57% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               57721500      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         13278341500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992016                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.746565                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.860312                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    13                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    9      0.62%      0.62% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  101      6.92%      7.54% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.07%      7.61% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  979     67.10%     74.71% # number of callpals executed
system.cpu3.kern.callpal::rdps                     29      1.99%     76.70% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     3      0.21%     76.90% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.07%     76.97% # number of callpals executed
system.cpu3.kern.callpal::rti                     196     13.43%     90.40% # number of callpals executed
system.cpu3.kern.callpal::callsys                  69      4.73%     95.13% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.21%     95.34% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 68      4.66%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1459                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              296                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                153                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                152                      
system.cpu3.kern.mode_good::user                  153                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.513514                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.679287                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       13134224000     98.89%     98.89% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           147064500      1.11%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     101                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            15479                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          483.032965                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             268922                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            15991                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.817085                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   483.032965                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.943424                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943424                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           546111                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          546111                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       132366                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         132366                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       111860                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        111860                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1627                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1627                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1603                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1603                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       244226                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          244226                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       244226                       # number of overall hits
system.cpu3.dcache.overall_hits::total         244226                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8143                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8143                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         8347                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8347                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          476                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          476                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          418                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          418                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16490                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16490                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16490                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16490                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       140509                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       140509                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       120207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       120207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2021                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2021                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       260716                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       260716                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       260716                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       260716                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.057954                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057954                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.069439                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.069439                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.226343                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.226343                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.206828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.206828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.063249                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.063249                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.063249                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.063249                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10264                       # number of writebacks
system.cpu3.dcache.writebacks::total            10264                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             7763                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999960                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           42086665                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8275                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5086.001813                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999960                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1518807                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1518807                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       747756                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         747756                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       747756                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          747756                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       747756                       # number of overall hits
system.cpu3.icache.overall_hits::total         747756                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7765                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7765                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7765                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7765                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7765                       # number of overall misses
system.cpu3.icache.overall_misses::total         7765                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       755521                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       755521                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       755521                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       755521                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       755521                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       755521                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010278                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010278                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010278                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010278                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010278                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010278                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         7763                       # number of writebacks
system.cpu3.icache.writebacks::total             7763                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         19                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  738                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 738                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3190                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3190                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          603                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   160566                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 2436                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2452                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21924                       # Number of tag accesses
system.iocache.tags.data_accesses               21924                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     42456                       # number of replacements
system.l2.tags.tagsinuse                 16213.091883                       # Cycle average of tags in use
system.l2.tags.total_refs                     2957651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     58502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     50.556408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3517.161578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   627.094651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1938.959434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   182.006408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   199.121413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1187.073394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  7927.460146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   246.660773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   387.554086                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.214671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.038275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.118345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.012153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.072453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.483854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.023654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989569                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1397                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979370                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1686791                       # Number of tag accesses
system.l2.tags.data_accesses                  1686791                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        51722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51722                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        16044                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16044                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           96                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  173                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         2112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5851                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         7430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         4362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         6580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         6507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24879                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        12293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        19508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         4441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38574                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         7430                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        14211                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         4362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         6580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        20939                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         6507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         6553                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69304                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         7430                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        14211                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         4362                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2722                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         6580                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        20939                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         6507                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         6553                       # number of overall hits
system.l2.overall_hits::total                   69304                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                537                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              147                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         1308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10616                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5992                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        13747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           25096                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2442                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1649                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1257                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8789                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41704                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2442                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10219                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          406                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1649                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1887                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15055                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1257                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8789                       # number of overall misses
system.l2.overall_misses::total                 41704                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        51722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        16044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16044                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          232                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              710                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         7726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         4768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         8467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         7764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        19601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        33255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         7616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        24430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         8467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         7764                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        15342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               111008                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        24430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         8467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         7764                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        15342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              111008                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.586207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.782313                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.780952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.902655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.756338                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.743590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.930233                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.854651                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.602816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.667519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.477547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.726637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644683                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.247366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.085151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.222865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.161901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.194098                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.372838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.270794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.413381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.416886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.394157                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.247366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.418297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.085151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.377259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.222865                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.418264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.161901                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.572872                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.375685                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.247366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.418297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.085151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.377259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.222865                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.418264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.161901                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.572872                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.375685                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25415                       # number of writebacks
system.l2.writebacks::total                     25415                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 734                       # Transaction distribution
system.membus.trans_dist::ReadResp              31826                       # Transaction distribution
system.membus.trans_dist::WriteReq                758                       # Transaction distribution
system.membus.trans_dist::WriteResp               758                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27847                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15509                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1637                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1445                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             709                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10880                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31092                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2432                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2432                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         7304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         7304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       128362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       131346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 138650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       155904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       155904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4294016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4298902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4454806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             92342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   92342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               92342                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              496881                       # DTB read hits
system.switch_cpus0.dtb.read_misses               367                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          276006                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             246714                       # DTB write hits
system.switch_cpus0.dtb.write_misses               52                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         128485                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              743595                       # DTB hits
system.switch_cpus0.dtb.data_misses               419                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          404491                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1776372                       # ITB hits
system.switch_cpus0.itb.fetch_misses              235                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1776607                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                26140220                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2967688                       # Number of instructions committed
system.switch_cpus0.committedOps              2967688                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2894069                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3198                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             121950                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       356224                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2894069                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3198                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3829791                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2216072                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         1673                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1547                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               745112                       # number of memory refs
system.switch_cpus0.num_load_insts             498051                       # Number of load instructions
system.switch_cpus0.num_store_insts            247061                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      23218435.825631                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2921784.174369                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.111774                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.888226                       # Percentage of idle cycles
system.switch_cpus0.Branches                   541353                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        14220      0.48%      0.48% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2169032     73.08%     73.56% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3484      0.12%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            215      0.01%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              3      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             16      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          509680     17.17%     90.85% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         247484      8.34%     99.19% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         23985      0.81%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2968119                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               77926                       # DTB read hits
system.switch_cpus1.dtb.read_misses               360                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           23129                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              45489                       # DTB write hits
system.switch_cpus1.dtb.write_misses               46                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          14921                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              123415                       # DTB hits
system.switch_cpus1.dtb.data_misses               406                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           38050                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             176437                       # ITB hits
system.switch_cpus1.itb.fetch_misses              140                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         176577                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                26140516                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             421551                       # Number of instructions committed
system.switch_cpus1.committedOps               421551                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       400815                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          2298                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10871                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        49686                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              400815                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 2298                       # number of float instructions
system.switch_cpus1.num_int_register_reads       536089                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       298503                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         1189                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         1121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               125080                       # number of memory refs
system.switch_cpus1.num_load_insts              79169                       # Number of load instructions
system.switch_cpus1.num_store_insts             45911                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      25725051.401530                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      415464.598470                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.015894                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.984106                       # Percentage of idle cycles
system.switch_cpus1.Branches                    68886                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        10366      2.46%      2.46% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           272213     64.51%     66.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             995      0.24%     67.20% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             83      0.02%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           81369     19.28%     86.50% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          45954     10.89%     97.39% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         10995      2.61%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            421978                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             2233668                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1366                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2143774                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1230252                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1183708                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             3463920                       # DTB hits
system.switch_cpus2.dtb.data_misses              1404                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3327482                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           10406327                       # ITB hits
system.switch_cpus2.itb.fetch_misses              276                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       10406603                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                26140377                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           10864492                       # Number of instructions committed
system.switch_cpus2.committedOps             10864492                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      9697984                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1334                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             616726                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      1325096                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             9697984                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1334                       # number of float instructions
system.switch_cpus2.num_int_register_reads     12899672                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      6933985                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          669                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          638                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              3546101                       # number of memory refs
system.switch_cpus2.num_load_insts            2315627                       # Number of load instructions
system.switch_cpus2.num_store_insts           1230474                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      15444533.624851                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      10695843.375149                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.409169                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.590831                       # Percentage of idle cycles
system.switch_cpus2.Branches                  2263308                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       739606      6.81%      6.81% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          6423911     59.12%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1944      0.02%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            115      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              7      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              1      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.95% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2364933     21.76%     87.71% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1230609     11.33%     99.04% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        104766      0.96%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          10865896                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              141820                       # DTB read hits
system.switch_cpus3.dtb.read_misses               405                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           55446                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             122129                       # DTB write hits
system.switch_cpus3.dtb.write_misses              116                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          29805                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              263949                       # DTB hits
system.switch_cpus3.dtb.data_misses               521                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           85251                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             317150                       # ITB hits
system.switch_cpus3.itb.fetch_misses              165                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         317315                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                26556662                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             754995                       # Number of instructions committed
system.switch_cpus3.committedOps               754995                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       722033                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          5628                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              16843                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        84370                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              722033                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 5628                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1009209                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       505038                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         3411                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         3318                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               265621                       # number of memory refs
system.switch_cpus3.num_load_insts             143017                       # Number of load instructions
system.switch_cpus3.num_store_insts            122604                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      25801013.888344                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      755648.111656                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.028454                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.971546                       # Percentage of idle cycles
system.switch_cpus3.Branches                   111498                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        17588      2.33%      2.33% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           451905     59.81%     62.14% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1446      0.19%     62.33% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1231      0.16%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.03%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          146488     19.39%     81.91% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         122731     16.24%     98.16% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         13905      1.84%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            755521                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       229849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       102055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        36085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1644                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          528                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                734                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             99145                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               758                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16044                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1785                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        25405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        78386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        22046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       110231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        19449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        48958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                331327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       994112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2333514                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       391680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       511944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       869056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4155628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       747776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1708888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11712598                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           47328                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           278669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.318406                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.779319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 230329     82.65%     82.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21903      7.86%     90.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12525      4.49%     95.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  13871      4.98%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     41      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             278669                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
