library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee,std_logic_unsigned.all;
use ieee.numeric_std.all;

entity clase is
port (a : in std_logic_vector (1 downto 0);
		b : in std_logic_vector (1 downto 0);
		f : out std_logic_vector(1 downto 0);
		g :out std_logic );
end clase;

architecture restador of clase is

begin
resta process (a,b)
	begin
	if a=b then
		f <= "00";
		g <= 'o';
		
	elsif a<b then
		f<= a-b;
		g<= '1';
	elsif a>b then
		f<= a-b;
		g<= '0';
	end if;
end process;
end restador;

		