// Seed: 2878531075
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9
);
  tri0 id_11 = -1;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    input wor _id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7
);
  logic [id_3 : -1] id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0,
      id_5,
      id_7,
      id_6,
      id_7,
      id_4,
      id_4
  );
endmodule
