
motorcontrol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecd8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db0  0800eea8  0800eea8  0001eea8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc58  0800fc58  0002021c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fc58  0800fc58  0001fc58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc60  0800fc60  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc60  0800fc60  0001fc60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fc64  0800fc64  0001fc64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  0800fc68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009028  20000220  0800fe84  00020220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009248  0800fe84  00029248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000217bd  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000045b7  00000000  00000000  00041a09  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001708  00000000  00000000  00045fc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014e8  00000000  00000000  000476c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002828c  00000000  00000000  00048bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016149  00000000  00000000  00070e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dd676  00000000  00000000  00086f85  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001645fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007414  00000000  00000000  00164678  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ee90 	.word	0x0800ee90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	0800ee90 	.word	0x0800ee90

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000fe6:	4b2a      	ldr	r3, [pc, #168]	; (8001090 <MX_ADC1_Init+0xc8>)
 8000fe8:	4a2a      	ldr	r2, [pc, #168]	; (8001094 <MX_ADC1_Init+0xcc>)
 8000fea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fec:	4b28      	ldr	r3, [pc, #160]	; (8001090 <MX_ADC1_Init+0xc8>)
 8000fee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ff2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ff4:	4b26      	ldr	r3, [pc, #152]	; (8001090 <MX_ADC1_Init+0xc8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ffa:	4b25      	ldr	r3, [pc, #148]	; (8001090 <MX_ADC1_Init+0xc8>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001000:	4b23      	ldr	r3, [pc, #140]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001002:	2200      	movs	r2, #0
 8001004:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001006:	4b22      	ldr	r3, [pc, #136]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001008:	2200      	movs	r2, #0
 800100a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800100e:	4b20      	ldr	r3, [pc, #128]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001010:	2200      	movs	r2, #0
 8001012:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001014:	4b1e      	ldr	r3, [pc, #120]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001016:	4a20      	ldr	r2, [pc, #128]	; (8001098 <MX_ADC1_Init+0xd0>)
 8001018:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800101a:	4b1d      	ldr	r3, [pc, #116]	; (8001090 <MX_ADC1_Init+0xc8>)
 800101c:	2200      	movs	r2, #0
 800101e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001022:	2201      	movs	r2, #1
 8001024:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001026:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001028:	2200      	movs	r2, #0
 800102a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800102e:	4b18      	ldr	r3, [pc, #96]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001030:	2201      	movs	r2, #1
 8001032:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001034:	4816      	ldr	r0, [pc, #88]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001036:	f004 fadd 	bl	80055f4 <HAL_ADC_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001040:	f003 f9fc 	bl	800443c <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 8001044:	2316      	movs	r3, #22
 8001046:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 8001048:	2300      	movs	r3, #0
 800104a:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4619      	mov	r1, r3
 8001056:	480e      	ldr	r0, [pc, #56]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001058:	f004 fe96 	bl	8005d88 <HAL_ADCEx_MultiModeConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001062:	f003 f9eb 	bl	800443c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001066:	230a      	movs	r3, #10
 8001068:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	4619      	mov	r1, r3
 8001076:	4806      	ldr	r0, [pc, #24]	; (8001090 <MX_ADC1_Init+0xc8>)
 8001078:	f004 fc58 	bl	800592c <HAL_ADC_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8001082:	f003 f9db 	bl	800443c <Error_Handler>
  }

}
 8001086:	bf00      	nop
 8001088:	3720      	adds	r7, #32
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000290 	.word	0x20000290
 8001094:	40012000 	.word	0x40012000
 8001098:	0f000001 	.word	0x0f000001

0800109c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80010a2:	463b      	mov	r3, r7
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 80010ae:	4b1e      	ldr	r3, [pc, #120]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010b0:	4a1e      	ldr	r2, [pc, #120]	; (800112c <MX_ADC2_Init+0x90>)
 80010b2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010b4:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010ba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010bc:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80010c2:	4b19      	ldr	r3, [pc, #100]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80010c8:	4b17      	ldr	r3, [pc, #92]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010ce:	4b16      	ldr	r3, [pc, #88]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010de:	2201      	movs	r2, #1
 80010e0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80010e2:	4b11      	ldr	r3, [pc, #68]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010f0:	480d      	ldr	r0, [pc, #52]	; (8001128 <MX_ADC2_Init+0x8c>)
 80010f2:	f004 fa7f 	bl	80055f4 <HAL_ADC_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 80010fc:	f003 f99e 	bl	800443c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001100:	230b      	movs	r3, #11
 8001102:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001104:	2301      	movs	r3, #1
 8001106:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800110c:	463b      	mov	r3, r7
 800110e:	4619      	mov	r1, r3
 8001110:	4805      	ldr	r0, [pc, #20]	; (8001128 <MX_ADC2_Init+0x8c>)
 8001112:	f004 fc0b 	bl	800592c <HAL_ADC_ConfigChannel>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 800111c:	f003 f98e 	bl	800443c <Error_Handler>
  }

}
 8001120:	bf00      	nop
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000248 	.word	0x20000248
 800112c:	40012100 	.word	0x40012100

08001130 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001136:	463b      	mov	r3, r7
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 8001142:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001144:	4a1e      	ldr	r2, [pc, #120]	; (80011c0 <MX_ADC3_Init+0x90>)
 8001146:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001148:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <MX_ADC3_Init+0x8c>)
 800114a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800114e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001156:	4b19      	ldr	r3, [pc, #100]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800115c:	4b17      	ldr	r3, [pc, #92]	; (80011bc <MX_ADC3_Init+0x8c>)
 800115e:	2200      	movs	r2, #0
 8001160:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001164:	2200      	movs	r2, #0
 8001166:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800116a:	4b14      	ldr	r3, [pc, #80]	; (80011bc <MX_ADC3_Init+0x8c>)
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001172:	2201      	movs	r2, #1
 8001174:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001176:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001180:	2201      	movs	r2, #1
 8001182:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <MX_ADC3_Init+0x8c>)
 8001186:	f004 fa35 	bl	80055f4 <HAL_ADC_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 8001190:	f003 f954 	bl	800443c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001194:	2300      	movs	r3, #0
 8001196:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001198:	2301      	movs	r3, #1
 800119a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	4619      	mov	r1, r3
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <MX_ADC3_Init+0x8c>)
 80011a6:	f004 fbc1 	bl	800592c <HAL_ADC_ConfigChannel>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 80011b0:	f003 f944 	bl	800443c <Error_Handler>
  }

}
 80011b4:	bf00      	nop
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200002d8 	.word	0x200002d8
 80011c0:	40012200 	.word	0x40012200

080011c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08e      	sub	sp, #56	; 0x38
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a45      	ldr	r2, [pc, #276]	; (80012f8 <HAL_ADC_MspInit+0x134>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d128      	bne.n	8001238 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
 80011ea:	4b44      	ldr	r3, [pc, #272]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ee:	4a43      	ldr	r2, [pc, #268]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80011f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f4:	6453      	str	r3, [r2, #68]	; 0x44
 80011f6:	4b41      	ldr	r3, [pc, #260]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011fe:	623b      	str	r3, [r7, #32]
 8001200:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
 8001206:	4b3d      	ldr	r3, [pc, #244]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a3c      	ldr	r2, [pc, #240]	; (80012fc <HAL_ADC_MspInit+0x138>)
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b3a      	ldr	r3, [pc, #232]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	61fb      	str	r3, [r7, #28]
 800121c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800121e:	2301      	movs	r3, #1
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001222:	2303      	movs	r3, #3
 8001224:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800122e:	4619      	mov	r1, r3
 8001230:	4833      	ldr	r0, [pc, #204]	; (8001300 <HAL_ADC_MspInit+0x13c>)
 8001232:	f005 fc89 	bl	8006b48 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001236:	e05a      	b.n	80012ee <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a31      	ldr	r2, [pc, #196]	; (8001304 <HAL_ADC_MspInit+0x140>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d128      	bne.n	8001294 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
 8001246:	4b2d      	ldr	r3, [pc, #180]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	4a2c      	ldr	r2, [pc, #176]	; (80012fc <HAL_ADC_MspInit+0x138>)
 800124c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001250:	6453      	str	r3, [r2, #68]	; 0x44
 8001252:	4b2a      	ldr	r3, [pc, #168]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001256:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800125a:	61bb      	str	r3, [r7, #24]
 800125c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	4b26      	ldr	r3, [pc, #152]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a25      	ldr	r2, [pc, #148]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001268:	f043 0304 	orr.w	r3, r3, #4
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b23      	ldr	r3, [pc, #140]	; (80012fc <HAL_ADC_MspInit+0x138>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0304 	and.w	r3, r3, #4
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800127a:	2302      	movs	r3, #2
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800127e:	2303      	movs	r3, #3
 8001280:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001286:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128a:	4619      	mov	r1, r3
 800128c:	481c      	ldr	r0, [pc, #112]	; (8001300 <HAL_ADC_MspInit+0x13c>)
 800128e:	f005 fc5b 	bl	8006b48 <HAL_GPIO_Init>
}
 8001292:	e02c      	b.n	80012ee <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC3)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a1b      	ldr	r2, [pc, #108]	; (8001308 <HAL_ADC_MspInit+0x144>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d127      	bne.n	80012ee <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
 80012a2:	4b16      	ldr	r3, [pc, #88]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	4a15      	ldr	r2, [pc, #84]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80012a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012ac:	6453      	str	r3, [r2, #68]	; 0x44
 80012ae:	4b13      	ldr	r3, [pc, #76]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80012b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a0e      	ldr	r2, [pc, #56]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <HAL_ADC_MspInit+0x138>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012d6:	2301      	movs	r3, #1
 80012d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012da:	2303      	movs	r3, #3
 80012dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e6:	4619      	mov	r1, r3
 80012e8:	4808      	ldr	r0, [pc, #32]	; (800130c <HAL_ADC_MspInit+0x148>)
 80012ea:	f005 fc2d 	bl	8006b48 <HAL_GPIO_Init>
}
 80012ee:	bf00      	nop
 80012f0:	3738      	adds	r7, #56	; 0x38
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40012000 	.word	0x40012000
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40012100 	.word	0x40012100
 8001308:	40012200 	.word	0x40012200
 800130c:	40020000 	.word	0x40020000

08001310 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001312:	b089      	sub	sp, #36	; 0x24
 8001314:	af02      	add	r7, sp, #8
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
 800131c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */

	if(!cal->started){
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7c1b      	ldrb	r3, [r3, #16]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d108      	bne.n	8001338 <order_phases+0x28>
		printf("Checking phase sign, pole pairs\r\n");
 8001326:	48bb      	ldr	r0, [pc, #748]	; (8001614 <order_phases+0x304>)
 8001328:	f00a fbea 	bl	800bb00 <puts>
		cal->started = 1;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2201      	movs	r2, #1
 8001330:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	ee07 3a90 	vmov	s15, r3
 8001344:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001348:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8001618 <order_phases+0x308>
 800134c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	edd3 7a05 	vldr	s15, [r3, #20]
 800135c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	d54b      	bpl.n	8001402 <order_phases+0xf2>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
        controller->v_d = V_CAL;
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	4aa9      	ldr	r2, [pc, #676]	; (800161c <order_phases+0x30c>)
 8001376:	64da      	str	r2, [r3, #76]	; 0x4c
        controller->v_q = 0.0f;
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	651a      	str	r2, [r3, #80]	; 0x50
        abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	edd3 7a02 	vldr	s15, [r3, #8]
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	f103 0164 	add.w	r1, r3, #100	; 0x64
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	3368      	adds	r3, #104	; 0x68
 80013a2:	461a      	mov	r2, r3
 80013a4:	eeb0 1a66 	vmov.f32	s2, s13
 80013a8:	eef0 0a47 	vmov.f32	s1, s14
 80013ac:	eeb0 0a67 	vmov.f32	s0, s15
 80013b0:	f001 fa36 	bl	8002820 <abc>
        svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	edd3 7a08 	vldr	s15, [r3, #32]
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	f103 0158 	add.w	r1, r3, #88	; 0x58
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	335c      	adds	r3, #92	; 0x5c
 80013dc:	461a      	mov	r2, r3
 80013de:	eef0 1a46 	vmov.f32	s3, s12
 80013e2:	eeb0 1a66 	vmov.f32	s2, s13
 80013e6:	eef0 0a47 	vmov.f32	s1, s14
 80013ea:	eeb0 0a67 	vmov.f32	s0, s15
 80013ee:	f001 fb2b 	bl	8002a48 <svm>
        set_dtc(controller);
 80013f2:	68b8      	ldr	r0, [r7, #8]
 80013f4:	f001 f856 	bl	80024a4 <set_dtc>
    	cal->theta_start = encoder->angle_multiturn[0];
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	619a      	str	r2, [r3, #24]
    	return;
 8001400:	e104      	b.n	800160c <order_phases+0x2fc>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	edd3 7a05 	vldr	s15, [r3, #20]
 8001408:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8001620 <order_phases+0x310>
 800140c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001414:	d54a      	bpl.n	80014ac <order_phases+0x19c>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	edd3 7a05 	vldr	s15, [r3, #20]
 800141c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001420:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001424:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001428:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	edc3 7a02 	vstr	s15, [r3, #8]
    	abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	edd3 7a02 	vldr	s15, [r3, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	f103 0060 	add.w	r0, r3, #96	; 0x60
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	3368      	adds	r3, #104	; 0x68
 8001454:	461a      	mov	r2, r3
 8001456:	eeb0 1a66 	vmov.f32	s2, s13
 800145a:	eef0 0a47 	vmov.f32	s1, s14
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	f001 f9dd 	bl	8002820 <abc>
    	svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	edd3 7a08 	vldr	s15, [r3, #32]
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	f103 0158 	add.w	r1, r3, #88	; 0x58
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	335c      	adds	r3, #92	; 0x5c
 800148e:	461a      	mov	r2, r3
 8001490:	eef0 1a46 	vmov.f32	s3, s12
 8001494:	eeb0 1a66 	vmov.f32	s2, s13
 8001498:	eef0 0a47 	vmov.f32	s1, s14
 800149c:	eeb0 0a67 	vmov.f32	s0, s15
 80014a0:	f001 fad2 	bl	8002a48 <svm>
    	set_dtc(controller);
 80014a4:	68b8      	ldr	r0, [r7, #8]
 80014a6:	f000 fffd 	bl	80024a4 <set_dtc>
    	return;
 80014aa:	e0af      	b.n	800160c <order_phases+0x2fc>
    }


    controller->v_d = 0.0f;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	64da      	str	r2, [r3, #76]	; 0x4c
	controller->v_q = 0.0f;
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	651a      	str	r2, [r3, #80]	; 0x50
	abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	edd3 7a02 	vldr	s15, [r3, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	f103 0164 	add.w	r1, r3, #100	; 0x64
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	3368      	adds	r3, #104	; 0x68
 80014de:	461a      	mov	r2, r3
 80014e0:	eeb0 1a66 	vmov.f32	s2, s13
 80014e4:	eef0 0a47 	vmov.f32	s1, s14
 80014e8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ec:	f001 f998 	bl	8002820 <abc>
	svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	edd3 7a08 	vldr	s15, [r3, #32]
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	f103 0054 	add.w	r0, r3, #84	; 0x54
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	335c      	adds	r3, #92	; 0x5c
 8001518:	461a      	mov	r2, r3
 800151a:	eef0 1a46 	vmov.f32	s3, s12
 800151e:	eeb0 1a66 	vmov.f32	s2, s13
 8001522:	eef0 0a47 	vmov.f32	s1, s14
 8001526:	eeb0 0a67 	vmov.f32	s0, s15
 800152a:	f001 fa8d 	bl	8002a48 <svm>
	set_dtc(controller);
 800152e:	68b8      	ldr	r0, [r7, #8]
 8001530:	f000 ffb8 	bl	80024a4 <set_dtc>

	float theta_end = encoder->angle_multiturn[0];
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001540:	ed97 7a05 	vldr	s14, [r7, #20]
 8001544:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001548:	eef0 7ae7 	vabs.f32	s15, s15
 800154c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001624 <order_phases+0x314>
 8001550:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001554:	ee16 0a90 	vmov	r0, s13
 8001558:	f7ff f816 	bl	8000588 <__aeabi_f2d>
 800155c:	4603      	mov	r3, r0
 800155e:	460c      	mov	r4, r1
 8001560:	ec44 3b10 	vmov	d0, r3, r4
 8001564:	f008 fb56 	bl	8009c14 <round>
 8001568:	ec54 3b10 	vmov	r3, r4, d0
 800156c:	4618      	mov	r0, r3
 800156e:	4621      	mov	r1, r4
 8001570:	f7ff fb3a 	bl	8000be8 <__aeabi_d2uiz>
 8001574:	4603      	mov	r3, r0
 8001576:	b2da      	uxtb	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001582:	ed97 7a05 	vldr	s14, [r7, #20]
 8001586:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800158a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158e:	dd07      	ble.n	80015a0 <order_phases+0x290>
		cal->phase_order = 0;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 8001598:	4823      	ldr	r0, [pc, #140]	; (8001628 <order_phases+0x318>)
 800159a:	f00a fab1 	bl	800bb00 <puts>
 800159e:	e006      	b.n	80015ae <order_phases+0x29e>
	}
	else{
		cal->phase_order = 1;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80015a8:	4820      	ldr	r0, [pc, #128]	; (800162c <order_phases+0x31c>)
 80015aa:	f00a faa9 	bl	800bb00 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4619      	mov	r1, r3
 80015b4:	481e      	ldr	r0, [pc, #120]	; (8001630 <order_phases+0x320>)
 80015b6:	f00a fa2f 	bl	800ba18 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7fe ffe2 	bl	8000588 <__aeabi_f2d>
 80015c4:	4605      	mov	r5, r0
 80015c6:	460e      	mov	r6, r1
 80015c8:	6978      	ldr	r0, [r7, #20]
 80015ca:	f7fe ffdd 	bl	8000588 <__aeabi_f2d>
 80015ce:	4603      	mov	r3, r0
 80015d0:	460c      	mov	r4, r1
 80015d2:	e9cd 3400 	strd	r3, r4, [sp]
 80015d6:	462a      	mov	r2, r5
 80015d8:	4633      	mov	r3, r6
 80015da:	4816      	ldr	r0, [pc, #88]	; (8001634 <order_phases+0x324>)
 80015dc:	f00a fa1c 	bl	800ba18 <iprintf>
    PHASE_ORDER = cal->phase_order;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b13      	ldr	r3, [pc, #76]	; (8001638 <order_phases+0x328>)
 80015ea:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	ee07 3a90 	vmov	s15, r3
 80015f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f8:	4b10      	ldr	r3, [pc, #64]	; (800163c <order_phases+0x32c>)
 80015fa:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800160c:	371c      	adds	r7, #28
 800160e:	46bd      	mov	sp, r7
 8001610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001612:	bf00      	nop
 8001614:	0800eea8 	.word	0x0800eea8
 8001618:	37d1b717 	.word	0x37d1b717
 800161c:	40400000 	.word	0x40400000
 8001620:	3fa8365f 	.word	0x3fa8365f
 8001624:	40c90fdb 	.word	0x40c90fdb
 8001628:	0800eecc 	.word	0x0800eecc
 800162c:	0800eee4 	.word	0x0800eee4
 8001630:	0800eefc 	.word	0x0800eefc
 8001634:	0800ef10 	.word	0x0800ef10
 8001638:	20008c0c 	.word	0x20008c0c
 800163c:	200005fc 	.word	0x200005fc

08001640 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001640:	b580      	push	{r7, lr}
 8001642:	b092      	sub	sp, #72	; 0x48
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */


	if(!cal->started){
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7c1b      	ldrb	r3, [r3, #16]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10f      	bne.n	8001676 <calibrate_encoder+0x36>
			//error_array = malloc(sizeof(int)*cal->ppairs*128);
			//lut_array = malloc(sizeof(int)*cal->ppairs*128);
			printf("Starting offset cal and linearization\r\n");
 8001656:	48a1      	ldr	r0, [pc, #644]	; (80018dc <calibrate_encoder+0x29c>)
 8001658:	f00a fa52 	bl	800bb00 <puts>
			cal->started = 1;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2201      	movs	r2, #1
 8001660:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800166e:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	ee07 3a90 	vmov	s15, r3
 8001682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001686:	ed9f 7a96 	vldr	s14, [pc, #600]	; 80018e0 <calibrate_encoder+0x2a0>
 800168a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	edd3 7a05 	vldr	s15, [r3, #20]
 800169a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800169e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a6:	d54f      	bpl.n	8001748 <calibrate_encoder+0x108>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
        controller->v_d = V_CAL;
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	4a8c      	ldr	r2, [pc, #560]	; (80018e4 <calibrate_encoder+0x2a4>)
 80016b4:	64da      	str	r2, [r3, #76]	; 0x4c
        controller->v_q = 0.0f;
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	651a      	str	r2, [r3, #80]	; 0x50
        abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	f103 0164 	add.w	r1, r3, #100	; 0x64
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	3368      	adds	r3, #104	; 0x68
 80016e0:	461a      	mov	r2, r3
 80016e2:	eeb0 1a66 	vmov.f32	s2, s13
 80016e6:	eef0 0a47 	vmov.f32	s1, s14
 80016ea:	eeb0 0a67 	vmov.f32	s0, s15
 80016ee:	f001 f897 	bl	8002820 <abc>
        svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	335c      	adds	r3, #92	; 0x5c
 800171a:	461a      	mov	r2, r3
 800171c:	eef0 1a46 	vmov.f32	s3, s12
 8001720:	eeb0 1a66 	vmov.f32	s2, s13
 8001724:	eef0 0a47 	vmov.f32	s1, s14
 8001728:	eeb0 0a67 	vmov.f32	s0, s15
 800172c:	f001 f98c 	bl	8002a48 <svm>
        set_dtc(controller);
 8001730:	68b8      	ldr	r0, [r7, #8]
 8001732:	f000 feb7 	bl	80024a4 <set_dtc>
    	cal->theta_start = encoder->angle_multiturn[0];
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	689a      	ldr	r2, [r3, #8]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	695a      	ldr	r2, [r3, #20]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001746:	e2e8      	b.n	8001d1a <calibrate_encoder+0x6da>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	ed93 7a05 	vldr	s14, [r3, #20]
 800174e:	4b66      	ldr	r3, [pc, #408]	; (80018e8 <calibrate_encoder+0x2a8>)
 8001750:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001754:	eddf 6a65 	vldr	s13, [pc, #404]	; 80018ec <calibrate_encoder+0x2ac>
 8001758:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800175c:	eeb3 6a04 	vmov.f32	s12, #52	; 0x41a00000  20.0
 8001760:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001764:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001768:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800176c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	f140 80c6 	bpl.w	8001904 <calibrate_encoder+0x2c4>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	edd3 7a02 	vldr	s15, [r3, #8]
 800177e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80018f0 <calibrate_encoder+0x2b0>
 8001782:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	edc3 7a02 	vstr	s15, [r3, #8]
		abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	f103 0164 	add.w	r1, r3, #100	; 0x64
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	3368      	adds	r3, #104	; 0x68
 80017ae:	461a      	mov	r2, r3
 80017b0:	eeb0 1a66 	vmov.f32	s2, s13
 80017b4:	eef0 0a47 	vmov.f32	s1, s14
 80017b8:	eeb0 0a67 	vmov.f32	s0, s15
 80017bc:	f001 f830 	bl	8002820 <abc>
		svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	edd3 7a08 	vldr	s15, [r3, #32]
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	f103 0158 	add.w	r1, r3, #88	; 0x58
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	335c      	adds	r3, #92	; 0x5c
 80017e8:	461a      	mov	r2, r3
 80017ea:	eef0 1a46 	vmov.f32	s3, s12
 80017ee:	eeb0 1a66 	vmov.f32	s2, s13
 80017f2:	eef0 0a47 	vmov.f32	s1, s14
 80017f6:	eeb0 0a67 	vmov.f32	s0, s15
 80017fa:	f001 f925 	bl	8002a48 <svm>
		set_dtc(controller);
 80017fe:	68b8      	ldr	r0, [r7, #8]
 8001800:	f000 fe50 	bl	80024a4 <set_dtc>
		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	ed93 7a05 	vldr	s14, [r3, #20]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001810:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001818:	dc00      	bgt.n	800181c <calibrate_encoder+0x1dc>
				return;
			}
			cal->sample_count++;

		}
		return;
 800181a:	e27e      	b.n	8001d1a <calibrate_encoder+0x6da>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001822:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80018f4 <calibrate_encoder+0x2b4>
 8001826:	ee67 6a87 	vmul.f32	s13, s15, s14
 800182a:	4b2f      	ldr	r3, [pc, #188]	; (80018e8 <calibrate_encoder+0x2a8>)
 800182c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001830:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80018ec <calibrate_encoder+0x2ac>
 8001834:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001838:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800183c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001840:	ee17 3a90 	vmov	r3, s15
 8001844:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	13db      	asrs	r3, r3, #15
 8001854:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800185c:	4618      	mov	r0, r3
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	441a      	add	r2, r3
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	f100 030a 	add.w	r3, r0, #10
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	440b      	add	r3, r1
 800186c:	605a      	str	r2, [r3, #4]
			printf("%d %d %d\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count]);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001872:	4619      	mov	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	330a      	adds	r3, #10
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	481c      	ldr	r0, [pc, #112]	; (80018f8 <calibrate_encoder+0x2b8>)
 8001886:	f00a f8c7 	bl	800ba18 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001890:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80018fc <calibrate_encoder+0x2bc>
 8001894:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018a2:	ee07 3a90 	vmov	s15, r3
 80018a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018aa:	4b0f      	ldr	r3, [pc, #60]	; (80018e8 <calibrate_encoder+0x2a8>)
 80018ac:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018b0:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001900 <calibrate_encoder+0x2c0>
 80018b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80018bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80018c0:	eeb4 7a67 	vcmp.f32	s14, s15
 80018c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c8:	f000 8224 	beq.w	8001d14 <calibrate_encoder+0x6d4>
			cal->sample_count++;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018d0:	3301      	adds	r3, #1
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 80018d8:	e21f      	b.n	8001d1a <calibrate_encoder+0x6da>
 80018da:	bf00      	nop
 80018dc:	0800ef2c 	.word	0x0800ef2c
 80018e0:	37d1b717 	.word	0x37d1b717
 80018e4:	40400000 	.word	0x40400000
 80018e8:	200005fc 	.word	0x200005fc
 80018ec:	40c90fdb 	.word	0x40c90fdb
 80018f0:	3a03126e 	.word	0x3a03126e
 80018f4:	47800000 	.word	0x47800000
 80018f8:	0800ef54 	.word	0x0800ef54
 80018fc:	3b20d97c 	.word	0x3b20d97c
 8001900:	43000000 	.word	0x43000000
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	ed93 7a05 	vldr	s14, [r3, #20]
 800190a:	4bc2      	ldr	r3, [pc, #776]	; (8001c14 <calibrate_encoder+0x5d4>)
 800190c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001910:	eddf 6ac1 	vldr	s13, [pc, #772]	; 8001c18 <calibrate_encoder+0x5d8>
 8001914:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001918:	eeb3 6a04 	vmov.f32	s12, #52	; 0x41a00000  20.0
 800191c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001920:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001924:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001928:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800192c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001930:	f140 80ad 	bpl.w	8001a8e <calibrate_encoder+0x44e>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	edd3 7a02 	vldr	s15, [r3, #8]
 800193a:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 8001c1c <calibrate_encoder+0x5dc>
 800193e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	edc3 7a02 	vstr	s15, [r3, #8]
		abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	edd3 7a02 	vldr	s15, [r3, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	3368      	adds	r3, #104	; 0x68
 800196a:	461a      	mov	r2, r3
 800196c:	eeb0 1a66 	vmov.f32	s2, s13
 8001970:	eef0 0a47 	vmov.f32	s1, s14
 8001974:	eeb0 0a67 	vmov.f32	s0, s15
 8001978:	f000 ff52 	bl	8002820 <abc>
		svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	f103 0054 	add.w	r0, r3, #84	; 0x54
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	f103 0158 	add.w	r1, r3, #88	; 0x58
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	335c      	adds	r3, #92	; 0x5c
 80019a4:	461a      	mov	r2, r3
 80019a6:	eef0 1a46 	vmov.f32	s3, s12
 80019aa:	eeb0 1a66 	vmov.f32	s2, s13
 80019ae:	eef0 0a47 	vmov.f32	s1, s14
 80019b2:	eeb0 0a67 	vmov.f32	s0, s15
 80019b6:	f001 f847 	bl	8002a48 <svm>
		set_dtc(controller);
 80019ba:	68b8      	ldr	r0, [r7, #8]
 80019bc:	f000 fd72 	bl	80024a4 <set_dtc>
		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	ed93 7a05 	vldr	s14, [r3, #20]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d4:	dc00      	bgt.n	80019d8 <calibrate_encoder+0x398>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count]);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 80019d6:	e19f      	b.n	8001d18 <calibrate_encoder+0x6d8>
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f000 819b 	beq.w	8001d18 <calibrate_encoder+0x6d8>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80019e8:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001c20 <calibrate_encoder+0x5e0>
 80019ec:	ee67 6a87 	vmul.f32	s13, s15, s14
 80019f0:	4b88      	ldr	r3, [pc, #544]	; (8001c14 <calibrate_encoder+0x5d4>)
 80019f2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019f6:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8001c24 <calibrate_encoder+0x5e4>
 80019fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a06:	ee17 3a90 	vmov	r3, s15
 8001a0a:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a10:	6a3b      	ldr	r3, [r7, #32]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	13db      	asrs	r3, r3, #15
 8001a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1e:	69fa      	ldr	r2, [r7, #28]
 8001a20:	4413      	add	r3, r2
 8001a22:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	330a      	adds	r3, #10
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	4413      	add	r3, r2
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	4413      	add	r3, r2
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	0fda      	lsrs	r2, r3, #31
 8001a3e:	4413      	add	r3, r2
 8001a40:	105b      	asrs	r3, r3, #1
 8001a42:	4619      	mov	r1, r3
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	f100 030a 	add.w	r3, r0, #10
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	6059      	str	r1, [r3, #4]
			printf("%d %d %d\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count]);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	330a      	adds	r3, #10
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	6a3a      	ldr	r2, [r7, #32]
 8001a66:	4870      	ldr	r0, [pc, #448]	; (8001c28 <calibrate_encoder+0x5e8>)
 8001a68:	f009 ffd6 	bl	800ba18 <iprintf>
			cal->sample_count--;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a70:	3b01      	subs	r3, #1
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a7e:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001c2c <calibrate_encoder+0x5ec>
 8001a82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001a8c:	e144      	b.n	8001d18 <calibrate_encoder+0x6d8>
    }

    controller->v_d = 0.0f;
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	64da      	str	r2, [r3, #76]	; 0x4c
    controller->v_q = 0.0f;
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	651a      	str	r2, [r3, #80]	; 0x50
    abc(cal->theta_ref, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	3368      	adds	r3, #104	; 0x68
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	eeb0 1a66 	vmov.f32	s2, s13
 8001ac6:	eef0 0a47 	vmov.f32	s1, s14
 8001aca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ace:	f000 fea7 	bl	8002820 <abc>
    svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	335c      	adds	r3, #92	; 0x5c
 8001afa:	461a      	mov	r2, r3
 8001afc:	eef0 1a46 	vmov.f32	s3, s12
 8001b00:	eeb0 1a66 	vmov.f32	s2, s13
 8001b04:	eef0 0a47 	vmov.f32	s1, s14
 8001b08:	eeb0 0a67 	vmov.f32	s0, s15
 8001b0c:	f000 ff9c 	bl	8002a48 <svm>
    set_dtc(controller);
 8001b10:	68b8      	ldr	r0, [r7, #8]
 8001b12:	f000 fcc7 	bl	80024a4 <set_dtc>

    // Calculate average offset
    int ezero_mean = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	643b      	str	r3, [r7, #64]	; 0x40
 8001b1e:	e00b      	b.n	8001b38 <calibrate_encoder+0x4f8>
		ezero_mean += cal->error_arr[i];
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b24:	330a      	adds	r3, #10
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	4413      	add	r3, r2
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001b2e:	4413      	add	r3, r2
 8001b30:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001b32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b34:	3301      	adds	r3, #1
 8001b36:	643b      	str	r3, [r7, #64]	; 0x40
 8001b38:	4b36      	ldr	r3, [pc, #216]	; (8001c14 <calibrate_encoder+0x5d4>)
 8001b3a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b42:	ee17 3a90 	vmov	r3, s15
 8001b46:	01db      	lsls	r3, r3, #7
 8001b48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	dbe8      	blt.n	8001b20 <calibrate_encoder+0x4e0>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001b4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b58:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <calibrate_encoder+0x5d4>)
 8001b5a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b5e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001c30 <calibrate_encoder+0x5f0>
 8001b62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b6e:	ee17 2a90 	vmov	r2, s15
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b7e:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001b82:	01db      	lsls	r3, r3, #7
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	da02      	bge.n	8001b8e <calibrate_encoder+0x54e>
 8001b88:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b8c:	33ff      	adds	r3, #255	; 0xff
 8001b8e:	141b      	asrs	r3, r3, #16
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001b92:	2300      	movs	r3, #0
 8001b94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b96:	e0b1      	b.n	8001cfc <calibrate_encoder+0x6bc>
			int moving_avg = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9e:	425b      	negs	r3, r3
 8001ba0:	0fda      	lsrs	r2, r3, #31
 8001ba2:	4413      	add	r3, r2
 8001ba4:	105b      	asrs	r3, r3, #1
 8001ba6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ba8:	e078      	b.n	8001c9c <calibrate_encoder+0x65c>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001baa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bac:	ee07 3a90 	vmov	s15, r3
 8001bb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bb4:	4b17      	ldr	r3, [pc, #92]	; (8001c14 <calibrate_encoder+0x5d4>)
 8001bb6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bbe:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001c30 <calibrate_encoder+0x5f0>
 8001bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc6:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001c30 <calibrate_encoder+0x5f0>
 8001bca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be0:	ee17 3a90 	vmov	r3, s15
 8001be4:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	da23      	bge.n	8001c34 <calibrate_encoder+0x5f4>
 8001bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bee:	ee07 3a90 	vmov	s15, r3
 8001bf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf6:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <calibrate_encoder+0x5d4>)
 8001bf8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001bfc:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8001c30 <calibrate_encoder+0x5f0>
 8001c00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c0c:	ee17 3a90 	vmov	r3, s15
 8001c10:	633b      	str	r3, [r7, #48]	; 0x30
 8001c12:	e037      	b.n	8001c84 <calibrate_encoder+0x644>
 8001c14:	200005fc 	.word	0x200005fc
 8001c18:	41490fdb 	.word	0x41490fdb
 8001c1c:	3a03126e 	.word	0x3a03126e
 8001c20:	47800000 	.word	0x47800000
 8001c24:	40c90fdb 	.word	0x40c90fdb
 8001c28:	0800ef54 	.word	0x0800ef54
 8001c2c:	3b20d97c 	.word	0x3b20d97c
 8001c30:	43000000 	.word	0x43000000
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c36:	ee07 3a90 	vmov	s15, r3
 8001c3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c3e:	4b38      	ldr	r3, [pc, #224]	; (8001d20 <calibrate_encoder+0x6e0>)
 8001c40:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c44:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001d24 <calibrate_encoder+0x6e4>
 8001c48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c4c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c50:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001c54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5c:	dd12      	ble.n	8001c84 <calibrate_encoder+0x644>
 8001c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c60:	ee07 3a90 	vmov	s15, r3
 8001c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c68:	4b2d      	ldr	r3, [pc, #180]	; (8001d20 <calibrate_encoder+0x6e0>)
 8001c6a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c6e:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8001d24 <calibrate_encoder+0x6e4>
 8001c72:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c7e:	ee17 3a90 	vmov	r3, s15
 8001c82:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c88:	330a      	adds	r3, #10
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c92:	4413      	add	r3, r2
 8001c94:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c98:	3301      	adds	r3, #1
 8001c9a:	637b      	str	r3, [r7, #52]	; 0x34
 8001c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c9e:	0fda      	lsrs	r2, r3, #31
 8001ca0:	4413      	add	r3, r2
 8001ca2:	105b      	asrs	r3, r3, #1
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	f6ff af7e 	blt.w	8001baa <calibrate_encoder+0x56a>
			}
			moving_avg = moving_avg/window;
 8001cae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb2:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cb6:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cbc:	4413      	add	r3, r2
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc2:	2b7f      	cmp	r3, #127	; 0x7f
 8001cc4:	dd02      	ble.n	8001ccc <calibrate_encoder+0x68c>
 8001cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc8:	3b80      	subs	r3, #128	; 0x80
 8001cca:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cd2:	1ad2      	subs	r2, r2, r3
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001cdc:	330a      	adds	r3, #10
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69db      	ldr	r3, [r3, #28]
 8001ce8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001cf0:	480d      	ldr	r0, [pc, #52]	; (8001d28 <calibrate_encoder+0x6e8>)
 8001cf2:	f009 fe91 	bl	800ba18 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cfe:	2b7f      	cmp	r3, #127	; 0x7f
 8001d00:	f77f af4a 	ble.w	8001b98 <calibrate_encoder+0x558>

		}

	cal->started = 0;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001d12:	e002      	b.n	8001d1a <calibrate_encoder+0x6da>
				return;
 8001d14:	bf00      	nop
 8001d16:	e000      	b.n	8001d1a <calibrate_encoder+0x6da>
		return;
 8001d18:	bf00      	nop
}
 8001d1a:	3748      	adds	r7, #72	; 0x48
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	200005fc 	.word	0x200005fc
 8001d24:	43000000 	.word	0x43000000
 8001d28:	0800ef60 	.word	0x0800ef60

08001d2c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8001d30:	4b17      	ldr	r3, [pc, #92]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d32:	4a18      	ldr	r2, [pc, #96]	; (8001d94 <MX_CAN1_Init+0x68>)
 8001d34:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001d36:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d38:	2205      	movs	r2, #5
 8001d3a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d3c:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d42:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001d48:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d4a:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001d4e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d50:	4b0f      	ldr	r3, [pc, #60]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d52:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d56:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d58:	4b0d      	ldr	r3, [pc, #52]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d64:	4b0a      	ldr	r3, [pc, #40]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d6a:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d7c:	4804      	ldr	r0, [pc, #16]	; (8001d90 <MX_CAN1_Init+0x64>)
 8001d7e:	f004 f849 	bl	8005e14 <HAL_CAN_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001d88:	f002 fb58 	bl	800443c <Error_Handler>
  }

}
 8001d8c:	bf00      	nop
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000320 	.word	0x20000320
 8001d94:	40006400 	.word	0x40006400

08001d98 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	; 0x28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1d      	ldr	r2, [pc, #116]	; (8001e2c <HAL_CAN_MspInit+0x94>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d134      	bne.n	8001e24 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b1c      	ldr	r3, [pc, #112]	; (8001e30 <HAL_CAN_MspInit+0x98>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	4a1b      	ldr	r2, [pc, #108]	; (8001e30 <HAL_CAN_MspInit+0x98>)
 8001dc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dca:	4b19      	ldr	r3, [pc, #100]	; (8001e30 <HAL_CAN_MspInit+0x98>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <HAL_CAN_MspInit+0x98>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a14      	ldr	r2, [pc, #80]	; (8001e30 <HAL_CAN_MspInit+0x98>)
 8001de0:	f043 0302 	orr.w	r3, r3, #2
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <HAL_CAN_MspInit+0x98>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001df2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e04:	2309      	movs	r3, #9
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4809      	ldr	r0, [pc, #36]	; (8001e34 <HAL_CAN_MspInit+0x9c>)
 8001e10:	f004 fe9a 	bl	8006b48 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001e14:	2200      	movs	r2, #0
 8001e16:	2100      	movs	r1, #0
 8001e18:	2014      	movs	r0, #20
 8001e1a:	f004 fe3c 	bl	8006a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001e1e:	2014      	movs	r0, #20
 8001e20:	f004 fe55 	bl	8006ace <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001e24:	bf00      	nop
 8001e26:	3728      	adds	r7, #40	; 0x28
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40006400 	.word	0x40006400
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40020400 	.word	0x40020400

08001e38 <can_rx_init>:
  }
} 

/* USER CODE BEGIN 1 */

void can_rx_init(CANMessage *msg){
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	msg->filter.FilterFIFOAssignment=CAN_FILTER_FIFO0; //set fifo assignment
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	651a      	str	r2, [r3, #80]	; 0x50
	msg->filter.FilterIdHigh=CAN_ID<<5; //the ID that the filter looks for (switch this for the other microcontroller)
 8001e46:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <can_rx_init+0x54>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	015b      	lsls	r3, r3, #5
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterIdLow=0x0;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterMaskIdHigh=0xFFF;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001e5e:	649a      	str	r2, [r3, #72]	; 0x48
	msg->filter.FilterMaskIdLow=0;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	64da      	str	r2, [r3, #76]	; 0x4c
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	659a      	str	r2, [r3, #88]	; 0x58
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT; //set filter scale
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	65da      	str	r2, [r3, #92]	; 0x5c
	msg->filter.FilterActivation=ENABLE;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	661a      	str	r2, [r3, #96]	; 0x60
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter); //configure CAN filter
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3340      	adds	r3, #64	; 0x40
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4804      	ldr	r0, [pc, #16]	; (8001e90 <can_rx_init+0x58>)
 8001e80:	f004 f8c4 	bl	800600c <HAL_CAN_ConfigFilter>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20008c0c 	.word	0x20008c0c
 8001e90:	20000320 	.word	0x20000320

08001e94 <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	887a      	ldrh	r2, [r7, #2]
 8001ea4:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2110      	movs	r1, #16
 8001eaa:	480f      	ldr	r0, [pc, #60]	; (8001ee8 <drv_spi_write+0x54>)
 8001eac:	f004 ffde 	bl	8006e6c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	1c9a      	adds	r2, r3, #2
 8001eb6:	2364      	movs	r3, #100	; 0x64
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	2301      	movs	r3, #1
 8001ebc:	480b      	ldr	r0, [pc, #44]	; (8001eec <drv_spi_write+0x58>)
 8001ebe:	f005 fdb7 	bl	8007a30 <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001ec2:	bf00      	nop
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <drv_spi_write+0x58>)
 8001ec6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d0f9      	beq.n	8001ec4 <drv_spi_write+0x30>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2110      	movs	r1, #16
 8001ed4:	4804      	ldr	r0, [pc, #16]	; (8001ee8 <drv_spi_write+0x54>)
 8001ed6:	f004 ffc9 	bl	8006e6c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	885b      	ldrh	r3, [r3, #2]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40020000 	.word	0x40020000
 8001eec:	20009168 	.word	0x20009168

08001ef0 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 8001efc:	463b      	mov	r3, r7
 8001efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff ffc6 	bl	8001e94 <drv_spi_write>
 8001f08:	4603      	mov	r3, r0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	463b      	mov	r3, r7
 8001f1a:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 8001f1e:	463b      	mov	r3, r7
 8001f20:	f248 0101 	movw	r1, #32769	; 0x8001
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ffb5 	bl	8001e94 <drv_spi_write>
 8001f2a:	4603      	mov	r3, r0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001f42:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	02db      	lsls	r3, r3, #11
 8001f48:	b21b      	sxth	r3, r3
 8001f4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f52:	b21b      	sxth	r3, r3
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff99 	bl	8001e94 <drv_spi_write>
 8001f62:	4603      	mov	r3, r0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	f107 0408 	add.w	r4, r7, #8
 8001f76:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f7a:	607a      	str	r2, [r7, #4]
 8001f7c:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	02db      	lsls	r3, r3, #11
 8001f82:	b21a      	sxth	r2, r3
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	b21b      	sxth	r3, r3
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	b21b      	sxth	r3, r3
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	f107 0308 	add.w	r3, r7, #8
 8001f92:	4611      	mov	r1, r2
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff7d 	bl	8001e94 <drv_spi_write>
}
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd90      	pop	{r4, r7, pc}

08001fa2 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001fa2:	b590      	push	{r4, r7, lr}
 8001fa4:	b087      	sub	sp, #28
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	f107 0408 	add.w	r4, r7, #8
 8001fac:	e884 0003 	stmia.w	r4, {r0, r1}
 8001fb0:	607a      	str	r2, [r7, #4]
 8001fb2:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	025b      	lsls	r3, r3, #9
 8001fb8:	b21b      	sxth	r3, r3
 8001fba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fbe:	b21a      	sxth	r2, r3
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	021b      	lsls	r3, r3, #8
 8001fc4:	b21b      	sxth	r3, r3
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	b21a      	sxth	r2, r3
 8001fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fcc:	01db      	lsls	r3, r3, #7
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b21a      	sxth	r2, r3
 8001fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd6:	015b      	lsls	r3, r3, #5
 8001fd8:	b21b      	sxth	r3, r3
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	b21a      	sxth	r2, r3
 8001fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fe0:	011b      	lsls	r3, r3, #4
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	b21a      	sxth	r2, r3
 8001fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	b21b      	sxth	r3, r3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	b21a      	sxth	r2, r3
 8001ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	b21a      	sxth	r2, r3
 8001ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	b21b      	sxth	r3, r3
 8002002:	4313      	orrs	r3, r2
 8002004:	b21a      	sxth	r2, r3
 8002006:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002008:	b21b      	sxth	r3, r3
 800200a:	4313      	orrs	r3, r2
 800200c:	b21b      	sxth	r3, r3
 800200e:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002010:	8afa      	ldrh	r2, [r7, #22]
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff3b 	bl	8001e94 <drv_spi_write>
}
 800201e:	bf00      	nop
 8002020:	371c      	adds	r7, #28
 8002022:	46bd      	mov	sp, r7
 8002024:	bd90      	pop	{r4, r7, pc}

08002026 <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8002026:	b590      	push	{r4, r7, lr}
 8002028:	b087      	sub	sp, #28
 800202a:	af00      	add	r7, sp, #0
 800202c:	f107 0408 	add.w	r4, r7, #8
 8002030:	e884 0003 	stmia.w	r4, {r0, r1}
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	029b      	lsls	r3, r3, #10
 800203c:	b21b      	sxth	r3, r3
 800203e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002042:	b21a      	sxth	r2, r3
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	b21b      	sxth	r3, r3
 800204a:	4313      	orrs	r3, r2
 800204c:	b21a      	sxth	r2, r3
 800204e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002050:	019b      	lsls	r3, r3, #6
 8002052:	b21b      	sxth	r3, r3
 8002054:	4313      	orrs	r3, r2
 8002056:	b21a      	sxth	r2, r3
 8002058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800205a:	011b      	lsls	r3, r3, #4
 800205c:	b21b      	sxth	r3, r3
 800205e:	4313      	orrs	r3, r2
 8002060:	b21a      	sxth	r2, r3
 8002062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002064:	b21b      	sxth	r3, r3
 8002066:	4313      	orrs	r3, r2
 8002068:	b21b      	sxth	r3, r3
 800206a:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 800206c:	8afa      	ldrh	r2, [r7, #22]
 800206e:	f107 0308 	add.w	r3, r7, #8
 8002072:	4611      	mov	r1, r2
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff0d 	bl	8001e94 <drv_spi_write>
}
 800207a:	bf00      	nop
 800207c:	371c      	adds	r7, #28
 800207e:	46bd      	mov	sp, r7
 8002080:	bd90      	pop	{r4, r7, pc}

08002082 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8002082:	b590      	push	{r4, r7, lr}
 8002084:	b087      	sub	sp, #28
 8002086:	af00      	add	r7, sp, #0
 8002088:	f107 0408 	add.w	r4, r7, #8
 800208c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002090:	607a      	str	r2, [r7, #4]
 8002092:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	029b      	lsls	r3, r3, #10
 8002098:	b21b      	sxth	r3, r3
 800209a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800209e:	b21a      	sxth	r2, r3
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	025b      	lsls	r3, r3, #9
 80020a4:	b21b      	sxth	r3, r3
 80020a6:	4313      	orrs	r3, r2
 80020a8:	b21a      	sxth	r2, r3
 80020aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ac:	021b      	lsls	r3, r3, #8
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b21a      	sxth	r2, r3
 80020b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020b6:	019b      	lsls	r3, r3, #6
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	4313      	orrs	r3, r2
 80020bc:	b21a      	sxth	r2, r3
 80020be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020c0:	015b      	lsls	r3, r3, #5
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	4313      	orrs	r3, r2
 80020c6:	b21a      	sxth	r2, r3
 80020c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ca:	011b      	lsls	r3, r3, #4
 80020cc:	b21b      	sxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b21a      	sxth	r2, r3
 80020d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	b21b      	sxth	r3, r3
 80020d8:	4313      	orrs	r3, r2
 80020da:	b21a      	sxth	r2, r3
 80020dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	b21b      	sxth	r3, r3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b21a      	sxth	r2, r3
 80020e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b21b      	sxth	r3, r3
 80020ee:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80020f0:	8afa      	ldrh	r2, [r7, #22]
 80020f2:	f107 0308 	add.w	r3, r7, #8
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff fecb 	bl	8001e94 <drv_spi_write>
}
 80020fe:	bf00      	nop
 8002100:	371c      	adds	r7, #28
 8002102:	46bd      	mov	sp, r7
 8002104:	bd90      	pop	{r4, r7, pc}

08002106 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 8002106:	b580      	push	{r7, lr}
 8002108:	b084      	sub	sp, #16
 800210a:	af00      	add	r7, sp, #0
 800210c:	463b      	mov	r3, r7
 800210e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 8002112:	2202      	movs	r2, #2
 8002114:	463b      	mov	r3, r7
 8002116:	e893 0003 	ldmia.w	r3, {r0, r1}
 800211a:	f7ff ff0b 	bl	8001f34 <drv_read_register>
 800211e:	4603      	mov	r3, r0
 8002120:	f023 0304 	bic.w	r3, r3, #4
 8002124:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 8002126:	89fb      	ldrh	r3, [r7, #14]
 8002128:	2202      	movs	r2, #2
 800212a:	4639      	mov	r1, r7
 800212c:	c903      	ldmia	r1, {r0, r1}
 800212e:	f7ff ff1d 	bl	8001f6c <drv_write_register>
}
 8002132:	bf00      	nop
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 800213a:	b580      	push	{r7, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
 8002140:	463b      	mov	r3, r7
 8002142:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8002146:	2202      	movs	r2, #2
 8002148:	463b      	mov	r3, r7
 800214a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800214e:	f7ff fef1 	bl	8001f34 <drv_read_register>
 8002152:	4603      	mov	r3, r0
 8002154:	f043 0304 	orr.w	r3, r3, #4
 8002158:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 800215a:	89fb      	ldrh	r3, [r7, #14]
 800215c:	2202      	movs	r2, #2
 800215e:	4639      	mov	r1, r7
 8002160:	c903      	ldmia	r1, {r0, r1}
 8002162:	f7ff ff03 	bl	8001f6c <drv_write_register>
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	463b      	mov	r3, r7
 8002178:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 800217c:	463b      	mov	r3, r7
 800217e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002182:	f7ff feb5 	bl	8001ef0 <drv_read_FSR1>
 8002186:	4603      	mov	r3, r0
 8002188:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 800218a:	463b      	mov	r3, r7
 800218c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002190:	f7ff febf 	bl	8001f12 <drv_read_FSR2>
 8002194:	4603      	mov	r3, r0
 8002196:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8002198:	89fb      	ldrh	r3, [r7, #14]
 800219a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <drv_print_faults+0x38>
 80021a2:	4857      	ldr	r0, [pc, #348]	; (8002300 <drv_print_faults+0x190>)
 80021a4:	f009 fc38 	bl	800ba18 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 80021a8:	89fb      	ldrh	r3, [r7, #14]
 80021aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d002      	beq.n	80021b8 <drv_print_faults+0x48>
 80021b2:	4854      	ldr	r0, [pc, #336]	; (8002304 <drv_print_faults+0x194>)
 80021b4:	f009 fc30 	bl	800ba18 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 80021b8:	89fb      	ldrh	r3, [r7, #14]
 80021ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d002      	beq.n	80021c8 <drv_print_faults+0x58>
 80021c2:	4851      	ldr	r0, [pc, #324]	; (8002308 <drv_print_faults+0x198>)
 80021c4:	f009 fc28 	bl	800ba18 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 80021c8:	89fb      	ldrh	r3, [r7, #14]
 80021ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d002      	beq.n	80021d8 <drv_print_faults+0x68>
 80021d2:	484e      	ldr	r0, [pc, #312]	; (800230c <drv_print_faults+0x19c>)
 80021d4:	f009 fc20 	bl	800ba18 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80021d8:	89fb      	ldrh	r3, [r7, #14]
 80021da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d002      	beq.n	80021e8 <drv_print_faults+0x78>
 80021e2:	484b      	ldr	r0, [pc, #300]	; (8002310 <drv_print_faults+0x1a0>)
 80021e4:	f009 fc18 	bl	800ba18 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80021e8:	89fb      	ldrh	r3, [r7, #14]
 80021ea:	f003 0320 	and.w	r3, r3, #32
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d002      	beq.n	80021f8 <drv_print_faults+0x88>
 80021f2:	4848      	ldr	r0, [pc, #288]	; (8002314 <drv_print_faults+0x1a4>)
 80021f4:	f009 fc10 	bl	800ba18 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80021f8:	89fb      	ldrh	r3, [r7, #14]
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <drv_print_faults+0x98>
 8002202:	4845      	ldr	r0, [pc, #276]	; (8002318 <drv_print_faults+0x1a8>)
 8002204:	f009 fc08 	bl	800ba18 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 8002208:	89fb      	ldrh	r3, [r7, #14]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d002      	beq.n	8002218 <drv_print_faults+0xa8>
 8002212:	4842      	ldr	r0, [pc, #264]	; (800231c <drv_print_faults+0x1ac>)
 8002214:	f009 fc00 	bl	800ba18 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 8002218:	89fb      	ldrh	r3, [r7, #14]
 800221a:	f003 0304 	and.w	r3, r3, #4
 800221e:	2b00      	cmp	r3, #0
 8002220:	d002      	beq.n	8002228 <drv_print_faults+0xb8>
 8002222:	483f      	ldr	r0, [pc, #252]	; (8002320 <drv_print_faults+0x1b0>)
 8002224:	f009 fbf8 	bl	800ba18 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8002228:	89fb      	ldrh	r3, [r7, #14]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <drv_print_faults+0xc8>
 8002232:	483c      	ldr	r0, [pc, #240]	; (8002324 <drv_print_faults+0x1b4>)
 8002234:	f009 fbf0 	bl	800ba18 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002238:	89fb      	ldrh	r3, [r7, #14]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <drv_print_faults+0xd8>
 8002242:	4839      	ldr	r0, [pc, #228]	; (8002328 <drv_print_faults+0x1b8>)
 8002244:	f009 fbe8 	bl	800ba18 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002248:	89bb      	ldrh	r3, [r7, #12]
 800224a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <drv_print_faults+0xe8>
 8002252:	4836      	ldr	r0, [pc, #216]	; (800232c <drv_print_faults+0x1bc>)
 8002254:	f009 fbe0 	bl	800ba18 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8002258:	89bb      	ldrh	r3, [r7, #12]
 800225a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800225e:	2b00      	cmp	r3, #0
 8002260:	d002      	beq.n	8002268 <drv_print_faults+0xf8>
 8002262:	4833      	ldr	r0, [pc, #204]	; (8002330 <drv_print_faults+0x1c0>)
 8002264:	f009 fbd8 	bl	800ba18 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8002268:	89bb      	ldrh	r3, [r7, #12]
 800226a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226e:	2b00      	cmp	r3, #0
 8002270:	d002      	beq.n	8002278 <drv_print_faults+0x108>
 8002272:	4830      	ldr	r0, [pc, #192]	; (8002334 <drv_print_faults+0x1c4>)
 8002274:	f009 fbd0 	bl	800ba18 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8002278:	89bb      	ldrh	r3, [r7, #12]
 800227a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <drv_print_faults+0x118>
 8002282:	482d      	ldr	r0, [pc, #180]	; (8002338 <drv_print_faults+0x1c8>)
 8002284:	f009 fbc8 	bl	800ba18 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8002288:	89bb      	ldrh	r3, [r7, #12]
 800228a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800228e:	2b00      	cmp	r3, #0
 8002290:	d002      	beq.n	8002298 <drv_print_faults+0x128>
 8002292:	482a      	ldr	r0, [pc, #168]	; (800233c <drv_print_faults+0x1cc>)
 8002294:	f009 fbc0 	bl	800ba18 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8002298:	89bb      	ldrh	r3, [r7, #12]
 800229a:	f003 0320 	and.w	r3, r3, #32
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <drv_print_faults+0x138>
 80022a2:	4827      	ldr	r0, [pc, #156]	; (8002340 <drv_print_faults+0x1d0>)
 80022a4:	f009 fbb8 	bl	800ba18 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 80022a8:	89bb      	ldrh	r3, [r7, #12]
 80022aa:	f003 0310 	and.w	r3, r3, #16
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <drv_print_faults+0x148>
 80022b2:	4824      	ldr	r0, [pc, #144]	; (8002344 <drv_print_faults+0x1d4>)
 80022b4:	f009 fbb0 	bl	800ba18 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 80022b8:	89bb      	ldrh	r3, [r7, #12]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <drv_print_faults+0x158>
 80022c2:	4821      	ldr	r0, [pc, #132]	; (8002348 <drv_print_faults+0x1d8>)
 80022c4:	f009 fba8 	bl	800ba18 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 80022c8:	89bb      	ldrh	r3, [r7, #12]
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <drv_print_faults+0x168>
 80022d2:	481e      	ldr	r0, [pc, #120]	; (800234c <drv_print_faults+0x1dc>)
 80022d4:	f009 fba0 	bl	800ba18 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80022d8:	89bb      	ldrh	r3, [r7, #12]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <drv_print_faults+0x178>
 80022e2:	481b      	ldr	r0, [pc, #108]	; (8002350 <drv_print_faults+0x1e0>)
 80022e4:	f009 fb98 	bl	800ba18 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80022e8:	89bb      	ldrh	r3, [r7, #12]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <drv_print_faults+0x188>
 80022f2:	4818      	ldr	r0, [pc, #96]	; (8002354 <drv_print_faults+0x1e4>)
 80022f4:	f009 fb90 	bl	800ba18 <iprintf>

}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	0800ef6c 	.word	0x0800ef6c
 8002304:	0800ef78 	.word	0x0800ef78
 8002308:	0800ef84 	.word	0x0800ef84
 800230c:	0800ef8c 	.word	0x0800ef8c
 8002310:	0800ef94 	.word	0x0800ef94
 8002314:	0800ef9c 	.word	0x0800ef9c
 8002318:	0800efa8 	.word	0x0800efa8
 800231c:	0800efb4 	.word	0x0800efb4
 8002320:	0800efc0 	.word	0x0800efc0
 8002324:	0800efcc 	.word	0x0800efcc
 8002328:	0800efd8 	.word	0x0800efd8
 800232c:	0800efe4 	.word	0x0800efe4
 8002330:	0800efec 	.word	0x0800efec
 8002334:	0800eff4 	.word	0x0800eff4
 8002338:	0800effc 	.word	0x0800effc
 800233c:	0800f004 	.word	0x0800f004
 8002340:	0800f00c 	.word	0x0800f00c
 8002344:	0800f018 	.word	0x0800f018
 8002348:	0800f024 	.word	0x0800f024
 800234c:	0800f030 	.word	0x0800f030
 8002350:	0800f03c 	.word	0x0800f03c
 8002354:	0800f048 	.word	0x0800f048

08002358 <flash_writer_init>:
#include "flash_writer.h"




void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b07      	cmp	r3, #7
 8002366:	d901      	bls.n	800236c <flash_writer_init+0x14>
 8002368:	2307      	movs	r3, #7
 800236a:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	609a      	str	r2, [r3, #8]
	fw->base = __SECTOR_ADDRS[sector];
 8002372:	4a07      	ldr	r2, [pc, #28]	; (8002390 <flash_writer_init+0x38>)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	20000000 	.word	0x20000000

08002394 <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}

void flash_writer_open(FlashWriter * fw) {
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
    FLASH_Unlock();
 800239c:	f002 fc42 	bl	8004c24 <FLASH_Unlock>
    FLASH_ClearFlag( FLASH_FLAG_EOP |  FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 80023a0:	20f1      	movs	r0, #241	; 0xf1
 80023a2:	f002 fcfb 	bl	8004d9c <FLASH_ClearFlag>
    FLASH_EraseSector(__SECTORS[fw->sector], VoltageRange_3);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <flash_writer_open+0x34>)
 80023ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b0:	2102      	movs	r1, #2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f002 fc5e 	bl	8004c74 <FLASH_EraseSector>
    fw->ready = true;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	701a      	strb	r2, [r3, #0]
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000020 	.word	0x20000020

080023cc <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	1d3c      	adds	r4, r7, #4
 80023d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80023d8:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 80023da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023dc:	617b      	str	r3, [r7, #20]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f002 fca2 	bl	8004d34 <FLASH_ProgramWord>
}
 80023f0:	bf00      	nop
 80023f2:	371c      	adds	r7, #28
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd90      	pop	{r4, r7, pc}

080023f8 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
    FLASH_ProgramWord(fw.base + 4 * index, x);
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	b089      	sub	sp, #36	; 0x24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	f107 040c 	add.w	r4, r7, #12
 8002402:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002406:	60bb      	str	r3, [r7, #8]
 8002408:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	61fb      	str	r3, [r7, #28]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	69fa      	ldr	r2, [r7, #28]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f002 fc89 	bl	8004d34 <FLASH_ProgramWord>
}
 8002422:	bf00      	nop
 8002424:	3724      	adds	r7, #36	; 0x24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd90      	pop	{r4, r7, pc}

0800242a <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
    FLASH_Lock();
 8002432:	f002 fc0f 	bl	8004c54 <FLASH_Lock>
    fw->ready = false;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 8002444:	b490      	push	{r4, r7}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	1d3c      	adds	r4, r7, #4
 800244c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002450:	603b      	str	r3, [r7, #0]
    return *(int*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	4a05      	ldr	r2, [pc, #20]	; (800246c <flash_read_int+0x28>)
 8002456:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4413      	add	r3, r2
 8002460:	681b      	ldr	r3, [r3, #0]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bc90      	pop	{r4, r7}
 800246a:	4770      	bx	lr
 800246c:	20000000 	.word	0x20000000

08002470 <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 8002470:	b490      	push	{r4, r7}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	1d3c      	adds	r4, r7, #4
 8002478:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800247c:	603b      	str	r3, [r7, #0]
    return *(float*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	4a07      	ldr	r2, [pc, #28]	; (80024a0 <flash_read_float+0x30>)
 8002482:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	ee07 3a90 	vmov	s15, r3
}
 8002492:	eeb0 0a67 	vmov.f32	s0, s15
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bc90      	pop	{r4, r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20000000 	.word	0x20000000

080024a4 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 80024a4:	b480      	push	{r7}
 80024a6:	b087      	sub	sp, #28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	/* Output duty cycle from controller to the pwm timer */
	uint32_t tim_ch_u;
	uint32_t tim_ch_v;
	uint32_t tim_ch_w;
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80024ac:	4b8f      	ldr	r3, [pc, #572]	; (80026ec <set_dtc+0x248>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d106      	bne.n	80024c2 <set_dtc+0x1e>
		tim_ch_u = TIM_CH_U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
		tim_ch_v = TIM_CH_V;
 80024b8:	2304      	movs	r3, #4
 80024ba:	613b      	str	r3, [r7, #16]
		tim_ch_w = TIM_CH_W;
 80024bc:	2308      	movs	r3, #8
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	e005      	b.n	80024ce <set_dtc+0x2a>
	}
	else{
		tim_ch_u = TIM_CH_U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
		tim_ch_v = TIM_CH_W;
 80024c6:	2308      	movs	r3, #8
 80024c8:	613b      	str	r3, [r7, #16]
		tim_ch_w = TIM_CH_V;
 80024ca:	2304      	movs	r3, #4
 80024cc:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_u, ((TIM_PWM.Instance->ARR))*(1.0f-controller->dtc_u));
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_v, ((TIM_PWM.Instance->ARR))*(1.0f-controller->dtc_v));
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_w, ((TIM_PWM.Instance->ARR))*(1.0f-controller->dtc_w));
	}
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_u, ((TIM_PWM.Instance->ARR))*(controller->dtc_u));
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d113      	bne.n	80024fc <set_dtc+0x58>
 80024d4:	4b86      	ldr	r3, [pc, #536]	; (80026f0 <set_dtc+0x24c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024da:	ee07 3a90 	vmov	s15, r3
 80024de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80024e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ec:	4b80      	ldr	r3, [pc, #512]	; (80026f0 <set_dtc+0x24c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f4:	ee17 2a90 	vmov	r2, s15
 80024f8:	635a      	str	r2, [r3, #52]	; 0x34
 80024fa:	e040      	b.n	800257e <set_dtc+0xda>
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	2b04      	cmp	r3, #4
 8002500:	d113      	bne.n	800252a <set_dtc+0x86>
 8002502:	4b7b      	ldr	r3, [pc, #492]	; (80026f0 <set_dtc+0x24c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002508:	ee07 3a90 	vmov	s15, r3
 800250c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800251a:	4b75      	ldr	r3, [pc, #468]	; (80026f0 <set_dtc+0x24c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002522:	ee17 2a90 	vmov	r2, s15
 8002526:	639a      	str	r2, [r3, #56]	; 0x38
 8002528:	e029      	b.n	800257e <set_dtc+0xda>
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	2b08      	cmp	r3, #8
 800252e:	d113      	bne.n	8002558 <set_dtc+0xb4>
 8002530:	4b6f      	ldr	r3, [pc, #444]	; (80026f0 <set_dtc+0x24c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002548:	4b69      	ldr	r3, [pc, #420]	; (80026f0 <set_dtc+0x24c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002550:	ee17 2a90 	vmov	r2, s15
 8002554:	63da      	str	r2, [r3, #60]	; 0x3c
 8002556:	e012      	b.n	800257e <set_dtc+0xda>
 8002558:	4b65      	ldr	r3, [pc, #404]	; (80026f0 <set_dtc+0x24c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255e:	ee07 3a90 	vmov	s15, r3
 8002562:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800256c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002570:	4b5f      	ldr	r3, [pc, #380]	; (80026f0 <set_dtc+0x24c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002578:	ee17 2a90 	vmov	r2, s15
 800257c:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_v, ((TIM_PWM.Instance->ARR))*(controller->dtc_v));
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d113      	bne.n	80025ac <set_dtc+0x108>
 8002584:	4b5a      	ldr	r3, [pc, #360]	; (80026f0 <set_dtc+0x24c>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258a:	ee07 3a90 	vmov	s15, r3
 800258e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259c:	4b54      	ldr	r3, [pc, #336]	; (80026f0 <set_dtc+0x24c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025a4:	ee17 2a90 	vmov	r2, s15
 80025a8:	635a      	str	r2, [r3, #52]	; 0x34
 80025aa:	e040      	b.n	800262e <set_dtc+0x18a>
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d113      	bne.n	80025da <set_dtc+0x136>
 80025b2:	4b4f      	ldr	r3, [pc, #316]	; (80026f0 <set_dtc+0x24c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b8:	ee07 3a90 	vmov	s15, r3
 80025bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80025c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ca:	4b49      	ldr	r3, [pc, #292]	; (80026f0 <set_dtc+0x24c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025d2:	ee17 2a90 	vmov	r2, s15
 80025d6:	639a      	str	r2, [r3, #56]	; 0x38
 80025d8:	e029      	b.n	800262e <set_dtc+0x18a>
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d113      	bne.n	8002608 <set_dtc+0x164>
 80025e0:	4b43      	ldr	r3, [pc, #268]	; (80026f0 <set_dtc+0x24c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e6:	ee07 3a90 	vmov	s15, r3
 80025ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80025f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f8:	4b3d      	ldr	r3, [pc, #244]	; (80026f0 <set_dtc+0x24c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002600:	ee17 2a90 	vmov	r2, s15
 8002604:	63da      	str	r2, [r3, #60]	; 0x3c
 8002606:	e012      	b.n	800262e <set_dtc+0x18a>
 8002608:	4b39      	ldr	r3, [pc, #228]	; (80026f0 <set_dtc+0x24c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260e:	ee07 3a90 	vmov	s15, r3
 8002612:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800261c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002620:	4b33      	ldr	r3, [pc, #204]	; (80026f0 <set_dtc+0x24c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002628:	ee17 2a90 	vmov	r2, s15
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_w, ((TIM_PWM.Instance->ARR))*(controller->dtc_w));
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d113      	bne.n	800265c <set_dtc+0x1b8>
 8002634:	4b2e      	ldr	r3, [pc, #184]	; (80026f0 <set_dtc+0x24c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263a:	ee07 3a90 	vmov	s15, r3
 800263e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800264c:	4b28      	ldr	r3, [pc, #160]	; (80026f0 <set_dtc+0x24c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002654:	ee17 2a90 	vmov	r2, s15
 8002658:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800265a:	e040      	b.n	80026de <set_dtc+0x23a>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_w, ((TIM_PWM.Instance->ARR))*(controller->dtc_w));
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2b04      	cmp	r3, #4
 8002660:	d113      	bne.n	800268a <set_dtc+0x1e6>
 8002662:	4b23      	ldr	r3, [pc, #140]	; (80026f0 <set_dtc+0x24c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002668:	ee07 3a90 	vmov	s15, r3
 800266c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267a:	4b1d      	ldr	r3, [pc, #116]	; (80026f0 <set_dtc+0x24c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002682:	ee17 2a90 	vmov	r2, s15
 8002686:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002688:	e029      	b.n	80026de <set_dtc+0x23a>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_w, ((TIM_PWM.Instance->ARR))*(controller->dtc_w));
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2b08      	cmp	r3, #8
 800268e:	d113      	bne.n	80026b8 <set_dtc+0x214>
 8002690:	4b17      	ldr	r3, [pc, #92]	; (80026f0 <set_dtc+0x24c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002696:	ee07 3a90 	vmov	s15, r3
 800269a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80026a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <set_dtc+0x24c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026b0:	ee17 2a90 	vmov	r2, s15
 80026b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80026b6:	e012      	b.n	80026de <set_dtc+0x23a>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, tim_ch_w, ((TIM_PWM.Instance->ARR))*(controller->dtc_w));
 80026b8:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <set_dtc+0x24c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026be:	ee07 3a90 	vmov	s15, r3
 80026c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80026cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d0:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <set_dtc+0x24c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026d8:	ee17 2a90 	vmov	r2, s15
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80026de:	bf00      	nop
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	20008c0c 	.word	0x20008c0c
 80026f0:	200091c0 	.word	0x200091c0

080026f4 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b0b8      	sub	sp, #224	; 0xe0
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
	ADC_HandleTypeDef adc_ch_ia;
	ADC_HandleTypeDef adc_ch_ib;
	ADC_HandleTypeDef adc_ch_ic;

	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80026fc:	4b42      	ldr	r3, [pc, #264]	; (8002808 <analog_sample+0x114>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d110      	bne.n	8002726 <analog_sample+0x32>
		adc_ch_ia = ADC_CH_IA;
 8002704:	4a41      	ldr	r2, [pc, #260]	; (800280c <analog_sample+0x118>)
 8002706:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800270a:	4611      	mov	r1, r2
 800270c:	2248      	movs	r2, #72	; 0x48
 800270e:	4618      	mov	r0, r3
 8002710:	f008 fd12 	bl	800b138 <memcpy>
		adc_ch_ib = ADC_CH_IB;
 8002714:	4a3e      	ldr	r2, [pc, #248]	; (8002810 <analog_sample+0x11c>)
 8002716:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800271a:	4611      	mov	r1, r2
 800271c:	2248      	movs	r2, #72	; 0x48
 800271e:	4618      	mov	r0, r3
 8002720:	f008 fd0a 	bl	800b138 <memcpy>
 8002724:	e00f      	b.n	8002746 <analog_sample+0x52>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		adc_ch_ib = ADC_CH_IA;
 8002726:	4a39      	ldr	r2, [pc, #228]	; (800280c <analog_sample+0x118>)
 8002728:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800272c:	4611      	mov	r1, r2
 800272e:	2248      	movs	r2, #72	; 0x48
 8002730:	4618      	mov	r0, r3
 8002732:	f008 fd01 	bl	800b138 <memcpy>
		adc_ch_ia = ADC_CH_IB;
 8002736:	4a36      	ldr	r2, [pc, #216]	; (8002810 <analog_sample+0x11c>)
 8002738:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800273c:	4611      	mov	r1, r2
 800273e:	2248      	movs	r2, #72	; 0x48
 8002740:	4618      	mov	r0, r3
 8002742:	f008 fcf9 	bl	800b138 <memcpy>
		//adc_ch_ic = ADC_CH_IB;
	}

	HAL_ADC_Start(&ADC_CH_MAIN);
 8002746:	4831      	ldr	r0, [pc, #196]	; (800280c <analog_sample+0x118>)
 8002748:	f002 ff98 	bl	800567c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 800274c:	f04f 31ff 	mov.w	r1, #4294967295
 8002750:	482e      	ldr	r0, [pc, #184]	; (800280c <analog_sample+0x118>)
 8002752:	f003 f859 	bl	8005808 <HAL_ADC_PollForConversion>
	controller->adc_b_raw = HAL_ADC_GetValue(&adc_ch_ib);
 8002756:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800275a:	4618      	mov	r0, r3
 800275c:	f003 f8d8 	bl	8005910 <HAL_ADC_GetValue>
 8002760:	4603      	mov	r3, r0
 8002762:	461a      	mov	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	609a      	str	r2, [r3, #8]
	controller->adc_a_raw = HAL_ADC_GetValue(&adc_ch_ia);
 8002768:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800276c:	4618      	mov	r0, r3
 800276e:	f003 f8cf 	bl	8005910 <HAL_ADC_GetValue>
 8002772:	4603      	mov	r3, r0
 8002774:	461a      	mov	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	605a      	str	r2, [r3, #4]
	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 800277a:	4826      	ldr	r0, [pc, #152]	; (8002814 <analog_sample+0x120>)
 800277c:	f003 f8c8 	bl	8005910 <HAL_ADC_GetValue>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	611a      	str	r2, [r3, #16]
	controller->v_bus = controller->adc_vbus_raw*V_SCALE;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	ee07 3a90 	vmov	s15, r3
 8002790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002794:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002818 <analog_sample+0x124>
 8002798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	ee07 3a90 	vmov	s15, r3
 80027b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027b6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800281c <analog_sample+0x128>
 80027ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	ee07 3a90 	vmov	s15, r3
 80027d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800281c <analog_sample+0x128>
 80027dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	edd3 7a05 	vldr	s15, [r3, #20]
 80027ec:	eeb1 7a67 	vneg.f32	s14, s15
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	edd3 7a06 	vldr	s15, [r3, #24]
 80027f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	edc3 7a07 	vstr	s15, [r3, #28]

}
 8002800:	bf00      	nop
 8002802:	37e0      	adds	r7, #224	; 0xe0
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20008c0c 	.word	0x20008c0c
 800280c:	20000290 	.word	0x20000290
 8002810:	20000248 	.word	0x20000248
 8002814:	200002d8 	.word	0x200002d8
 8002818:	3c533333 	.word	0x3c533333
 800281c:	3ca50000 	.word	0x3ca50000

08002820 <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 8002820:	b580      	push	{r7, lr}
 8002822:	b088      	sub	sp, #32
 8002824:	af00      	add	r7, sp, #0
 8002826:	ed87 0a05 	vstr	s0, [r7, #20]
 800282a:	edc7 0a04 	vstr	s1, [r7, #16]
 800282e:	ed87 1a03 	vstr	s2, [r7, #12]
 8002832:	60b8      	str	r0, [r7, #8]
 8002834:	6079      	str	r1, [r7, #4]
 8002836:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cosf(theta);
 8002838:	ed97 0a05 	vldr	s0, [r7, #20]
 800283c:	f007 fa34 	bl	8009ca8 <cosf>
 8002840:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sinf(theta);
 8002844:	ed97 0a05 	vldr	s0, [r7, #20]
 8002848:	f007 fac0 	bl	8009dcc <sinf>
 800284c:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 8002850:	ed97 7a07 	vldr	s14, [r7, #28]
 8002854:	edd7 7a04 	vldr	s15, [r7, #16]
 8002858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800285c:	edd7 6a06 	vldr	s13, [r7, #24]
 8002860:	edd7 7a03 	vldr	s15, [r7, #12]
 8002864:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002868:	ee77 7a67 	vsub.f32	s15, s14, s15
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002872:	edd7 7a06 	vldr	s15, [r7, #24]
 8002876:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002920 <abc+0x100>
 800287a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800287e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002882:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002886:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800288a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800288e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002892:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002896:	edd7 7a07 	vldr	s15, [r7, #28]
 800289a:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002924 <abc+0x104>
 800289e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80028a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80028a6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80028aa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80028ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80028b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80028b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80028c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80028c8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002924 <abc+0x104>
 80028cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80028d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80028d4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80028d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80028dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80028ec:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002920 <abc+0x100>
 80028f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80028f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80028f8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80028fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002900:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002904:	edd7 7a03 	vldr	s15, [r7, #12]
 8002908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800290c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	edc3 7a00 	vstr	s15, [r3]
    }
 8002916:	bf00      	nop
 8002918:	3720      	adds	r7, #32
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	3f5db3d7 	.word	0x3f5db3d7
 8002924:	bf5db3d7 	.word	0xbf5db3d7

08002928 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	ed87 0a05 	vstr	s0, [r7, #20]
 8002932:	edc7 0a04 	vstr	s1, [r7, #16]
 8002936:	ed87 1a03 	vstr	s2, [r7, #12]
 800293a:	edc7 1a02 	vstr	s3, [r7, #8]
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cosf(theta);
 8002942:	ed97 0a05 	vldr	s0, [r7, #20]
 8002946:	f007 f9af 	bl	8009ca8 <cosf>
 800294a:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sinf(theta);
 800294e:	ed97 0a05 	vldr	s0, [r7, #20]
 8002952:	f007 fa3b 	bl	8009dcc <sinf>
 8002956:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 800295a:	ed97 7a07 	vldr	s14, [r7, #28]
 800295e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002966:	edd7 7a06 	vldr	s15, [r7, #24]
 800296a:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002a3c <dq0+0x114>
 800296e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002972:	edd7 7a07 	vldr	s15, [r7, #28]
 8002976:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800297a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800297e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002982:	edd7 7a03 	vldr	s15, [r7, #12]
 8002986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800298a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800298e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002992:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002a40 <dq0+0x118>
 8002996:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800299a:	edd7 7a07 	vldr	s15, [r7, #28]
 800299e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80029a2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80029a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80029ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b6:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002a44 <dq0+0x11c>
 80029ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 80029c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80029c8:	eeb1 7a67 	vneg.f32	s14, s15
 80029cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80029d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80029d8:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002a40 <dq0+0x118>
 80029dc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80029e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80029e4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80029e8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80029ec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80029f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a00:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002a3c <dq0+0x114>
 8002a04:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a08:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a0c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002a10:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a14:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a18:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a24:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002a44 <dq0+0x11c>
 8002a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	edc3 7a00 	vstr	s15, [r3]

    }
 8002a32:	bf00      	nop
 8002a34:	3720      	adds	r7, #32
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	3f5db3d7 	.word	0x3f5db3d7
 8002a40:	bf5db3d7 	.word	0xbf5db3d7
 8002a44:	3f2aaaab 	.word	0x3f2aaaab

08002a48 <svm>:

void svm(float v_bus, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	ed2d 8b02 	vpush	{d8}
 8002a4e:	b08a      	sub	sp, #40	; 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	ed87 0a07 	vstr	s0, [r7, #28]
 8002a56:	edc7 0a06 	vstr	s1, [r7, #24]
 8002a5a:	ed87 1a05 	vstr	s2, [r7, #20]
 8002a5e:	edc7 1a04 	vstr	s3, [r7, #16]
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002a68:	ed97 1a04 	vldr	s2, [r7, #16]
 8002a6c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002a70:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a74:	f001 fd1d 	bl	80044b2 <fminf3>
 8002a78:	eeb0 8a40 	vmov.f32	s16, s0
 8002a7c:	ed97 1a04 	vldr	s2, [r7, #16]
 8002a80:	edd7 0a05 	vldr	s1, [r7, #20]
 8002a84:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a88:	f001 fcdf 	bl	800444a <fmaxf3>
 8002a8c:	eef0 7a40 	vmov.f32	s15, s0
 8002a90:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002a94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a9c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002aa0:	4b41      	ldr	r3, [pc, #260]	; (8002ba8 <svm+0x160>)
 8002aa2:	623b      	str	r3, [r7, #32]


    *dtc_u = fminf(fmaxf((.5f*(u -v_offset)/(v_bus*(DTC_MAX-DTC_MIN)) + v_midpoint ), DTC_MIN), DTC_MAX);
 8002aa4:	ed97 7a06 	vldr	s14, [r7, #24]
 8002aa8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002aac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002ab4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002ab8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002abc:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002bac <svm+0x164>
 8002ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ac8:	edd7 7a08 	vldr	s15, [r7, #32]
 8002acc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad0:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002bb0 <svm+0x168>
 8002ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ad8:	f007 f926 	bl	8009d28 <fmaxf>
 8002adc:	eef0 7a40 	vmov.f32	s15, s0
 8002ae0:	eddf 0a32 	vldr	s1, [pc, #200]	; 8002bac <svm+0x164>
 8002ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae8:	f007 f939 	bl	8009d5e <fminf>
 8002aec:	eef0 7a40 	vmov.f32	s15, s0
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fminf(fmaxf((.5f*(v -v_offset)/(v_bus*(DTC_MAX-DTC_MIN)) + v_midpoint ), DTC_MIN), DTC_MAX);
 8002af6:	ed97 7a05 	vldr	s14, [r7, #20]
 8002afa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b06:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002b0a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b0e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002bac <svm+0x164>
 8002b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b1a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b22:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002bb0 <svm+0x168>
 8002b26:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2a:	f007 f8fd 	bl	8009d28 <fmaxf>
 8002b2e:	eef0 7a40 	vmov.f32	s15, s0
 8002b32:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8002bac <svm+0x164>
 8002b36:	eeb0 0a67 	vmov.f32	s0, s15
 8002b3a:	f007 f910 	bl	8009d5e <fminf>
 8002b3e:	eef0 7a40 	vmov.f32	s15, s0
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fminf(fmaxf((.5f*(w -v_offset)/(v_bus*(DTC_MAX-DTC_MIN)) + v_midpoint ), DTC_MIN), DTC_MAX);
 8002b48:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002b50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b54:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b58:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002b5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b60:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002bac <svm+0x164>
 8002b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b6c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b74:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002bb0 <svm+0x168>
 8002b78:	eeb0 0a67 	vmov.f32	s0, s15
 8002b7c:	f007 f8d4 	bl	8009d28 <fmaxf>
 8002b80:	eef0 7a40 	vmov.f32	s15, s0
 8002b84:	eddf 0a09 	vldr	s1, [pc, #36]	; 8002bac <svm+0x164>
 8002b88:	eeb0 0a67 	vmov.f32	s0, s15
 8002b8c:	f007 f8e7 	bl	8009d5e <fminf>
 8002b90:	eef0 7a40 	vmov.f32	s15, s0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	edc3 7a00 	vstr	s15, [r3]

    }
 8002b9a:	bf00      	nop
 8002b9c:	3728      	adds	r7, #40	; 0x28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	ecbd 8b02 	vpop	{d8}
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	3ef0a3d7 	.word	0x3ef0a3d7
 8002bac:	3f70a3d7 	.word	0x3f70a3d7
 8002bb0:	00000000 	.word	0x00000000

08002bb4 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002bc4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bc8:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	655a      	str	r2, [r3, #84]	; 0x54
    controller->dtc_v = 0.f;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_w = 0.f;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	65da      	str	r2, [r3, #92]	; 0x5c
    set_dtc(controller);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff fc5e 	bl	80024a4 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	e00f      	b.n	8002c0e <zero_current+0x5a>
    	analog_sample(controller);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f7ff fd80 	bl	80026f4 <analog_sample>
    	//HAL_ADC_Start(&ADC_CH_MAIN);
    	//HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
    	adc_a_offset +=  controller->adc_a_raw;//HAL_ADC_GetValue(&ADC_CH_IB);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;//HAL_ADC_GetValue(&ADC_CH_IC);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	4413      	add	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	dbeb      	blt.n	8002bee <zero_current+0x3a>
    	//HAL_ADC_GetValue(&ADC_CH_VBUS);
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	fb92 f2f3 	sdiv	r2, r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->adc_b_offset = adc_b_offset/n;
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	fb92 f2f3 	sdiv	r2, r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    }
 8002c32:	bf00      	nop
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002c3c:	b590      	push	{r4, r7, lr}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a3b      	ldr	r2, [pc, #236]	; (8002d34 <init_controller_params+0xf8>)
 8002c48:	675a      	str	r2, [r3, #116]	; 0x74
    controller->ki_q = KI_Q;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a39      	ldr	r2, [pc, #228]	; (8002d34 <init_controller_params+0xf8>)
 8002c4e:	679a      	str	r2, [r3, #120]	; 0x78
    controller->k_d = K_SCALE*I_BW;
 8002c50:	4b39      	ldr	r3, [pc, #228]	; (8002d38 <init_controller_params+0xfc>)
 8002c52:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c56:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002d3c <init_controller_params+0x100>
 8002c5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
    controller->k_q = K_SCALE*I_BW;
 8002c64:	4b34      	ldr	r3, [pc, #208]	; (8002d38 <init_controller_params+0xfc>)
 8002c66:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c6a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002d3c <init_controller_params+0x100>
 8002c6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*2.0f*PI_F);
 8002c78:	4b2f      	ldr	r3, [pc, #188]	; (8002d38 <init_controller_params+0xfc>)
 8002c7a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c7e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002d40 <init_controller_params+0x104>
 8002c82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c8a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002d44 <init_controller_params+0x108>
 8002c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002c96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ca2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ca6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
    for(int i = 0; i<128; i++)
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	e036      	b.n	8002d24 <init_controller_params+0xe8>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	ee07 3a90 	vmov	s15, r3
 8002cbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cc0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002d48 <init_controller_params+0x10c>
 8002cc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc8:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002d4c <init_controller_params+0x110>
 8002ccc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002cd0:	ee16 0a90 	vmov	r0, s13
 8002cd4:	f7fd fc58 	bl	8000588 <__aeabi_f2d>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	460c      	mov	r4, r1
 8002cdc:	ec44 3b10 	vmov	d0, r3, r4
 8002ce0:	f007 f8b6 	bl	8009e50 <exp>
 8002ce4:	ec51 0b10 	vmov	r0, r1, d0
 8002ce8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cec:	4b18      	ldr	r3, [pc, #96]	; (8002d50 <init_controller_params+0x114>)
 8002cee:	f7fd fca3 	bl	8000638 <__aeabi_dmul>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	460c      	mov	r4, r1
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	f04f 0200 	mov.w	r2, #0
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <init_controller_params+0x118>)
 8002d00:	f7fd fae4 	bl	80002cc <__adddf3>
 8002d04:	4603      	mov	r3, r0
 8002d06:	460c      	mov	r4, r1
 8002d08:	4618      	mov	r0, r3
 8002d0a:	4621      	mov	r1, r4
 8002d0c:	f7fd ff8c 	bl	8000c28 <__aeabi_d2f>
 8002d10:	4601      	mov	r1, r0
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	3338      	adds	r3, #56	; 0x38
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	4413      	add	r3, r2
 8002d1c:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	3301      	adds	r3, #1
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2b7f      	cmp	r3, #127	; 0x7f
 8002d28:	ddc5      	ble.n	8002cb6 <init_controller_params+0x7a>
    }

    }
 8002d2a:	bf00      	nop
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd90      	pop	{r4, r7, pc}
 8002d32:	bf00      	nop
 8002d34:	3d3a5e35 	.word	0x3d3a5e35
 8002d38:	200005fc 	.word	0x200005fc
 8002d3c:	38d1b717 	.word	0x38d1b717
 8002d40:	37d1b717 	.word	0x37d1b717
 8002d44:	40490fdb 	.word	0x40490fdb
 8002d48:	bc000000 	.word	0xbc000000
 8002d4c:	3d03126f 	.word	0x3d03126f
 8002d50:	3ff33333 	.word	0x3ff33333
 8002d54:	3ff00000 	.word	0x3ff00000

08002d58 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002d60:	4b33      	ldr	r3, [pc, #204]	; (8002e30 <reset_foc+0xd8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d66:	ee07 3a90 	vmov	s15, r3
 8002d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d6e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d76:	4b2e      	ldr	r3, [pc, #184]	; (8002e30 <reset_foc+0xd8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d7e:	ee17 2a90 	vmov	r2, s15
 8002d82:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002d84:	4b2a      	ldr	r3, [pc, #168]	; (8002e30 <reset_foc+0xd8>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	ee07 3a90 	vmov	s15, r3
 8002d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d92:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9a:	4b25      	ldr	r3, [pc, #148]	; (8002e30 <reset_foc+0xd8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002da2:	ee17 2a90 	vmov	r2, s15
 8002da6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002da8:	4b21      	ldr	r3, [pc, #132]	; (8002e30 <reset_foc+0xd8>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dae:	ee07 3a90 	vmov	s15, r3
 8002db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002db6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dbe:	4b1c      	ldr	r3, [pc, #112]	; (8002e30 <reset_foc+0xd8>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dc6:	ee17 2a90 	vmov	r2, s15
 8002dca:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    controller->i_q_des = 0;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f04f 0200 	mov.w	r2, #0
 8002ddc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    controller->i_d = 0;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f04f 0200 	mov.w	r2, #0
 8002de6:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_q = 0;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q_filt = 0;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f04f 0200 	mov.w	r2, #0
 8002df6:	641a      	str	r2, [r3, #64]	; 0x40
    controller->q_int = 0;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    controller->d_int = 0;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f04f 0200 	mov.w	r2, #0
 8002e08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->v_q = 0;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	651a      	str	r2, [r3, #80]	; 0x50
    controller->v_d = 0;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	64da      	str	r2, [r3, #76]	; 0x4c
    controller->otw_flag = 0;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

    }
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	200091c0 	.word	0x200091c0

08002e34 <commutate>:
       controller->i_q_des = fmaxf(fminf(controller->i_q_des, q_max), -q_max);
       //float i_cmd_mag_sq = controller->i_d_des*controller->i_d_des + controller->i_q_des*controller->i_q_des;

}
void commutate(ControllerStruct *controller, ObserverStruct *observer, EncoderStruct *encoder)
{
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b08d      	sub	sp, #52	; 0x34
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
	/* Do Field Oriented Controll and stuff */

		controller->theta_elec = encoder->elec_angle;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	629a      	str	r2, [r3, #40]	; 0x28
		controller->dtheta_elec = encoder->elec_velocity;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
		controller->dtheta_mech = encoder->velocity*GR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	625a      	str	r2, [r3, #36]	; 0x24

		float v_max = OVERMODULATION*controller->v_bus*(DTC_MAX-DTC_MIN);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	edd3 7a08 	vldr	s15, [r3, #32]
 8002e66:	ed9f 7ad9 	vldr	s14, [pc, #868]	; 80031cc <commutate+0x398>
 8002e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e6e:	ed9f 7ad8 	vldr	s14, [pc, #864]	; 80031d0 <commutate+0x39c>
 8002e72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e76:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

       /// Commutation Loop ///
       controller->loop_count ++;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

       if((fabsf(controller->i_b) > 41.0f)|(fabsf(controller->i_c) > 41.0f)|(fabsf(controller->i_a) > 41.0f)){controller->oc_flag = 1;}
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e8e:	eef0 7ae7 	vabs.f32	s15, s15
 8002e92:	ed9f 7ad0 	vldr	s14, [pc, #832]	; 80031d4 <commutate+0x3a0>
 8002e96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9e:	bfcc      	ite	gt
 8002ea0:	2301      	movgt	r3, #1
 8002ea2:	2300      	movle	r3, #0
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	edd3 7a07 	vldr	s15, [r3, #28]
 8002eac:	eef0 7ae7 	vabs.f32	s15, s15
 8002eb0:	ed9f 7ac8 	vldr	s14, [pc, #800]	; 80031d4 <commutate+0x3a0>
 8002eb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebc:	bfcc      	ite	gt
 8002ebe:	2301      	movgt	r3, #1
 8002ec0:	2300      	movle	r3, #0
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	461a      	mov	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ed0:	eef0 7ae7 	vabs.f32	s15, s15
 8002ed4:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80031d4 <commutate+0x3a0>
 8002ed8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee0:	bfcc      	ite	gt
 8002ee2:	2301      	movgt	r3, #1
 8002ee4:	2300      	movle	r3, #0
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <commutate+0xc2>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	ed93 7a05 	vldr	s14, [r3, #20]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	edd3 6a06 	vldr	s13, [r3, #24]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	ed93 6a07 	vldr	s12, [r3, #28]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	333c      	adds	r3, #60	; 0x3c
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4610      	mov	r0, r2
 8002f1c:	eef0 1a46 	vmov.f32	s3, s12
 8002f20:	eeb0 1a66 	vmov.f32	s2, s13
 8002f24:	eef0 0a47 	vmov.f32	s1, s14
 8002f28:	eeb0 0a67 	vmov.f32	s0, s15
 8002f2c:	f7ff fcfc 	bl	8002928 <dq0>

       controller->i_q_filt = 0.99f*controller->i_q_filt + 0.01f*controller->i_q;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002f36:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 80031d8 <commutate+0x3a4>
 8002f3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002f44:	eddf 6aa5 	vldr	s13, [pc, #660]	; 80031dc <commutate+0x3a8>
 8002f48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
       controller->i_d_filt = 0.99f*controller->i_d_filt + 0.01f*controller->i_d;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002f5c:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 80031d8 <commutate+0x3a4>
 8002f60:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002f6a:	eddf 6a9c 	vldr	s13, [pc, #624]	; 80031dc <commutate+0x3a8>
 8002f6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

        controller->i_max = I_MAX;//I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8002f7c:	4b98      	ldr	r3, [pc, #608]	; (80031e0 <commutate+0x3ac>)
 8002f7e:	68da      	ldr	r2, [r3, #12]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
        //    controller->i_max = fmaxf(fminf(i_limit, I_MAX), I_MAX_CONT);
        //}
        //else{controller->i_max = I_MAX;}


        limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f103 019c 	add.w	r1, r3, #156	; 0x9c
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002f98:	eeb0 0a67 	vmov.f32	s0, s15
 8002f9c:	4610      	mov	r0, r2
 8002f9e:	f001 fabc 	bl	800451a <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002fae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
       float i_q_error = controller->i_q_des - controller->i_q;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002fc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

       // Calculate feed-forward voltages //
       float v_d_ff = SQRT3*(0.0f*controller->i_d_des*0.0f  - controller->dtheta_elec*.003f*controller->i_q_des);   //feed-forward voltages
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8002fd0:	ed9f 7a84 	vldr	s14, [pc, #528]	; 80031e4 <commutate+0x3b0>
 8002fd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fd8:	ed9f 7a82 	vldr	s14, [pc, #520]	; 80031e4 <commutate+0x3b0>
 8002fdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002fe6:	eddf 6a80 	vldr	s13, [pc, #512]	; 80031e8 <commutate+0x3b4>
 8002fea:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8002ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ffc:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80031ec <commutate+0x3b8>
 8003000:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003004:	edc7 7a08 	vstr	s15, [r7, #32]
       float v_q_ff =  SQRT3*(0.0f*controller->i_q_des*0.0f +  controller->dtheta_elec*(.003f*controller->i_d_des + 0.0f*0.0f));
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800300e:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80031e4 <commutate+0x3b0>
 8003012:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003016:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80031e4 <commutate+0x3b0>
 800301a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 800302a:	ed9f 6a6f 	vldr	s12, [pc, #444]	; 80031e8 <commutate+0x3b4>
 800302e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003032:	ed9f 6a6c 	vldr	s12, [pc, #432]	; 80031e4 <commutate+0x3b0>
 8003036:	ee77 7a86 	vadd.f32	s15, s15, s12
 800303a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800303e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003042:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80031ec <commutate+0x3b8>
 8003046:	ee67 7a87 	vmul.f32	s15, s15, s14
 800304a:	edc7 7a07 	vstr	s15, [r7, #28]

       // Integrate Error //
       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003060:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003064:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800306c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80


       controller->d_int = fmaxf(fminf(controller->d_int, v_max), -v_max);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800307c:	edd7 0a0b 	vldr	s1, [r7, #44]	; 0x2c
 8003080:	eeb0 0a67 	vmov.f32	s0, s15
 8003084:	f006 fe6b 	bl	8009d5e <fminf>
 8003088:	eeb0 7a40 	vmov.f32	s14, s0
 800308c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003090:	eef1 7a67 	vneg.f32	s15, s15
 8003094:	eef0 0a67 	vmov.f32	s1, s15
 8003098:	eeb0 0a47 	vmov.f32	s0, s14
 800309c:	f006 fe44 	bl	8009d28 <fmaxf>
 80030a0:	eef0 7a40 	vmov.f32	s15, s0
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
       controller->v_d = controller->k_d*i_d_error + controller->d_int;// + v_d_ff;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 80030b0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80030be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
       controller->v_d = fmaxf(fminf(controller->v_d, v_max), -v_max);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80030ce:	edd7 0a0b 	vldr	s1, [r7, #44]	; 0x2c
 80030d2:	eeb0 0a67 	vmov.f32	s0, s15
 80030d6:	f006 fe42 	bl	8009d5e <fminf>
 80030da:	eeb0 7a40 	vmov.f32	s14, s0
 80030de:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80030e2:	eef1 7a67 	vneg.f32	s15, s15
 80030e6:	eef0 0a67 	vmov.f32	s1, s15
 80030ea:	eeb0 0a47 	vmov.f32	s0, s14
 80030ee:	f006 fe1b 	bl	8009d28 <fmaxf>
 80030f2:	eef0 7a40 	vmov.f32	s15, s0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
       float vq_max = sqrtf(v_max*v_max - controller->v_d*controller->v_d);
 80030fc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003100:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003104:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800311c:	eeb0 0a67 	vmov.f32	s0, s15
 8003120:	f006 ffc8 	bl	800a0b4 <sqrtf>
 8003124:	ed87 0a06 	vstr	s0, [r7, #24]


       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 800313a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800313e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003142:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003146:	ee77 7a27 	vadd.f32	s15, s14, s15
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
       controller->q_int = fmaxf(fminf(controller->q_int, v_max), -v_max);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003156:	edd7 0a0b 	vldr	s1, [r7, #44]	; 0x2c
 800315a:	eeb0 0a67 	vmov.f32	s0, s15
 800315e:	f006 fdfe 	bl	8009d5e <fminf>
 8003162:	eeb0 7a40 	vmov.f32	s14, s0
 8003166:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800316a:	eef1 7a67 	vneg.f32	s15, s15
 800316e:	eef0 0a67 	vmov.f32	s1, s15
 8003172:	eeb0 0a47 	vmov.f32	s0, s14
 8003176:	f006 fdd7 	bl	8009d28 <fmaxf>
 800317a:	eef0 7a40 	vmov.f32	s15, s0
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
       controller->v_q = controller->k_q*i_q_error + controller->q_int;// + v_q_ff;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 800318a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800318e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
       controller->v_ref = sqrt(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80031ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80031be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c6:	ee17 0a90 	vmov	r0, s15
 80031ca:	e013      	b.n	80031f4 <commutate+0x3c0>
 80031cc:	3f933333 	.word	0x3f933333
 80031d0:	3f70a3d7 	.word	0x3f70a3d7
 80031d4:	42240000 	.word	0x42240000
 80031d8:	3f7d70a4 	.word	0x3f7d70a4
 80031dc:	3c23d70a 	.word	0x3c23d70a
 80031e0:	200005fc 	.word	0x200005fc
 80031e4:	00000000 	.word	0x00000000
 80031e8:	3b449ba6 	.word	0x3b449ba6
 80031ec:	3fddb3d7 	.word	0x3fddb3d7
 80031f0:	381d4951 	.word	0x381d4951
 80031f4:	f7fd f9c8 	bl	8000588 <__aeabi_f2d>
 80031f8:	4603      	mov	r3, r0
 80031fa:	460c      	mov	r4, r1
 80031fc:	ec44 3b10 	vmov	d0, r3, r4
 8003200:	f006 fea2 	bl	8009f48 <sqrt>
 8003204:	ec54 3b10 	vmov	r3, r4, d0
 8003208:	4618      	mov	r0, r3
 800320a:	4621      	mov	r1, r4
 800320c:	f7fd fd0c 	bl	8000c28 <__aeabi_d2f>
 8003210:	4602      	mov	r2, r0
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
       controller->v_q = fmaxf(fminf(controller->v_q, vq_max), -vq_max);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800321e:	edd7 0a06 	vldr	s1, [r7, #24]
 8003222:	eeb0 0a67 	vmov.f32	s0, s15
 8003226:	f006 fd9a 	bl	8009d5e <fminf>
 800322a:	eeb0 7a40 	vmov.f32	s14, s0
 800322e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003232:	eef1 7a67 	vneg.f32	s15, s15
 8003236:	eef0 0a67 	vmov.f32	s1, s15
 800323a:	eeb0 0a47 	vmov.f32	s0, s14
 800323e:	f006 fd73 	bl	8009d28 <fmaxf>
 8003242:	eef0 7a40 	vmov.f32	s15, s0
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50



       //limit_norm(&controller->v_d, &controller->v_q, v_max);       // Normalize voltage vector to lie within circle of radius v_bus
       //float dtc = controller->v_ref/controller->v_bus;
       float scale = 1;//linearize_dtc(controller, dtc);
 800324c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003250:	617b      	str	r3, [r7, #20]
       //controller->v_q = dtc_q*controller->v_bus;

       //controller->v_d = 0.0f;
       //controller->v_q = 1.0f;

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800325e:	ed5f 6a1c 	vldr	s13, [pc, #-112]	; 80031f0 <commutate+0x3bc>
 8003262:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f103 0060 	add.w	r0, r3, #96	; 0x60
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	3368      	adds	r3, #104	; 0x68
 8003286:	461a      	mov	r2, r3
 8003288:	eeb0 1a66 	vmov.f32	s2, s13
 800328c:	eef0 0a47 	vmov.f32	s1, s14
 8003290:	eeb0 0a67 	vmov.f32	s0, s15
 8003294:	f7ff fac4 	bl	8002820 <abc>
       //controller->v_u = 0.0f;
       //controller->v_v = 2.0f;
       //controller->v_w = 0.0f;
       svm(controller->v_bus, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	edd3 7a08 	vldr	s15, [r3, #32]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f103 0158 	add.w	r1, r3, #88	; 0x58
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	335c      	adds	r3, #92	; 0x5c
 80032c0:	461a      	mov	r2, r3
 80032c2:	eef0 1a46 	vmov.f32	s3, s12
 80032c6:	eeb0 1a66 	vmov.f32	s2, s13
 80032ca:	eef0 0a47 	vmov.f32	s1, s14
 80032ce:	eeb0 0a67 	vmov.f32	s0, s15
 80032d2:	f7ff fbb9 	bl	8002a48 <svm>

       //controller->dtc_u = .1f;
       //controller->dtc_v = .1f;
       //controller->dtc_w = .1f;

       set_dtc(controller);
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f7ff f8e4 	bl	80024a4 <set_dtc>

    }
 80032dc:	bf00      	nop
 80032de:	3734      	adds	r7, #52	; 0x34
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd90      	pop	{r4, r7, pc}

080032e4 <torque_control>:


void torque_control(ControllerStruct *controller){
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	ed93 7a31 	vldr	s14, [r3, #196]	; 0xc4
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	edd3 6a2f 	vldr	s13, [r3, #188]	; 0xbc
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80032fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003302:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800330c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	ed93 6a30 	vldr	s12, [r3, #192]	; 0xc0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003322:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003326:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800332a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800332e:	edc7 7a03 	vstr	s15, [r7, #12]
    //float torque_des = -.1*(controller->p_des - controller->theta_mech);
    controller->i_q_des = torque_des/(KT*GR);
 8003332:	ed97 7a03 	vldr	s14, [r7, #12]
 8003336:	eddf 6a09 	vldr	s13, [pc, #36]	; 800335c <torque_control+0x78>
 800333a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
    controller->i_d_des = 0.0f;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 800334e:	bf00      	nop
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	3cdd2f1b 	.word	0x3cdd2f1b

08003360 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->kp = 0;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	controller->kd = 0;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f04f 0200 	mov.w	r2, #0
 8003382:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->p_des = 0;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	controller->v_des = 0;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	controller->i_q_des = 0;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "drv8323.h"

 void run_fsm(FSMStruct * fsmstate){
 80033b0:	b590      	push	{r4, r7, lr}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	785a      	ldrb	r2, [r3, #1]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d00d      	beq.n	80033e0 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 f92f 	bl	8003628 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	78db      	ldrb	r3, [r3, #3]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d006      	beq.n	80033e0 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	785a      	ldrb	r2, [r3, #1]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f8be 	bl	800355c <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b06      	cmp	r3, #6
 80033e6:	f200 80a2 	bhi.w	800352e <run_fsm+0x17e>
 80033ea:	a201      	add	r2, pc, #4	; (adr r2, 80033f0 <run_fsm+0x40>)
 80033ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f0:	0800352d 	.word	0x0800352d
 80033f4:	0800340d 	.word	0x0800340d
 80033f8:	08003511 	.word	0x08003511
 80033fc:	0800352f 	.word	0x0800352f
 8003400:	0800352d 	.word	0x0800352d
 8003404:	08003523 	.word	0x08003523
 8003408:	0800352d 	.word	0x0800352d

	 case MENU_MODE:
		 break;

	 case CALIBRATION_MODE:
		 if(!comm_encoder_cal.done_ordering){
 800340c:	4b4a      	ldr	r3, [pc, #296]	; (8003538 <run_fsm+0x188>)
 800340e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003412:	2b00      	cmp	r3, #0
 8003414:	d108      	bne.n	8003428 <run_fsm+0x78>
			 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003416:	4b49      	ldr	r3, [pc, #292]	; (800353c <run_fsm+0x18c>)
 8003418:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800341c:	4a46      	ldr	r2, [pc, #280]	; (8003538 <run_fsm+0x188>)
 800341e:	4947      	ldr	r1, [pc, #284]	; (800353c <run_fsm+0x18c>)
 8003420:	4847      	ldr	r0, [pc, #284]	; (8003540 <run_fsm+0x190>)
 8003422:	f7fd ff75 	bl	8001310 <order_phases>
			 preference_writer_load(prefs);

			 update_fsm(fsmstate, 27);
		 }

		 break;
 8003426:	e082      	b.n	800352e <run_fsm+0x17e>
		 else if(!comm_encoder_cal.done_cal){
 8003428:	4b43      	ldr	r3, [pc, #268]	; (8003538 <run_fsm+0x188>)
 800342a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800342e:	2b00      	cmp	r3, #0
 8003430:	d108      	bne.n	8003444 <run_fsm+0x94>
			 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003432:	4b42      	ldr	r3, [pc, #264]	; (800353c <run_fsm+0x18c>)
 8003434:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003438:	4a3f      	ldr	r2, [pc, #252]	; (8003538 <run_fsm+0x188>)
 800343a:	4940      	ldr	r1, [pc, #256]	; (800353c <run_fsm+0x18c>)
 800343c:	4840      	ldr	r0, [pc, #256]	; (8003540 <run_fsm+0x190>)
 800343e:	f7fe f8ff 	bl	8001640 <calibrate_encoder>
		 break;
 8003442:	e074      	b.n	800352e <run_fsm+0x17e>
			 printf("E_ZERO: %d  %f\r\n", E_ZERO, 2.0f*PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 8003444:	4b3f      	ldr	r3, [pc, #252]	; (8003544 <run_fsm+0x194>)
 8003446:	695c      	ldr	r4, [r3, #20]
 8003448:	4b3d      	ldr	r3, [pc, #244]	; (8003540 <run_fsm+0x190>)
 800344a:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800344e:	4b3d      	ldr	r3, [pc, #244]	; (8003544 <run_fsm+0x194>)
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	425b      	negs	r3, r3
 8003454:	ee07 3a90 	vmov	s15, r3
 8003458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800345c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003460:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003548 <run_fsm+0x198>
 8003464:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003468:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800346c:	eeb0 0a66 	vmov.f32	s0, s13
 8003470:	f006 fdc4 	bl	8009ffc <fmodf>
 8003474:	eeb0 7a40 	vmov.f32	s14, s0
 8003478:	eddf 7a34 	vldr	s15, [pc, #208]	; 800354c <run_fsm+0x19c>
 800347c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003480:	ee17 0a90 	vmov	r0, s15
 8003484:	f7fd f880 	bl	8000588 <__aeabi_f2d>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4621      	mov	r1, r4
 800348e:	4830      	ldr	r0, [pc, #192]	; (8003550 <run_fsm+0x1a0>)
 8003490:	f008 fac2 	bl	800ba18 <iprintf>
			 E_ZERO = comm_encoder_cal.ezero;
 8003494:	4b28      	ldr	r3, [pc, #160]	; (8003538 <run_fsm+0x188>)
 8003496:	69db      	ldr	r3, [r3, #28]
 8003498:	4a2a      	ldr	r2, [pc, #168]	; (8003544 <run_fsm+0x194>)
 800349a:	6153      	str	r3, [r2, #20]
			 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 800349c:	4a28      	ldr	r2, [pc, #160]	; (8003540 <run_fsm+0x190>)
 800349e:	4b26      	ldr	r3, [pc, #152]	; (8003538 <run_fsm+0x188>)
 80034a0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80034a4:	332c      	adds	r3, #44	; 0x2c
 80034a6:	f102 0088 	add.w	r0, r2, #136	; 0x88
 80034aa:	4619      	mov	r1, r3
 80034ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034b0:	461a      	mov	r2, r3
 80034b2:	f007 fe41 	bl	800b138 <memcpy>
			 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 80034b6:	4a23      	ldr	r2, [pc, #140]	; (8003544 <run_fsm+0x194>)
 80034b8:	4b1f      	ldr	r3, [pc, #124]	; (8003538 <run_fsm+0x188>)
 80034ba:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80034be:	332c      	adds	r3, #44	; 0x2c
 80034c0:	f102 0018 	add.w	r0, r2, #24
 80034c4:	4619      	mov	r1, r3
 80034c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034ca:	461a      	mov	r2, r3
 80034cc:	f007 fe34 	bl	800b138 <memcpy>
			 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 80034d0:	4b20      	ldr	r3, [pc, #128]	; (8003554 <run_fsm+0x1a4>)
 80034d2:	691a      	ldr	r2, [r3, #16]
 80034d4:	9200      	str	r2, [sp, #0]
 80034d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034d8:	f001 fa1c 	bl	8004914 <preference_writer_ready>
 80034dc:	4603      	mov	r3, r0
 80034de:	f083 0301 	eor.w	r3, r3, #1
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d002      	beq.n	80034ee <run_fsm+0x13e>
 80034e8:	481a      	ldr	r0, [pc, #104]	; (8003554 <run_fsm+0x1a4>)
 80034ea:	f001 fa04 	bl	80048f6 <preference_writer_open>
			 preference_writer_flush(&prefs);
 80034ee:	4819      	ldr	r0, [pc, #100]	; (8003554 <run_fsm+0x1a4>)
 80034f0:	f001 fa1e 	bl	8004930 <preference_writer_flush>
			 preference_writer_close(&prefs);
 80034f4:	4817      	ldr	r0, [pc, #92]	; (8003554 <run_fsm+0x1a4>)
 80034f6:	f001 fa97 	bl	8004a28 <preference_writer_close>
			 preference_writer_load(prefs);
 80034fa:	4b16      	ldr	r3, [pc, #88]	; (8003554 <run_fsm+0x1a4>)
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	9200      	str	r2, [sp, #0]
 8003500:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003502:	f001 fa51 	bl	80049a8 <preference_writer_load>
			 update_fsm(fsmstate, 27);
 8003506:	211b      	movs	r1, #27
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f8ff 	bl	800370c <update_fsm>
		 break;
 800350e:	e00e      	b.n	800352e <run_fsm+0x17e>
		 //controller.kp = 0;
		 //controller.kd = .02;
		 //controller.t_ff = 0;
		 //controller.v_des = 2;
		 //controller.p_des = 0;
		 torque_control(&controller);
 8003510:	480a      	ldr	r0, [pc, #40]	; (800353c <run_fsm+0x18c>)
 8003512:	f7ff fee7 	bl	80032e4 <torque_control>
		 //field_weaken(&controller);
		 //controller.i_q_des = 1.0f;
		 commutate(&controller, &observer, &comm_encoder);
 8003516:	4a0a      	ldr	r2, [pc, #40]	; (8003540 <run_fsm+0x190>)
 8003518:	490f      	ldr	r1, [pc, #60]	; (8003558 <run_fsm+0x1a8>)
 800351a:	4808      	ldr	r0, [pc, #32]	; (800353c <run_fsm+0x18c>)
 800351c:	f7ff fc8a 	bl	8002e34 <commutate>

		 break;
 8003520:	e005      	b.n	800352e <run_fsm+0x17e>

	 case SETUP_MODE:
		 break;

	 case ENCODER_MODE:
		 ps_print(&comm_encoder, 100);
 8003522:	2164      	movs	r1, #100	; 0x64
 8003524:	4806      	ldr	r0, [pc, #24]	; (8003540 <run_fsm+0x190>)
 8003526:	f001 f991 	bl	800484c <ps_print>
		 break;
 800352a:	e000      	b.n	800352e <run_fsm+0x17e>
		 break;
 800352c:	bf00      	nop

	 case INIT_TEMP_MODE:
		 break;
	 }

 }
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	bd90      	pop	{r4, r7, pc}
 8003536:	bf00      	nop
 8003538:	200009e0 	.word	0x200009e0
 800353c:	200006fc 	.word	0x200006fc
 8003540:	20000348 	.word	0x20000348
 8003544:	20008c0c 	.word	0x20008c0c
 8003548:	47800000 	.word	0x47800000
 800354c:	40c90fdb 	.word	0x40c90fdb
 8003550:	0800f054 	.word	0x0800f054
 8003554:	200005e8 	.word	0x200005e8
 8003558:	200090e8 	.word	0x200090e8

0800355c <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b05      	cmp	r3, #5
 800356a:	d84d      	bhi.n	8003608 <fsm_enter_state+0xac>
 800356c:	a201      	add	r2, pc, #4	; (adr r2, 8003574 <fsm_enter_state+0x18>)
 800356e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003572:	bf00      	nop
 8003574:	0800358d 	.word	0x0800358d
 8003578:	080035c3 	.word	0x080035c3
 800357c:	08003599 	.word	0x08003599
 8003580:	08003609 	.word	0x08003609
 8003584:	08003593 	.word	0x08003593
 8003588:	08003607 	.word	0x08003607
		case MENU_MODE:
			//printf("Entering Main Menu\r\n");
			enter_menu_state();
 800358c:	f000 f966 	bl	800385c <enter_menu_state>
			break;
 8003590:	e03a      	b.n	8003608 <fsm_enter_state+0xac>
		case SETUP_MODE:
			//printf("Entering Setup\r\n");
			enter_setup_state();
 8003592:	f000 f98f 	bl	80038b4 <enter_setup_state>
			break;
 8003596:	e037      	b.n	8003608 <fsm_enter_state+0xac>
		case ENCODER_MODE:
			//printf("Entering Encoder Mode\r\n");
			break;
		case MOTOR_MODE:
			//printf("Entering Motor Mode\r\n");
			HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003598:	2201      	movs	r2, #1
 800359a:	2120      	movs	r1, #32
 800359c:	481c      	ldr	r0, [pc, #112]	; (8003610 <fsm_enter_state+0xb4>)
 800359e:	f003 fc65 	bl	8006e6c <HAL_GPIO_WritePin>
			reset_foc(&controller);
 80035a2:	481c      	ldr	r0, [pc, #112]	; (8003614 <fsm_enter_state+0xb8>)
 80035a4:	f7ff fbd8 	bl	8002d58 <reset_foc>
			drv_enable_gd(drv);
 80035a8:	4b1b      	ldr	r3, [pc, #108]	; (8003618 <fsm_enter_state+0xbc>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	2100      	movs	r1, #0
 80035ae:	4611      	mov	r1, r2
 80035b0:	889a      	ldrh	r2, [r3, #4]
 80035b2:	2300      	movs	r3, #0
 80035b4:	f362 030f 	bfi	r3, r2, #0, #16
 80035b8:	4608      	mov	r0, r1
 80035ba:	4619      	mov	r1, r3
 80035bc:	f7fe fda3 	bl	8002106 <drv_enable_gd>
			break;
 80035c0:	e022      	b.n	8003608 <fsm_enter_state+0xac>
		case CALIBRATION_MODE:
			//printf("Entering Calibration Mode\r\n");
			/* zero out all calibrations before starting */

			comm_encoder_cal.done_cal = 0;
 80035c2:	4b16      	ldr	r3, [pc, #88]	; (800361c <fsm_enter_state+0xc0>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			comm_encoder_cal.done_ordering = 0;
 80035ca:	4b14      	ldr	r3, [pc, #80]	; (800361c <fsm_enter_state+0xc0>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			comm_encoder_cal.started = 0;
 80035d2:	4b12      	ldr	r3, [pc, #72]	; (800361c <fsm_enter_state+0xc0>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	741a      	strb	r2, [r3, #16]
			comm_encoder.e_zero = 0;
 80035d8:	4b11      	ldr	r3, [pc, #68]	; (8003620 <fsm_enter_state+0xc4>)
 80035da:	2200      	movs	r2, #0
 80035dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 80035e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035e4:	2100      	movs	r1, #0
 80035e6:	480f      	ldr	r0, [pc, #60]	; (8003624 <fsm_enter_state+0xc8>)
 80035e8:	f007 fdb1 	bl	800b14e <memset>
			drv_enable_gd(drv);
 80035ec:	4b0a      	ldr	r3, [pc, #40]	; (8003618 <fsm_enter_state+0xbc>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	2100      	movs	r1, #0
 80035f2:	4611      	mov	r1, r2
 80035f4:	889a      	ldrh	r2, [r3, #4]
 80035f6:	2300      	movs	r3, #0
 80035f8:	f362 030f 	bfi	r3, r2, #0, #16
 80035fc:	4608      	mov	r0, r1
 80035fe:	4619      	mov	r1, r3
 8003600:	f7fe fd81 	bl	8002106 <drv_enable_gd>
			break;
 8003604:	e000      	b.n	8003608 <fsm_enter_state+0xac>
			break;
 8003606:	bf00      	nop

		}
 }
 8003608:	bf00      	nop
 800360a:	3708      	adds	r7, #8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40020800 	.word	0x40020800
 8003614:	200006fc 	.word	0x200006fc
 8003618:	20009074 	.word	0x20009074
 800361c:	200009e0 	.word	0x200009e0
 8003620:	20000348 	.word	0x20000348
 8003624:	200003d0 	.word	0x200003d0

08003628 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b05      	cmp	r3, #5
 8003636:	d85e      	bhi.n	80036f6 <fsm_exit_state+0xce>
 8003638:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <fsm_exit_state+0x18>)
 800363a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363e:	bf00      	nop
 8003640:	08003659 	.word	0x08003659
 8003644:	080036d7 	.word	0x080036d7
 8003648:	08003671 	.word	0x08003671
 800364c:	080036f7 	.word	0x080036f7
 8003650:	08003661 	.word	0x08003661
 8003654:	08003669 	.word	0x08003669
		case MENU_MODE:
			//printf("Leaving Main Menu\r\n");
			fsmstate->ready = 1;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	70da      	strb	r2, [r3, #3]
			break;
 800365e:	e04a      	b.n	80036f6 <fsm_exit_state+0xce>
		case SETUP_MODE:
			//printf("Leaving Setup Menu\r\n");
			fsmstate->ready = 1;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	70da      	strb	r2, [r3, #3]
			break;
 8003666:	e046      	b.n	80036f6 <fsm_exit_state+0xce>
		case ENCODER_MODE:
			//printf("Leaving Encoder Mode\r\n");
			fsmstate->ready = 1;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	70da      	strb	r2, [r3, #3]
			break;
 800366e:	e042      	b.n	80036f6 <fsm_exit_state+0xce>
		case MOTOR_MODE:
			/* Don't stop commutating if there are high currents or FW happening */
			if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
 8003670:	4b23      	ldr	r3, [pc, #140]	; (8003700 <fsm_exit_state+0xd8>)
 8003672:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003676:	eef0 7ae7 	vabs.f32	s15, s15
 800367a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800367e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003686:	d522      	bpl.n	80036ce <fsm_exit_state+0xa6>
 8003688:	4b1d      	ldr	r3, [pc, #116]	; (8003700 <fsm_exit_state+0xd8>)
 800368a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800368e:	eef0 7ae7 	vabs.f32	s15, s15
 8003692:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800369a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800369e:	d516      	bpl.n	80036ce <fsm_exit_state+0xa6>
				fsmstate->ready = 1;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	70da      	strb	r2, [r3, #3]
				drv_disable_gd(drv);
 80036a6:	4b17      	ldr	r3, [pc, #92]	; (8003704 <fsm_exit_state+0xdc>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	2100      	movs	r1, #0
 80036ac:	4611      	mov	r1, r2
 80036ae:	889a      	ldrh	r2, [r3, #4]
 80036b0:	2300      	movs	r3, #0
 80036b2:	f362 030f 	bfi	r3, r2, #0, #16
 80036b6:	4608      	mov	r0, r1
 80036b8:	4619      	mov	r1, r3
 80036ba:	f7fe fd3e 	bl	800213a <drv_disable_gd>
				reset_foc(&controller);
 80036be:	4810      	ldr	r0, [pc, #64]	; (8003700 <fsm_exit_state+0xd8>)
 80036c0:	f7ff fb4a 	bl	8002d58 <reset_foc>
				//printf("Leaving Motor Mode\r\n");
				HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 80036c4:	2200      	movs	r2, #0
 80036c6:	2120      	movs	r1, #32
 80036c8:	480f      	ldr	r0, [pc, #60]	; (8003708 <fsm_exit_state+0xe0>)
 80036ca:	f003 fbcf 	bl	8006e6c <HAL_GPIO_WritePin>
			}
			zero_commands(&controller);		// Set commands to zero
 80036ce:	480c      	ldr	r0, [pc, #48]	; (8003700 <fsm_exit_state+0xd8>)
 80036d0:	f7ff fe46 	bl	8003360 <zero_commands>
			break;
 80036d4:	e00f      	b.n	80036f6 <fsm_exit_state+0xce>
		case CALIBRATION_MODE:
			//printf("Exiting Calibration Mode\r\n");
			drv_disable_gd(drv);
 80036d6:	4b0b      	ldr	r3, [pc, #44]	; (8003704 <fsm_exit_state+0xdc>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	2100      	movs	r1, #0
 80036dc:	4611      	mov	r1, r2
 80036de:	889a      	ldrh	r2, [r3, #4]
 80036e0:	2300      	movs	r3, #0
 80036e2:	f362 030f 	bfi	r3, r2, #0, #16
 80036e6:	4608      	mov	r0, r1
 80036e8:	4619      	mov	r1, r3
 80036ea:	f7fe fd26 	bl	800213a <drv_disable_gd>
			//free(error_array);
			//free(lut_array);

			fsmstate->ready = 1;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	70da      	strb	r2, [r3, #3]
			break;
 80036f4:	bf00      	nop
		}

 }
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	200006fc 	.word	0x200006fc
 8003704:	20009074 	.word	0x20009074
 8003708:	40020800 	.word	0x40020800

0800370c <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == 27){	// escape to exit do rest mode
 8003718:	78fb      	ldrb	r3, [r7, #3]
 800371a:	2b1b      	cmp	r3, #27
 800371c:	d106      	bne.n	800372c <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	70da      	strb	r2, [r3, #3]
		return;
 800372a:	e090      	b.n	800384e <update_fsm+0x142>
	}
	switch(fsmstate->state){
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b05      	cmp	r3, #5
 8003732:	f200 808c 	bhi.w	800384e <update_fsm+0x142>
 8003736:	a201      	add	r2, pc, #4	; (adr r2, 800373c <update_fsm+0x30>)
 8003738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373c:	08003755 	.word	0x08003755
 8003740:	0800384f 	.word	0x0800384f
 8003744:	0800384f 	.word	0x0800384f
 8003748:	0800384f 	.word	0x0800384f
 800374c:	08003813 	.word	0x08003813
 8003750:	0800384f 	.word	0x0800384f
	case MENU_MODE:
        switch (fsm_input){
 8003754:	78fb      	ldrb	r3, [r7, #3]
 8003756:	3b63      	subs	r3, #99	; 0x63
 8003758:	2b17      	cmp	r3, #23
 800375a:	d877      	bhi.n	800384c <update_fsm+0x140>
 800375c:	a201      	add	r2, pc, #4	; (adr r2, 8003764 <update_fsm+0x58>)
 800375e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003762:	bf00      	nop
 8003764:	080037c5 	.word	0x080037c5
 8003768:	0800384d 	.word	0x0800384d
 800376c:	080037e1 	.word	0x080037e1
 8003770:	0800384d 	.word	0x0800384d
 8003774:	0800384d 	.word	0x0800384d
 8003778:	0800384d 	.word	0x0800384d
 800377c:	0800384d 	.word	0x0800384d
 8003780:	0800384d 	.word	0x0800384d
 8003784:	0800384d 	.word	0x0800384d
 8003788:	0800384d 	.word	0x0800384d
 800378c:	080037d3 	.word	0x080037d3
 8003790:	0800384d 	.word	0x0800384d
 8003794:	0800384d 	.word	0x0800384d
 8003798:	0800384d 	.word	0x0800384d
 800379c:	0800384d 	.word	0x0800384d
 80037a0:	0800384d 	.word	0x0800384d
 80037a4:	080037ef 	.word	0x080037ef
 80037a8:	0800384d 	.word	0x0800384d
 80037ac:	0800384d 	.word	0x0800384d
 80037b0:	0800384d 	.word	0x0800384d
 80037b4:	0800384d 	.word	0x0800384d
 80037b8:	0800384d 	.word	0x0800384d
 80037bc:	0800384d 	.word	0x0800384d
 80037c0:	080037fd 	.word	0x080037fd
            case 'c':
            	fsmstate->next_state = CALIBRATION_MODE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	705a      	strb	r2, [r3, #1]
            	fsmstate->ready = 0;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	70da      	strb	r2, [r3, #3]
                break;
 80037d0:	e01e      	b.n	8003810 <update_fsm+0x104>
            case 'm':
            	fsmstate->next_state = MOTOR_MODE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2202      	movs	r2, #2
 80037d6:	705a      	strb	r2, [r3, #1]
            	fsmstate->ready = 0;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	70da      	strb	r2, [r3, #3]
                break;
 80037de:	e017      	b.n	8003810 <update_fsm+0x104>
            case 'e':
            	fsmstate->next_state = ENCODER_MODE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2205      	movs	r2, #5
 80037e4:	705a      	strb	r2, [r3, #1]
            	fsmstate->ready = 0;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	70da      	strb	r2, [r3, #3]
                break;
 80037ec:	e010      	b.n	8003810 <update_fsm+0x104>
            case 's':
            	fsmstate->next_state = SETUP_MODE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2204      	movs	r2, #4
 80037f2:	705a      	strb	r2, [r3, #1]
            	fsmstate->ready = 0;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	70da      	strb	r2, [r3, #3]
                break;
 80037fa:	e009      	b.n	8003810 <update_fsm+0x104>
            case 'z':
                //spi.SetMechOffset(0);
                //spi.Sample(DT);
                HAL_Delay(20);
 80037fc:	2014      	movs	r0, #20
 80037fe:	f001 fed7 	bl	80055b0 <HAL_Delay>
                //if (!prefs.ready()) prefs.open();
                //    prefs.flush();                                                  // Write new prefs to flash
                //    prefs.close();
                //    prefs.load();
                //spi.SetMechOffset(M_OFFSET);
                printf("\n\r  Saved new zero position:  %.4f\n\r\n\r", M_ZERO);
 8003802:	4b14      	ldr	r3, [pc, #80]	; (8003854 <update_fsm+0x148>)
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	4619      	mov	r1, r3
 8003808:	4813      	ldr	r0, [pc, #76]	; (8003858 <update_fsm+0x14c>)
 800380a:	f008 f905 	bl	800ba18 <iprintf>
                break;
 800380e:	bf00      	nop
            }
		break;
 8003810:	e01c      	b.n	800384c <update_fsm+0x140>
	case SETUP_MODE:
		if(fsm_input == 13){
 8003812:	78fb      	ldrb	r3, [r7, #3]
 8003814:	2b0d      	cmp	r3, #13
 8003816:	d103      	bne.n	8003820 <update_fsm+0x114>
			process_user_input(fsmstate);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f929 	bl	8003a70 <process_user_input>
			break;
 800381e:	e016      	b.n	800384e <update_fsm+0x142>
		}
		if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	7b1b      	ldrb	r3, [r3, #12]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d103      	bne.n	8003830 <update_fsm+0x124>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	78fa      	ldrb	r2, [r7, #3]
 800382c:	735a      	strb	r2, [r3, #13]
 800382e:	e006      	b.n	800383e <update_fsm+0x132>
		else{
			fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	7b1b      	ldrb	r3, [r3, #12]
 8003834:	3b01      	subs	r3, #1
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4413      	add	r3, r2
 800383a:	78fa      	ldrb	r2, [r7, #3]
 800383c:	711a      	strb	r2, [r3, #4]
			//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
		}
		fsmstate->bytecount++;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	7b1b      	ldrb	r3, [r3, #12]
 8003842:	3301      	adds	r3, #1
 8003844:	b2da      	uxtb	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	731a      	strb	r2, [r3, #12]
		/* If enter is typed, process user input */

		break;
 800384a:	e000      	b.n	800384e <update_fsm+0x142>
		break;
 800384c:	bf00      	nop
		break;
	case MOTOR_MODE:
		break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20008c0c 	.word	0x20008c0c
 8003858:	0800f068 	.word	0x0800f068

0800385c <enter_menu_state>:


 void enter_menu_state(void){
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003860:	480c      	ldr	r0, [pc, #48]	; (8003894 <enter_menu_state+0x38>)
 8003862:	f008 f8d9 	bl	800ba18 <iprintf>
	    printf(" Commands:\n\r");
 8003866:	480c      	ldr	r0, [pc, #48]	; (8003898 <enter_menu_state+0x3c>)
 8003868:	f008 f8d6 	bl	800ba18 <iprintf>
	    printf(" m - Motor Mode\n\r");
 800386c:	480b      	ldr	r0, [pc, #44]	; (800389c <enter_menu_state+0x40>)
 800386e:	f008 f8d3 	bl	800ba18 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003872:	480b      	ldr	r0, [pc, #44]	; (80038a0 <enter_menu_state+0x44>)
 8003874:	f008 f8d0 	bl	800ba18 <iprintf>
	    printf(" s - Setup\n\r");
 8003878:	480a      	ldr	r0, [pc, #40]	; (80038a4 <enter_menu_state+0x48>)
 800387a:	f008 f8cd 	bl	800ba18 <iprintf>
	    printf(" e - Display Encoder\n\r");
 800387e:	480a      	ldr	r0, [pc, #40]	; (80038a8 <enter_menu_state+0x4c>)
 8003880:	f008 f8ca 	bl	800ba18 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003884:	4809      	ldr	r0, [pc, #36]	; (80038ac <enter_menu_state+0x50>)
 8003886:	f008 f8c7 	bl	800ba18 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 800388a:	4809      	ldr	r0, [pc, #36]	; (80038b0 <enter_menu_state+0x54>)
 800388c:	f008 f8c4 	bl	800ba18 <iprintf>

	    //gpio.led->write(0);
 }
 8003890:	bf00      	nop
 8003892:	bd80      	pop	{r7, pc}
 8003894:	0800f090 	.word	0x0800f090
 8003898:	0800f098 	.word	0x0800f098
 800389c:	0800f0a8 	.word	0x0800f0a8
 80038a0:	0800f0bc 	.word	0x0800f0bc
 80038a4:	0800f0d8 	.word	0x0800f0d8
 80038a8:	0800f0e8 	.word	0x0800f0e8
 80038ac:	0800f100 	.word	0x0800f100
 80038b0:	0800f11c 	.word	0x0800f11c

080038b4 <enter_setup_state>:

 void enter_setup_state(void){
 80038b4:	b590      	push	{r4, r7, lr}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 80038ba:	4846      	ldr	r0, [pc, #280]	; (80039d4 <enter_setup_state+0x120>)
 80038bc:	f008 f8ac 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 80038c0:	4b45      	ldr	r3, [pc, #276]	; (80039d8 <enter_setup_state+0x124>)
 80038c2:	9301      	str	r3, [sp, #4]
 80038c4:	4b45      	ldr	r3, [pc, #276]	; (80039dc <enter_setup_state+0x128>)
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	4b45      	ldr	r3, [pc, #276]	; (80039e0 <enter_setup_state+0x12c>)
 80038ca:	4a46      	ldr	r2, [pc, #280]	; (80039e4 <enter_setup_state+0x130>)
 80038cc:	4946      	ldr	r1, [pc, #280]	; (80039e8 <enter_setup_state+0x134>)
 80038ce:	4847      	ldr	r0, [pc, #284]	; (80039ec <enter_setup_state+0x138>)
 80038d0:	f008 f8a2 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 80038d4:	4b46      	ldr	r3, [pc, #280]	; (80039f0 <enter_setup_state+0x13c>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fc fe55 	bl	8000588 <__aeabi_f2d>
 80038de:	4603      	mov	r3, r0
 80038e0:	460c      	mov	r4, r1
 80038e2:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80038e6:	4b43      	ldr	r3, [pc, #268]	; (80039f4 <enter_setup_state+0x140>)
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	4b43      	ldr	r3, [pc, #268]	; (80039f8 <enter_setup_state+0x144>)
 80038ec:	4a43      	ldr	r2, [pc, #268]	; (80039fc <enter_setup_state+0x148>)
 80038ee:	4944      	ldr	r1, [pc, #272]	; (8003a00 <enter_setup_state+0x14c>)
 80038f0:	4844      	ldr	r0, [pc, #272]	; (8003a04 <enter_setup_state+0x150>)
 80038f2:	f008 f891 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 80038f6:	4b44      	ldr	r3, [pc, #272]	; (8003a08 <enter_setup_state+0x154>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	9301      	str	r3, [sp, #4]
 80038fc:	4b43      	ldr	r3, [pc, #268]	; (8003a0c <enter_setup_state+0x158>)
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	4b43      	ldr	r3, [pc, #268]	; (8003a10 <enter_setup_state+0x15c>)
 8003902:	4a44      	ldr	r2, [pc, #272]	; (8003a14 <enter_setup_state+0x160>)
 8003904:	4944      	ldr	r1, [pc, #272]	; (8003a18 <enter_setup_state+0x164>)
 8003906:	4845      	ldr	r0, [pc, #276]	; (8003a1c <enter_setup_state+0x168>)
 8003908:	f008 f886 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 800390c:	4b3e      	ldr	r3, [pc, #248]	; (8003a08 <enter_setup_state+0x154>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	9301      	str	r3, [sp, #4]
 8003912:	4b3e      	ldr	r3, [pc, #248]	; (8003a0c <enter_setup_state+0x158>)
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	4b3e      	ldr	r3, [pc, #248]	; (8003a10 <enter_setup_state+0x15c>)
 8003918:	4a41      	ldr	r2, [pc, #260]	; (8003a20 <enter_setup_state+0x16c>)
 800391a:	4942      	ldr	r1, [pc, #264]	; (8003a24 <enter_setup_state+0x170>)
 800391c:	483f      	ldr	r0, [pc, #252]	; (8003a1c <enter_setup_state+0x168>)
 800391e:	f008 f87b 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 8003922:	4b33      	ldr	r3, [pc, #204]	; (80039f0 <enter_setup_state+0x13c>)
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	4618      	mov	r0, r3
 8003928:	f7fc fe2e 	bl	8000588 <__aeabi_f2d>
 800392c:	4603      	mov	r3, r0
 800392e:	460c      	mov	r4, r1
 8003930:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003934:	4b3c      	ldr	r3, [pc, #240]	; (8003a28 <enter_setup_state+0x174>)
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	4b3c      	ldr	r3, [pc, #240]	; (8003a2c <enter_setup_state+0x178>)
 800393a:	4a3d      	ldr	r2, [pc, #244]	; (8003a30 <enter_setup_state+0x17c>)
 800393c:	493d      	ldr	r1, [pc, #244]	; (8003a34 <enter_setup_state+0x180>)
 800393e:	4831      	ldr	r0, [pc, #196]	; (8003a04 <enter_setup_state+0x150>)
 8003940:	f008 f86a 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8003944:	4b2a      	ldr	r3, [pc, #168]	; (80039f0 <enter_setup_state+0x13c>)
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	4618      	mov	r0, r3
 800394a:	f7fc fe1d 	bl	8000588 <__aeabi_f2d>
 800394e:	4603      	mov	r3, r0
 8003950:	460c      	mov	r4, r1
 8003952:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003956:	4b38      	ldr	r3, [pc, #224]	; (8003a38 <enter_setup_state+0x184>)
 8003958:	9300      	str	r3, [sp, #0]
 800395a:	4b34      	ldr	r3, [pc, #208]	; (8003a2c <enter_setup_state+0x178>)
 800395c:	4a37      	ldr	r2, [pc, #220]	; (8003a3c <enter_setup_state+0x188>)
 800395e:	4938      	ldr	r1, [pc, #224]	; (8003a40 <enter_setup_state+0x18c>)
 8003960:	4828      	ldr	r0, [pc, #160]	; (8003a04 <enter_setup_state+0x150>)
 8003962:	f008 f859 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8003966:	4b28      	ldr	r3, [pc, #160]	; (8003a08 <enter_setup_state+0x154>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	4b35      	ldr	r3, [pc, #212]	; (8003a44 <enter_setup_state+0x190>)
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	4b27      	ldr	r3, [pc, #156]	; (8003a10 <enter_setup_state+0x15c>)
 8003972:	4a35      	ldr	r2, [pc, #212]	; (8003a48 <enter_setup_state+0x194>)
 8003974:	4935      	ldr	r1, [pc, #212]	; (8003a4c <enter_setup_state+0x198>)
 8003976:	4836      	ldr	r0, [pc, #216]	; (8003a50 <enter_setup_state+0x19c>)
 8003978:	f008 f84e 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
 800397c:	4b1c      	ldr	r3, [pc, #112]	; (80039f0 <enter_setup_state+0x13c>)
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	4618      	mov	r0, r3
 8003982:	f7fc fe01 	bl	8000588 <__aeabi_f2d>
 8003986:	4603      	mov	r3, r0
 8003988:	460c      	mov	r4, r1
 800398a:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800398e:	4b31      	ldr	r3, [pc, #196]	; (8003a54 <enter_setup_state+0x1a0>)
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	4b1f      	ldr	r3, [pc, #124]	; (8003a10 <enter_setup_state+0x15c>)
 8003994:	4a30      	ldr	r2, [pc, #192]	; (8003a58 <enter_setup_state+0x1a4>)
 8003996:	4931      	ldr	r1, [pc, #196]	; (8003a5c <enter_setup_state+0x1a8>)
 8003998:	481a      	ldr	r0, [pc, #104]	; (8003a04 <enter_setup_state+0x150>)
 800399a:	f008 f83d 	bl	800ba18 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0", "40.0", I_MAX_CONT);
 800399e:	4b14      	ldr	r3, [pc, #80]	; (80039f0 <enter_setup_state+0x13c>)
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fc fdf0 	bl	8000588 <__aeabi_f2d>
 80039a8:	4603      	mov	r3, r0
 80039aa:	460c      	mov	r4, r1
 80039ac:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80039b0:	4b1d      	ldr	r3, [pc, #116]	; (8003a28 <enter_setup_state+0x174>)
 80039b2:	9300      	str	r3, [sp, #0]
 80039b4:	4b16      	ldr	r3, [pc, #88]	; (8003a10 <enter_setup_state+0x15c>)
 80039b6:	4a2a      	ldr	r2, [pc, #168]	; (8003a60 <enter_setup_state+0x1ac>)
 80039b8:	492a      	ldr	r1, [pc, #168]	; (8003a64 <enter_setup_state+0x1b0>)
 80039ba:	4812      	ldr	r0, [pc, #72]	; (8003a04 <enter_setup_state+0x150>)
 80039bc:	f008 f82c 	bl	800ba18 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r i.e. 'b1000''ENTER'\r\n ");
 80039c0:	4829      	ldr	r0, [pc, #164]	; (8003a68 <enter_setup_state+0x1b4>)
 80039c2:	f008 f829 	bl	800ba18 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 80039c6:	4829      	ldr	r0, [pc, #164]	; (8003a6c <enter_setup_state+0x1b8>)
 80039c8:	f008 f826 	bl	800ba18 <iprintf>
 }
 80039cc:	bf00      	nop
 80039ce:	3704      	adds	r7, #4
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd90      	pop	{r4, r7, pc}
 80039d4:	0800f134 	.word	0x0800f134
 80039d8:	0800f188 	.word	0x0800f188
 80039dc:	0800f198 	.word	0x0800f198
 80039e0:	0800f150 	.word	0x0800f150
 80039e4:	0800f154 	.word	0x0800f154
 80039e8:	0800f160 	.word	0x0800f160
 80039ec:	0800f168 	.word	0x0800f168
 80039f0:	200005fc 	.word	0x200005fc
 80039f4:	0800f1dc 	.word	0x0800f1dc
 80039f8:	0800f19c 	.word	0x0800f19c
 80039fc:	0800f1a0 	.word	0x0800f1a0
 8003a00:	0800f1b8 	.word	0x0800f1b8
 8003a04:	0800f1bc 	.word	0x0800f1bc
 8003a08:	20008c0c 	.word	0x20008c0c
 8003a0c:	0800f214 	.word	0x0800f214
 8003a10:	0800f1e4 	.word	0x0800f1e4
 8003a14:	0800f1e8 	.word	0x0800f1e8
 8003a18:	0800f1f0 	.word	0x0800f1f0
 8003a1c:	0800f1f4 	.word	0x0800f1f4
 8003a20:	0800f218 	.word	0x0800f218
 8003a24:	0800f228 	.word	0x0800f228
 8003a28:	0800f248 	.word	0x0800f248
 8003a2c:	0800f22c 	.word	0x0800f22c
 8003a30:	0800f230 	.word	0x0800f230
 8003a34:	0800f244 	.word	0x0800f244
 8003a38:	0800f26c 	.word	0x0800f26c
 8003a3c:	0800f250 	.word	0x0800f250
 8003a40:	0800f268 	.word	0x0800f268
 8003a44:	0800f2b4 	.word	0x0800f2b4
 8003a48:	0800f274 	.word	0x0800f274
 8003a4c:	0800f294 	.word	0x0800f294
 8003a50:	0800f298 	.word	0x0800f298
 8003a54:	0800f2dc 	.word	0x0800f2dc
 8003a58:	0800f2bc 	.word	0x0800f2bc
 8003a5c:	0800f2d8 	.word	0x0800f2d8
 8003a60:	0800f2e0 	.word	0x0800f2e0
 8003a64:	0800f2f8 	.word	0x0800f2f8
 8003a68:	0800f2fc 	.word	0x0800f2fc
 8003a6c:	0800f348 	.word	0x0800f348

08003a70 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8003a70:	b590      	push	{r4, r7, lr}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	7b5b      	ldrb	r3, [r3, #13]
 8003a7c:	3b62      	subs	r3, #98	; 0x62
 8003a7e:	2b12      	cmp	r3, #18
 8003a80:	f200 8133 	bhi.w	8003cea <process_user_input+0x27a>
 8003a84:	a201      	add	r2, pc, #4	; (adr r2, 8003a8c <process_user_input+0x1c>)
 8003a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8a:	bf00      	nop
 8003a8c:	08003ad9 	.word	0x08003ad9
 8003a90:	08003c93 	.word	0x08003c93
 8003a94:	08003ceb 	.word	0x08003ceb
 8003a98:	08003ceb 	.word	0x08003ceb
 8003a9c:	08003bc5 	.word	0x08003bc5
 8003aa0:	08003ceb 	.word	0x08003ceb
 8003aa4:	08003c3b 	.word	0x08003c3b
 8003aa8:	08003b31 	.word	0x08003b31
 8003aac:	08003ceb 	.word	0x08003ceb
 8003ab0:	08003ceb 	.word	0x08003ceb
 8003ab4:	08003b6d 	.word	0x08003b6d
 8003ab8:	08003b4f 	.word	0x08003b4f
 8003abc:	08003ceb 	.word	0x08003ceb
 8003ac0:	08003ceb 	.word	0x08003ceb
 8003ac4:	08003ceb 	.word	0x08003ceb
 8003ac8:	08003ceb 	.word	0x08003ceb
 8003acc:	08003ceb 	.word	0x08003ceb
 8003ad0:	08003ceb 	.word	0x08003ceb
 8003ad4:	08003c1d 	.word	0x08003c1d
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	3304      	adds	r3, #4
 8003adc:	4618      	mov	r0, r3
 8003ade:	f007 faf9 	bl	800b0d4 <atof>
 8003ae2:	ec54 3b10 	vmov	r3, r4, d0
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	4621      	mov	r1, r4
 8003aea:	f7fd f89d 	bl	8000c28 <__aeabi_d2f>
 8003aee:	4603      	mov	r3, r0
 8003af0:	eddf 0a98 	vldr	s1, [pc, #608]	; 8003d54 <process_user_input+0x2e4>
 8003af4:	ee00 3a10 	vmov	s0, r3
 8003af8:	f006 f931 	bl	8009d5e <fminf>
 8003afc:	eef0 7a40 	vmov.f32	s15, s0
 8003b00:	eddf 0a95 	vldr	s1, [pc, #596]	; 8003d58 <process_user_input+0x2e8>
 8003b04:	eeb0 0a67 	vmov.f32	s0, s15
 8003b08:	f006 f90e 	bl	8009d28 <fmaxf>
 8003b0c:	eef0 7a40 	vmov.f32	s15, s0
 8003b10:	4b92      	ldr	r3, [pc, #584]	; (8003d5c <process_user_input+0x2ec>)
 8003b12:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003b16:	4b91      	ldr	r3, [pc, #580]	; (8003d5c <process_user_input+0x2ec>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fc fd34 	bl	8000588 <__aeabi_f2d>
 8003b20:	4603      	mov	r3, r0
 8003b22:	460c      	mov	r4, r1
 8003b24:	461a      	mov	r2, r3
 8003b26:	4623      	mov	r3, r4
 8003b28:	488d      	ldr	r0, [pc, #564]	; (8003d60 <process_user_input+0x2f0>)
 8003b2a:	f007 ff75 	bl	800ba18 <iprintf>
			 break;
 8003b2e:	e0e3      	b.n	8003cf8 <process_user_input+0x288>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3304      	adds	r3, #4
 8003b34:	4618      	mov	r0, r3
 8003b36:	f007 fad0 	bl	800b0da <atoi>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	4b89      	ldr	r3, [pc, #548]	; (8003d64 <process_user_input+0x2f4>)
 8003b3e:	605a      	str	r2, [r3, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8003b40:	4b88      	ldr	r3, [pc, #544]	; (8003d64 <process_user_input+0x2f4>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	4619      	mov	r1, r3
 8003b46:	4888      	ldr	r0, [pc, #544]	; (8003d68 <process_user_input+0x2f8>)
 8003b48:	f007 ff66 	bl	800ba18 <iprintf>
			 break;
 8003b4c:	e0d4      	b.n	8003cf8 <process_user_input+0x288>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	3304      	adds	r3, #4
 8003b52:	4618      	mov	r0, r3
 8003b54:	f007 fac1 	bl	800b0da <atoi>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	4b82      	ldr	r3, [pc, #520]	; (8003d64 <process_user_input+0x2f4>)
 8003b5c:	609a      	str	r2, [r3, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 8003b5e:	4b81      	ldr	r3, [pc, #516]	; (8003d64 <process_user_input+0x2f4>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	4619      	mov	r1, r3
 8003b64:	4881      	ldr	r0, [pc, #516]	; (8003d6c <process_user_input+0x2fc>)
 8003b66:	f007 ff57 	bl	800ba18 <iprintf>
			 break;
 8003b6a:	e0c5      	b.n	8003cf8 <process_user_input+0x288>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3304      	adds	r3, #4
 8003b70:	4618      	mov	r0, r3
 8003b72:	f007 faaf 	bl	800b0d4 <atof>
 8003b76:	ec54 3b10 	vmov	r3, r4, d0
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	f7fd f853 	bl	8000c28 <__aeabi_d2f>
 8003b82:	4603      	mov	r3, r0
 8003b84:	eddf 0a7a 	vldr	s1, [pc, #488]	; 8003d70 <process_user_input+0x300>
 8003b88:	ee00 3a10 	vmov	s0, r3
 8003b8c:	f006 f8e7 	bl	8009d5e <fminf>
 8003b90:	eef0 7a40 	vmov.f32	s15, s0
 8003b94:	eddf 0a77 	vldr	s1, [pc, #476]	; 8003d74 <process_user_input+0x304>
 8003b98:	eeb0 0a67 	vmov.f32	s0, s15
 8003b9c:	f006 f8c4 	bl	8009d28 <fmaxf>
 8003ba0:	eef0 7a40 	vmov.f32	s15, s0
 8003ba4:	4b6d      	ldr	r3, [pc, #436]	; (8003d5c <process_user_input+0x2ec>)
 8003ba6:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8003baa:	4b6c      	ldr	r3, [pc, #432]	; (8003d5c <process_user_input+0x2ec>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fc fcea 	bl	8000588 <__aeabi_f2d>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4623      	mov	r3, r4
 8003bbc:	486e      	ldr	r0, [pc, #440]	; (8003d78 <process_user_input+0x308>)
 8003bbe:	f007 ff2b 	bl	800ba18 <iprintf>
			 break;
 8003bc2:	e099      	b.n	8003cf8 <process_user_input+0x288>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f007 fa83 	bl	800b0d4 <atof>
 8003bce:	ec54 3b10 	vmov	r3, r4, d0
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	f7fd f827 	bl	8000c28 <__aeabi_d2f>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	eddf 0a67 	vldr	s1, [pc, #412]	; 8003d7c <process_user_input+0x30c>
 8003be0:	ee00 3a10 	vmov	s0, r3
 8003be4:	f006 f8bb 	bl	8009d5e <fminf>
 8003be8:	eef0 7a40 	vmov.f32	s15, s0
 8003bec:	eddf 0a61 	vldr	s1, [pc, #388]	; 8003d74 <process_user_input+0x304>
 8003bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf4:	f006 f898 	bl	8009d28 <fmaxf>
 8003bf8:	eef0 7a40 	vmov.f32	s15, s0
 8003bfc:	4b57      	ldr	r3, [pc, #348]	; (8003d5c <process_user_input+0x2ec>)
 8003bfe:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8003c02:	4b56      	ldr	r3, [pc, #344]	; (8003d5c <process_user_input+0x2ec>)
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fc fcbe 	bl	8000588 <__aeabi_f2d>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	460c      	mov	r4, r1
 8003c10:	461a      	mov	r2, r3
 8003c12:	4623      	mov	r3, r4
 8003c14:	485a      	ldr	r0, [pc, #360]	; (8003d80 <process_user_input+0x310>)
 8003c16:	f007 feff 	bl	800ba18 <iprintf>
			 break;
 8003c1a:	e06d      	b.n	8003cf8 <process_user_input+0x288>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	4618      	mov	r0, r3
 8003c22:	f007 fa5a 	bl	800b0da <atoi>
 8003c26:	4602      	mov	r2, r0
 8003c28:	4b4e      	ldr	r3, [pc, #312]	; (8003d64 <process_user_input+0x2f4>)
 8003c2a:	60da      	str	r2, [r3, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8003c2c:	4b4d      	ldr	r3, [pc, #308]	; (8003d64 <process_user_input+0x2f4>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	4619      	mov	r1, r3
 8003c32:	4854      	ldr	r0, [pc, #336]	; (8003d84 <process_user_input+0x314>)
 8003c34:	f007 fef0 	bl	800ba18 <iprintf>
			 break;
 8003c38:	e05e      	b.n	8003cf8 <process_user_input+0x288>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f007 fa48 	bl	800b0d4 <atof>
 8003c44:	ec54 3b10 	vmov	r3, r4, d0
 8003c48:	4618      	mov	r0, r3
 8003c4a:	4621      	mov	r1, r4
 8003c4c:	f7fc ffec 	bl	8000c28 <__aeabi_d2f>
 8003c50:	4603      	mov	r3, r0
 8003c52:	eddf 0a4d 	vldr	s1, [pc, #308]	; 8003d88 <process_user_input+0x318>
 8003c56:	ee00 3a10 	vmov	s0, r3
 8003c5a:	f006 f880 	bl	8009d5e <fminf>
 8003c5e:	eef0 7a40 	vmov.f32	s15, s0
 8003c62:	eddf 0a44 	vldr	s1, [pc, #272]	; 8003d74 <process_user_input+0x304>
 8003c66:	eeb0 0a67 	vmov.f32	s0, s15
 8003c6a:	f006 f85d 	bl	8009d28 <fmaxf>
 8003c6e:	eef0 7a40 	vmov.f32	s15, s0
 8003c72:	4b3a      	ldr	r3, [pc, #232]	; (8003d5c <process_user_input+0x2ec>)
 8003c74:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8003c78:	4b38      	ldr	r3, [pc, #224]	; (8003d5c <process_user_input+0x2ec>)
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fc fc83 	bl	8000588 <__aeabi_f2d>
 8003c82:	4603      	mov	r3, r0
 8003c84:	460c      	mov	r4, r1
 8003c86:	461a      	mov	r2, r3
 8003c88:	4623      	mov	r3, r4
 8003c8a:	4840      	ldr	r0, [pc, #256]	; (8003d8c <process_user_input+0x31c>)
 8003c8c:	f007 fec4 	bl	800ba18 <iprintf>
			 break;
 8003c90:	e032      	b.n	8003cf8 <process_user_input+0x288>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	3304      	adds	r3, #4
 8003c96:	4618      	mov	r0, r3
 8003c98:	f007 fa1c 	bl	800b0d4 <atof>
 8003c9c:	ec54 3b10 	vmov	r3, r4, d0
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	f7fc ffc0 	bl	8000c28 <__aeabi_d2f>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	eddf 0a31 	vldr	s1, [pc, #196]	; 8003d70 <process_user_input+0x300>
 8003cae:	ee00 3a10 	vmov	s0, r3
 8003cb2:	f006 f854 	bl	8009d5e <fminf>
 8003cb6:	eef0 7a40 	vmov.f32	s15, s0
 8003cba:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8003d74 <process_user_input+0x304>
 8003cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8003cc2:	f006 f831 	bl	8009d28 <fmaxf>
 8003cc6:	eef0 7a40 	vmov.f32	s15, s0
 8003cca:	4b24      	ldr	r3, [pc, #144]	; (8003d5c <process_user_input+0x2ec>)
 8003ccc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003cd0:	4b22      	ldr	r3, [pc, #136]	; (8003d5c <process_user_input+0x2ec>)
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fc fc57 	bl	8000588 <__aeabi_f2d>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	460c      	mov	r4, r1
 8003cde:	461a      	mov	r2, r3
 8003ce0:	4623      	mov	r3, r4
 8003ce2:	482b      	ldr	r0, [pc, #172]	; (8003d90 <process_user_input+0x320>)
 8003ce4:	f007 fe98 	bl	800ba18 <iprintf>
			 break;
 8003ce8:	e006      	b.n	8003cf8 <process_user_input+0x288>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	3304      	adds	r3, #4
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4828      	ldr	r0, [pc, #160]	; (8003d94 <process_user_input+0x324>)
 8003cf2:	f007 fe91 	bl	800ba18 <iprintf>
			 break;
 8003cf6:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003cf8:	4b27      	ldr	r3, [pc, #156]	; (8003d98 <process_user_input+0x328>)
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	9200      	str	r2, [sp, #0]
 8003cfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d00:	f000 fe08 	bl	8004914 <preference_writer_ready>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f083 0301 	eor.w	r3, r3, #1
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <process_user_input+0x2a6>
 8003d10:	4821      	ldr	r0, [pc, #132]	; (8003d98 <process_user_input+0x328>)
 8003d12:	f000 fdf0 	bl	80048f6 <preference_writer_open>
	 preference_writer_flush(&prefs);
 8003d16:	4820      	ldr	r0, [pc, #128]	; (8003d98 <process_user_input+0x328>)
 8003d18:	f000 fe0a 	bl	8004930 <preference_writer_flush>
	 preference_writer_close(&prefs);
 8003d1c:	481e      	ldr	r0, [pc, #120]	; (8003d98 <process_user_input+0x328>)
 8003d1e:	f000 fe83 	bl	8004a28 <preference_writer_close>
	 preference_writer_load(prefs);
 8003d22:	4b1d      	ldr	r3, [pc, #116]	; (8003d98 <process_user_input+0x328>)
 8003d24:	691a      	ldr	r2, [r3, #16]
 8003d26:	9200      	str	r2, [sp, #0]
 8003d28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d2a:	f000 fe3d 	bl	80049a8 <preference_writer_load>

	 enter_setup_state();
 8003d2e:	f7ff fdc1 	bl	80038b4 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	3304      	adds	r3, #4
 8003d42:	2208      	movs	r2, #8
 8003d44:	2100      	movs	r1, #0
 8003d46:	4618      	mov	r0, r3
 8003d48:	f007 fa01 	bl	800b14e <memset>
 }
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd90      	pop	{r4, r7, pc}
 8003d54:	44fa0000 	.word	0x44fa0000
 8003d58:	42c80000 	.word	0x42c80000
 8003d5c:	200005fc 	.word	0x200005fc
 8003d60:	0800f374 	.word	0x0800f374
 8003d64:	20008c0c 	.word	0x20008c0c
 8003d68:	0800f388 	.word	0x0800f388
 8003d6c:	0800f39c 	.word	0x0800f39c
 8003d70:	42200000 	.word	0x42200000
 8003d74:	00000000 	.word	0x00000000
 8003d78:	0800f3b4 	.word	0x0800f3b4
 8003d7c:	42040000 	.word	0x42040000
 8003d80:	0800f3c8 	.word	0x0800f3c8
 8003d84:	0800f3e0 	.word	0x0800f3e0
 8003d88:	43160000 	.word	0x43160000
 8003d8c:	0800f3f8 	.word	0x0800f3f8
 8003d90:	0800f410 	.word	0x0800f410
 8003d94:	0800f428 	.word	0x0800f428
 8003d98:	200005e8 	.word	0x200005e8

08003d9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b08a      	sub	sp, #40	; 0x28
 8003da0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003da2:	f107 0314 	add.w	r3, r7, #20
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	605a      	str	r2, [r3, #4]
 8003dac:	609a      	str	r2, [r3, #8]
 8003dae:	60da      	str	r2, [r3, #12]
 8003db0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003db2:	2300      	movs	r3, #0
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	4b37      	ldr	r3, [pc, #220]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	4a36      	ldr	r2, [pc, #216]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003dbc:	f043 0304 	orr.w	r3, r3, #4
 8003dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003dc2:	4b34      	ldr	r3, [pc, #208]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	613b      	str	r3, [r7, #16]
 8003dcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	4b30      	ldr	r3, [pc, #192]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd6:	4a2f      	ldr	r2, [pc, #188]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dde:	4b2d      	ldr	r3, [pc, #180]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dea:	2300      	movs	r3, #0
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	4b29      	ldr	r3, [pc, #164]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df2:	4a28      	ldr	r2, [pc, #160]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dfa:	4b26      	ldr	r3, [pc, #152]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	60bb      	str	r3, [r7, #8]
 8003e04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	607b      	str	r3, [r7, #4]
 8003e0a:	4b22      	ldr	r3, [pc, #136]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0e:	4a21      	ldr	r2, [pc, #132]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003e10:	f043 0302 	orr.w	r3, r3, #2
 8003e14:	6313      	str	r3, [r2, #48]	; 0x30
 8003e16:	4b1f      	ldr	r3, [pc, #124]	; (8003e94 <MX_GPIO_Init+0xf8>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8003e22:	2200      	movs	r2, #0
 8003e24:	f648 0110 	movw	r1, #34832	; 0x8810
 8003e28:	481b      	ldr	r0, [pc, #108]	; (8003e98 <MX_GPIO_Init+0xfc>)
 8003e2a:	f003 f81f 	bl	8006e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8003e2e:	2200      	movs	r2, #0
 8003e30:	2120      	movs	r1, #32
 8003e32:	481a      	ldr	r0, [pc, #104]	; (8003e9c <MX_GPIO_Init+0x100>)
 8003e34:	f003 f81a 	bl	8006e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003e38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003e3e:	4b18      	ldr	r3, [pc, #96]	; (8003ea0 <MX_GPIO_Init+0x104>)
 8003e40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003e46:	f107 0314 	add.w	r3, r7, #20
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4813      	ldr	r0, [pc, #76]	; (8003e9c <MX_GPIO_Init+0x100>)
 8003e4e:	f002 fe7b 	bl	8006b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 8003e52:	f648 0310 	movw	r3, #34832	; 0x8810
 8003e56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e60:	2303      	movs	r3, #3
 8003e62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e64:	f107 0314 	add.w	r3, r7, #20
 8003e68:	4619      	mov	r1, r3
 8003e6a:	480b      	ldr	r0, [pc, #44]	; (8003e98 <MX_GPIO_Init+0xfc>)
 8003e6c:	f002 fe6c 	bl	8006b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003e70:	2320      	movs	r3, #32
 8003e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e74:	2301      	movs	r3, #1
 8003e76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e80:	f107 0314 	add.w	r3, r7, #20
 8003e84:	4619      	mov	r1, r3
 8003e86:	4805      	ldr	r0, [pc, #20]	; (8003e9c <MX_GPIO_Init+0x100>)
 8003e88:	f002 fe5e 	bl	8006b48 <HAL_GPIO_Init>

}
 8003e8c:	bf00      	nop
 8003e8e:	3728      	adds	r7, #40	; 0x28
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40023800 	.word	0x40023800
 8003e98:	40020000 	.word	0x40020000
 8003e9c:	40020800 	.word	0x40020800
 8003ea0:	10210000 	.word	0x10210000

08003ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b09a      	sub	sp, #104	; 0x68
 8003ea8:	af08      	add	r7, sp, #32
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003eaa:	f001 fb0f 	bl	80054cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003eae:	f000 fa53 	bl	8004358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003eb2:	f7ff ff73 	bl	8003d9c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003eb6:	f001 fa41 	bl	800533c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003eba:	f001 f925 	bl	8005108 <MX_TIM1_Init>
  MX_CAN1_Init();
 8003ebe:	f7fd ff35 	bl	8001d2c <MX_CAN1_Init>
  MX_SPI1_Init();
 8003ec2:	f000 fdc1 	bl	8004a48 <MX_SPI1_Init>
  MX_SPI3_Init();
 8003ec6:	f000 fdf7 	bl	8004ab8 <MX_SPI3_Init>
  MX_ADC1_Init();
 8003eca:	f7fd f87d 	bl	8000fc8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003ece:	f7fd f8e5 	bl	800109c <MX_ADC2_Init>
  MX_ADC3_Init();
 8003ed2:	f7fd f92d 	bl	8001130 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  /* Load settings from flash */
  preference_writer_init(&prefs, 6);
 8003ed6:	2106      	movs	r1, #6
 8003ed8:	4877      	ldr	r0, [pc, #476]	; (80040b8 <main+0x214>)
 8003eda:	f000 fcfb 	bl	80048d4 <preference_writer_init>
  preference_writer_load(prefs);
 8003ede:	4b76      	ldr	r3, [pc, #472]	; (80040b8 <main+0x214>)
 8003ee0:	691a      	ldr	r2, [r3, #16]
 8003ee2:	9200      	str	r2, [sp, #0]
 8003ee4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ee6:	f000 fd5f 	bl	80049a8 <preference_writer_load>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 8003eea:	4b74      	ldr	r3, [pc, #464]	; (80040bc <main+0x218>)
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef2:	d102      	bne.n	8003efa <main+0x56>
 8003ef4:	4b71      	ldr	r3, [pc, #452]	; (80040bc <main+0x218>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 8003efa:	4b70      	ldr	r3, [pc, #448]	; (80040bc <main+0x218>)
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f02:	d102      	bne.n	8003f0a <main+0x66>
 8003f04:	4b6d      	ldr	r3, [pc, #436]	; (80040bc <main+0x218>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8003f0a:	4b6d      	ldr	r3, [pc, #436]	; (80040c0 <main+0x21c>)
 8003f0c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003f10:	eef4 7a67 	vcmp.f32	s15, s15
 8003f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f18:	d609      	bvs.n	8003f2e <main+0x8a>
 8003f1a:	4b69      	ldr	r3, [pc, #420]	; (80040c0 <main+0x21c>)
 8003f1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003f20:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003f24:	eef4 7a47 	vcmp.f32	s15, s14
 8003f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f2c:	d102      	bne.n	8003f34 <main+0x90>
 8003f2e:	4b64      	ldr	r3, [pc, #400]	; (80040c0 <main+0x21c>)
 8003f30:	4a64      	ldr	r2, [pc, #400]	; (80040c4 <main+0x220>)
 8003f32:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8003f34:	4b62      	ldr	r3, [pc, #392]	; (80040c0 <main+0x21c>)
 8003f36:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f3a:	eef4 7a67 	vcmp.f32	s15, s15
 8003f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f42:	d609      	bvs.n	8003f58 <main+0xb4>
 8003f44:	4b5e      	ldr	r3, [pc, #376]	; (80040c0 <main+0x21c>)
 8003f46:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f4a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003f4e:	eef4 7a47 	vcmp.f32	s15, s14
 8003f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f56:	d102      	bne.n	8003f5e <main+0xba>
 8003f58:	4b59      	ldr	r3, [pc, #356]	; (80040c0 <main+0x21c>)
 8003f5a:	4a5b      	ldr	r2, [pc, #364]	; (80040c8 <main+0x224>)
 8003f5c:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=12;}
 8003f5e:	4b58      	ldr	r3, [pc, #352]	; (80040c0 <main+0x21c>)
 8003f60:	edd3 7a06 	vldr	s15, [r3, #24]
 8003f64:	eef4 7a67 	vcmp.f32	s15, s15
 8003f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6c:	d609      	bvs.n	8003f82 <main+0xde>
 8003f6e:	4b54      	ldr	r3, [pc, #336]	; (80040c0 <main+0x21c>)
 8003f70:	edd3 7a06 	vldr	s15, [r3, #24]
 8003f74:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003f78:	eef4 7a47 	vcmp.f32	s15, s14
 8003f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f80:	d102      	bne.n	8003f88 <main+0xe4>
 8003f82:	4b4f      	ldr	r3, [pc, #316]	; (80040c0 <main+0x21c>)
 8003f84:	4a51      	ldr	r2, [pc, #324]	; (80040cc <main+0x228>)
 8003f86:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8003f88:	4b4c      	ldr	r3, [pc, #304]	; (80040bc <main+0x218>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d102      	bne.n	8003f98 <main+0xf4>
 8003f92:	4b4a      	ldr	r3, [pc, #296]	; (80040bc <main+0x218>)
 8003f94:	2201      	movs	r2, #1
 8003f96:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8003f98:	4b48      	ldr	r3, [pc, #288]	; (80040bc <main+0x218>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa0:	d102      	bne.n	8003fa8 <main+0x104>
 8003fa2:	4b46      	ldr	r3, [pc, #280]	; (80040bc <main+0x218>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8003fa8:	4b44      	ldr	r3, [pc, #272]	; (80040bc <main+0x218>)
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb0:	d103      	bne.n	8003fba <main+0x116>
 8003fb2:	4b42      	ldr	r3, [pc, #264]	; (80040bc <main+0x218>)
 8003fb4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003fb8:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8003fba:	4b41      	ldr	r3, [pc, #260]	; (80040c0 <main+0x21c>)
 8003fbc:	edd3 7a07 	vldr	s15, [r3, #28]
 8003fc0:	eef4 7a67 	vcmp.f32	s15, s15
 8003fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fc8:	d609      	bvs.n	8003fde <main+0x13a>
 8003fca:	4b3d      	ldr	r3, [pc, #244]	; (80040c0 <main+0x21c>)
 8003fcc:	edd3 7a07 	vldr	s15, [r3, #28]
 8003fd0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003fd4:	eef4 7a47 	vcmp.f32	s15, s14
 8003fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fdc:	d103      	bne.n	8003fe6 <main+0x142>
 8003fde:	4b38      	ldr	r3, [pc, #224]	; (80040c0 <main+0x21c>)
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8003fe6:	4b36      	ldr	r3, [pc, #216]	; (80040c0 <main+0x21c>)
 8003fe8:	edd3 7a08 	vldr	s15, [r3, #32]
 8003fec:	eef4 7a67 	vcmp.f32	s15, s15
 8003ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ff4:	d609      	bvs.n	800400a <main+0x166>
 8003ff6:	4b32      	ldr	r3, [pc, #200]	; (80040c0 <main+0x21c>)
 8003ff8:	edd3 7a08 	vldr	s15, [r3, #32]
 8003ffc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004000:	eef4 7a47 	vcmp.f32	s15, s14
 8004004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004008:	d102      	bne.n	8004010 <main+0x16c>
 800400a:	4b2d      	ldr	r3, [pc, #180]	; (80040c0 <main+0x21c>)
 800400c:	4a30      	ldr	r2, [pc, #192]	; (80040d0 <main+0x22c>)
 800400e:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8004010:	4b2b      	ldr	r3, [pc, #172]	; (80040c0 <main+0x21c>)
 8004012:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004016:	eef4 7a67 	vcmp.f32	s15, s15
 800401a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800401e:	d609      	bvs.n	8004034 <main+0x190>
 8004020:	4b27      	ldr	r3, [pc, #156]	; (80040c0 <main+0x21c>)
 8004022:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004026:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800402a:	eef4 7a47 	vcmp.f32	s15, s14
 800402e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004032:	d102      	bne.n	800403a <main+0x196>
 8004034:	4b22      	ldr	r3, [pc, #136]	; (80040c0 <main+0x21c>)
 8004036:	4a27      	ldr	r2, [pc, #156]	; (80040d4 <main+0x230>)
 8004038:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 800403a:	4b21      	ldr	r3, [pc, #132]	; (80040c0 <main+0x21c>)
 800403c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004040:	eef4 7a67 	vcmp.f32	s15, s15
 8004044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004048:	d609      	bvs.n	800405e <main+0x1ba>
 800404a:	4b1d      	ldr	r3, [pc, #116]	; (80040c0 <main+0x21c>)
 800404c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004050:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004054:	eef4 7a47 	vcmp.f32	s15, s14
 8004058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800405c:	d102      	bne.n	8004064 <main+0x1c0>
 800405e:	4b18      	ldr	r3, [pc, #96]	; (80040c0 <main+0x21c>)
 8004060:	4a1d      	ldr	r2, [pc, #116]	; (80040d8 <main+0x234>)
 8004062:	629a      	str	r2, [r3, #40]	; 0x28

  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004064:	f04f 0200 	mov.w	r2, #0
 8004068:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800406c:	481b      	ldr	r0, [pc, #108]	; (80040dc <main+0x238>)
 800406e:	f007 fcd3 	bl	800ba18 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 8004072:	481b      	ldr	r0, [pc, #108]	; (80040e0 <main+0x23c>)
 8004074:	f7fe fde2 	bl	8002c3c <init_controller_params>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8004078:	4b10      	ldr	r3, [pc, #64]	; (80040bc <main+0x218>)
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	4a19      	ldr	r2, [pc, #100]	; (80040e4 <main+0x240>)
 800407e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  comm_encoder.e_zero = E_ZERO;
 8004082:	4b0e      	ldr	r3, [pc, #56]	; (80040bc <main+0x218>)
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	4a17      	ldr	r2, [pc, #92]	; (80040e4 <main+0x240>)
 8004088:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  comm_encoder.ppairs = PPAIRS;
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <main+0x21c>)
 800408e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004090:	4a14      	ldr	r2, [pc, #80]	; (80040e4 <main+0x240>)
 8004092:	6653      	str	r3, [r2, #100]	; 0x64
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8004094:	2164      	movs	r1, #100	; 0x64
 8004096:	4813      	ldr	r0, [pc, #76]	; (80040e4 <main+0x240>)
 8004098:	f000 fa94 	bl	80045c4 <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 800409c:	4a11      	ldr	r2, [pc, #68]	; (80040e4 <main+0x240>)
 800409e:	4b07      	ldr	r3, [pc, #28]	; (80040bc <main+0x218>)
 80040a0:	f102 0088 	add.w	r0, r2, #136	; 0x88
 80040a4:	3318      	adds	r3, #24
 80040a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040aa:	4619      	mov	r1, r3
 80040ac:	f007 f844 	bl	800b138 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}
 80040b0:	2300      	movs	r3, #0
 80040b2:	647b      	str	r3, [r7, #68]	; 0x44
 80040b4:	e024      	b.n	8004100 <main+0x25c>
 80040b6:	bf00      	nop
 80040b8:	200005e8 	.word	0x200005e8
 80040bc:	20008c0c 	.word	0x20008c0c
 80040c0:	200005fc 	.word	0x200005fc
 80040c4:	447a0000 	.word	0x447a0000
 80040c8:	42200000 	.word	0x42200000
 80040cc:	41400000 	.word	0x41400000
 80040d0:	42fa0000 	.word	0x42fa0000
 80040d4:	41600000 	.word	0x41600000
 80040d8:	41a80000 	.word	0x41a80000
 80040dc:	0800f450 	.word	0x0800f450
 80040e0:	200006fc 	.word	0x200006fc
 80040e4:	20000348 	.word	0x20000348
 80040e8:	4a87      	ldr	r2, [pc, #540]	; (8004308 <main+0x464>)
 80040ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040ec:	3322      	adds	r3, #34	; 0x22
 80040ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f2:	4619      	mov	r1, r3
 80040f4:	4885      	ldr	r0, [pc, #532]	; (800430c <main+0x468>)
 80040f6:	f007 fc8f 	bl	800ba18 <iprintf>
 80040fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040fc:	3301      	adds	r3, #1
 80040fe:	647b      	str	r3, [r7, #68]	; 0x44
 8004100:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004102:	2b7f      	cmp	r3, #127	; 0x7f
 8004104:	ddf0      	ble.n	80040e8 <main+0x244>

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8004106:	4882      	ldr	r0, [pc, #520]	; (8004310 <main+0x46c>)
 8004108:	f001 fab8 	bl	800567c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 800410c:	4881      	ldr	r0, [pc, #516]	; (8004314 <main+0x470>)
 800410e:	f001 fab5 	bl	800567c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8004112:	4881      	ldr	r0, [pc, #516]	; (8004318 <main+0x474>)
 8004114:	f001 fab2 	bl	800567c <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8004118:	2201      	movs	r2, #1
 800411a:	2110      	movs	r1, #16
 800411c:	487f      	ldr	r0, [pc, #508]	; (800431c <main+0x478>)
 800411e:	f002 fea5 	bl	8006e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8004122:	2201      	movs	r2, #1
 8004124:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004128:	487c      	ldr	r0, [pc, #496]	; (800431c <main+0x478>)
 800412a:	f002 fe9f 	bl	8006e6c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800412e:	2001      	movs	r0, #1
 8004130:	f001 fa3e 	bl	80055b0 <HAL_Delay>
  //drv_calibrate(drv);
  HAL_Delay(1);
 8004134:	2001      	movs	r0, #1
 8004136:	f001 fa3b 	bl	80055b0 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 800413a:	4b79      	ldr	r3, [pc, #484]	; (8004320 <main+0x47c>)
 800413c:	2201      	movs	r2, #1
 800413e:	9206      	str	r2, [sp, #24]
 8004140:	2200      	movs	r2, #0
 8004142:	9205      	str	r2, [sp, #20]
 8004144:	2200      	movs	r2, #0
 8004146:	9204      	str	r2, [sp, #16]
 8004148:	2200      	movs	r2, #0
 800414a:	9203      	str	r2, [sp, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	9202      	str	r2, [sp, #8]
 8004150:	2201      	movs	r2, #1
 8004152:	9201      	str	r2, [sp, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	9200      	str	r2, [sp, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	2000      	movs	r0, #0
 800415c:	4610      	mov	r0, r2
 800415e:	889b      	ldrh	r3, [r3, #4]
 8004160:	2100      	movs	r1, #0
 8004162:	f363 010f 	bfi	r1, r3, #0, #16
 8004166:	2300      	movs	r3, #0
 8004168:	2200      	movs	r2, #0
 800416a:	f7fd ff1a 	bl	8001fa2 <drv_write_DCR>
  HAL_Delay(1);
 800416e:	2001      	movs	r0, #1
 8004170:	f001 fa1e 	bl	80055b0 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8004174:	4b6a      	ldr	r3, [pc, #424]	; (8004320 <main+0x47c>)
 8004176:	2203      	movs	r2, #3
 8004178:	9206      	str	r2, [sp, #24]
 800417a:	2201      	movs	r2, #1
 800417c:	9205      	str	r2, [sp, #20]
 800417e:	2201      	movs	r2, #1
 8004180:	9204      	str	r2, [sp, #16]
 8004182:	2201      	movs	r2, #1
 8004184:	9203      	str	r2, [sp, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	9202      	str	r2, [sp, #8]
 800418a:	2203      	movs	r2, #3
 800418c:	9201      	str	r2, [sp, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	9200      	str	r2, [sp, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	2000      	movs	r0, #0
 8004196:	4610      	mov	r0, r2
 8004198:	889b      	ldrh	r3, [r3, #4]
 800419a:	2100      	movs	r1, #0
 800419c:	f363 010f 	bfi	r1, r3, #0, #16
 80041a0:	2301      	movs	r3, #1
 80041a2:	2200      	movs	r2, #0
 80041a4:	f7fd ff6d 	bl	8002082 <drv_write_CSACR>
  HAL_Delay(1);
 80041a8:	2001      	movs	r0, #1
 80041aa:	f001 fa01 	bl	80055b0 <HAL_Delay>
  zero_current(&controller);
 80041ae:	485d      	ldr	r0, [pc, #372]	; (8004324 <main+0x480>)
 80041b0:	f7fe fd00 	bl	8002bb4 <zero_current>
  HAL_Delay(1);
 80041b4:	2001      	movs	r0, #1
 80041b6:	f001 f9fb 	bl	80055b0 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 80041ba:	4b59      	ldr	r3, [pc, #356]	; (8004320 <main+0x47c>)
 80041bc:	2203      	movs	r2, #3
 80041be:	9206      	str	r2, [sp, #24]
 80041c0:	2200      	movs	r2, #0
 80041c2:	9205      	str	r2, [sp, #20]
 80041c4:	2200      	movs	r2, #0
 80041c6:	9204      	str	r2, [sp, #16]
 80041c8:	2200      	movs	r2, #0
 80041ca:	9203      	str	r2, [sp, #12]
 80041cc:	2201      	movs	r2, #1
 80041ce:	9202      	str	r2, [sp, #8]
 80041d0:	2203      	movs	r2, #3
 80041d2:	9201      	str	r2, [sp, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	9200      	str	r2, [sp, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	2000      	movs	r0, #0
 80041dc:	4610      	mov	r0, r2
 80041de:	889b      	ldrh	r3, [r3, #4]
 80041e0:	2100      	movs	r1, #0
 80041e2:	f363 010f 	bfi	r1, r3, #0, #16
 80041e6:	2301      	movs	r3, #1
 80041e8:	2200      	movs	r2, #0
 80041ea:	f7fd ff4a 	bl	8002082 <drv_write_CSACR>
  HAL_Delay(1);
 80041ee:	2001      	movs	r0, #1
 80041f0:	f001 f9de 	bl	80055b0 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_88);
 80041f4:	4b4a      	ldr	r3, [pc, #296]	; (8004320 <main+0x47c>)
 80041f6:	220f      	movs	r2, #15
 80041f8:	9202      	str	r2, [sp, #8]
 80041fa:	2203      	movs	r2, #3
 80041fc:	9201      	str	r2, [sp, #4]
 80041fe:	2203      	movs	r2, #3
 8004200:	9200      	str	r2, [sp, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	2000      	movs	r0, #0
 8004206:	4610      	mov	r0, r2
 8004208:	889b      	ldrh	r3, [r3, #4]
 800420a:	2100      	movs	r1, #0
 800420c:	f363 010f 	bfi	r1, r3, #0, #16
 8004210:	2300      	movs	r3, #0
 8004212:	2201      	movs	r2, #1
 8004214:	f7fd ff07 	bl	8002026 <drv_write_OCPCR>
  HAL_Delay(1);
 8004218:	2001      	movs	r0, #1
 800421a:	f001 f9c9 	bl	80055b0 <HAL_Delay>
  drv_disable_gd(drv);
 800421e:	4b40      	ldr	r3, [pc, #256]	; (8004320 <main+0x47c>)
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	2100      	movs	r1, #0
 8004224:	4611      	mov	r1, r2
 8004226:	889a      	ldrh	r2, [r3, #4]
 8004228:	2300      	movs	r3, #0
 800422a:	f362 030f 	bfi	r3, r2, #0, #16
 800422e:	4608      	mov	r0, r1
 8004230:	4619      	mov	r1, r3
 8004232:	f7fd ff82 	bl	800213a <drv_disable_gd>
  HAL_Delay(1);
 8004236:	2001      	movs	r0, #1
 8004238:	f001 f9ba 	bl	80055b0 <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 800423c:	4b39      	ldr	r3, [pc, #228]	; (8004324 <main+0x480>)
 800423e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004242:	4b38      	ldr	r3, [pc, #224]	; (8004324 <main+0x480>)
 8004244:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004248:	461a      	mov	r2, r3
 800424a:	4837      	ldr	r0, [pc, #220]	; (8004328 <main+0x484>)
 800424c:	f007 fbe4 	bl	800ba18 <iprintf>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004250:	2100      	movs	r1, #0
 8004252:	4836      	ldr	r0, [pc, #216]	; (800432c <main+0x488>)
 8004254:	f003 febe 	bl	8007fd4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004258:	2104      	movs	r1, #4
 800425a:	4834      	ldr	r0, [pc, #208]	; (800432c <main+0x488>)
 800425c:	f003 feba 	bl	8007fd4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8004260:	2108      	movs	r1, #8
 8004262:	4832      	ldr	r0, [pc, #200]	; (800432c <main+0x488>)
 8004264:	f003 feb6 	bl	8007fd4 <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_tx.len = 6;
 8004268:	4b31      	ldr	r3, [pc, #196]	; (8004330 <main+0x48c>)
 800426a:	2206      	movs	r2, #6
 800426c:	705a      	strb	r2, [r3, #1]
  can_rx.len = 8;
 800426e:	4b31      	ldr	r3, [pc, #196]	; (8004334 <main+0x490>)
 8004270:	2208      	movs	r2, #8
 8004272:	705a      	strb	r2, [r3, #1]
  can_rx_init(&can_rx);
 8004274:	482f      	ldr	r0, [pc, #188]	; (8004334 <main+0x490>)
 8004276:	f7fd fddf 	bl	8001e38 <can_rx_init>

  /* Start the FSM */
  state.state = MENU_MODE;
 800427a:	4b2f      	ldr	r3, [pc, #188]	; (8004338 <main+0x494>)
 800427c:	2200      	movs	r2, #0
 800427e:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8004280:	4b2d      	ldr	r3, [pc, #180]	; (8004338 <main+0x494>)
 8004282:	2200      	movs	r2, #0
 8004284:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8004286:	4b2c      	ldr	r3, [pc, #176]	; (8004338 <main+0x494>)
 8004288:	2201      	movs	r2, #1
 800428a:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 800428c:	2201      	movs	r2, #1
 800428e:	492b      	ldr	r1, [pc, #172]	; (800433c <main+0x498>)
 8004290:	482b      	ldr	r0, [pc, #172]	; (8004340 <main+0x49c>)
 8004292:	f004 fe6d 	bl	8008f70 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8004296:	4825      	ldr	r0, [pc, #148]	; (800432c <main+0x488>)
 8004298:	f003 fe43 	bl	8007f22 <HAL_TIM_Base_Start_IT>
  CAN_RxHeaderTypeDef pRxHeader; //declare header for message reception
  uint32_t TxMailbox;
  uint8_t a[2];
  uint8_t r[2];

	pHeader.DLC=1; //give message size of 1 byte
 800429c:	2301      	movs	r3, #1
 800429e:	63bb      	str	r3, [r7, #56]	; 0x38
	pHeader.IDE=CAN_ID_STD; //set identifier to standard
 80042a0:	2300      	movs	r3, #0
 80042a2:	633b      	str	r3, [r7, #48]	; 0x30
	pHeader.RTR=CAN_RTR_DATA; //set data type to remote transmission request?
 80042a4:	2300      	movs	r3, #0
 80042a6:	637b      	str	r3, [r7, #52]	; 0x34
	pHeader.StdId=0; //define a standard identifier, used for message identification by filters (switch this for the other microcontroller)
 80042a8:	2300      	movs	r3, #0
 80042aa:	62bb      	str	r3, [r7, #40]	; 0x28
	pRxHeader.DLC = 2;
	pRxHeader.IDE = CAN_ID_STD;
	pRxHeader.RTR = CAN_RTR_DATA;
	pRxHeader.StdId = 1;
*/
	HAL_CAN_Start(&CAN_H); //start CAN
 80042ac:	4825      	ldr	r0, [pc, #148]	; (8004344 <main+0x4a0>)
 80042ae:	f001 ff8d 	bl	80061cc <HAL_CAN_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80042b2:	2064      	movs	r0, #100	; 0x64
 80042b4:	f001 f97c 	bl	80055b0 <HAL_Delay>

	  HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can_rx.rx_header, &can_rx.data);
 80042b8:	4b23      	ldr	r3, [pc, #140]	; (8004348 <main+0x4a4>)
 80042ba:	4a24      	ldr	r2, [pc, #144]	; (800434c <main+0x4a8>)
 80042bc:	2100      	movs	r1, #0
 80042be:	4821      	ldr	r0, [pc, #132]	; (8004344 <main+0x4a0>)
 80042c0:	f001 ffc8 	bl	8006254 <HAL_CAN_GetRxMessage>

	  for(int i = 0; i<8; i++){printf("%d ", can_rx.data[i]);}
 80042c4:	2300      	movs	r3, #0
 80042c6:	643b      	str	r3, [r7, #64]	; 0x40
 80042c8:	e00b      	b.n	80042e2 <main+0x43e>
 80042ca:	4a1a      	ldr	r2, [pc, #104]	; (8004334 <main+0x490>)
 80042cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ce:	4413      	add	r3, r2
 80042d0:	3302      	adds	r3, #2
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	4619      	mov	r1, r3
 80042d6:	481e      	ldr	r0, [pc, #120]	; (8004350 <main+0x4ac>)
 80042d8:	f007 fb9e 	bl	800ba18 <iprintf>
 80042dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042de:	3301      	adds	r3, #1
 80042e0:	643b      	str	r3, [r7, #64]	; 0x40
 80042e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042e4:	2b07      	cmp	r3, #7
 80042e6:	ddf0      	ble.n	80042ca <main+0x426>
	  printf("\r\n");
 80042e8:	481a      	ldr	r0, [pc, #104]	; (8004354 <main+0x4b0>)
 80042ea:	f007 fc09 	bl	800bb00 <puts>
	  //printf("%f\r\n", controller.v_bus);
	  //printf("%d\r\n", controller.adc_vbus_raw);
	  //printf("%f  %f  %f %f\r\n", controller.i_a, controller.i_b, controller.i_c, controller.theta_elec);
	  //printf("%d  %d  %d  %d\r\n", controller.adc_a_raw, controller.adc_b_raw, controller.adc_vbus_raw, controller.adc_p_raw);
	  drv_print_faults(drv);
 80042ee:	4b0c      	ldr	r3, [pc, #48]	; (8004320 <main+0x47c>)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	2100      	movs	r1, #0
 80042f4:	4611      	mov	r1, r2
 80042f6:	889a      	ldrh	r2, [r3, #4]
 80042f8:	2300      	movs	r3, #0
 80042fa:	f362 030f 	bfi	r3, r2, #0, #16
 80042fe:	4608      	mov	r0, r1
 8004300:	4619      	mov	r1, r3
 8004302:	f7fd ff35 	bl	8002170 <drv_print_faults>
	  HAL_Delay(100);
 8004306:	e7d4      	b.n	80042b2 <main+0x40e>
 8004308:	20000348 	.word	0x20000348
 800430c:	0800f474 	.word	0x0800f474
 8004310:	20000290 	.word	0x20000290
 8004314:	20000248 	.word	0x20000248
 8004318:	200002d8 	.word	0x200002d8
 800431c:	40020000 	.word	0x40020000
 8004320:	20009074 	.word	0x20009074
 8004324:	200006fc 	.word	0x200006fc
 8004328:	0800f47c 	.word	0x0800f47c
 800432c:	200091c0 	.word	0x200091c0
 8004330:	2000900c 	.word	0x2000900c
 8004334:	2000907c 	.word	0x2000907c
 8004338:	200005d8 	.word	0x200005d8
 800433c:	200005d4 	.word	0x200005d4
 8004340:	20009200 	.word	0x20009200
 8004344:	20000320 	.word	0x20000320
 8004348:	2000907e 	.word	0x2000907e
 800434c:	200090a0 	.word	0x200090a0
 8004350:	0800f4a4 	.word	0x0800f4a4
 8004354:	0800f4a8 	.word	0x0800f4a8

08004358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b094      	sub	sp, #80	; 0x50
 800435c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800435e:	f107 031c 	add.w	r3, r7, #28
 8004362:	2234      	movs	r2, #52	; 0x34
 8004364:	2100      	movs	r1, #0
 8004366:	4618      	mov	r0, r3
 8004368:	f006 fef1 	bl	800b14e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800436c:	f107 0308 	add.w	r3, r7, #8
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	605a      	str	r2, [r3, #4]
 8004376:	609a      	str	r2, [r3, #8]
 8004378:	60da      	str	r2, [r3, #12]
 800437a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800437c:	2300      	movs	r3, #0
 800437e:	607b      	str	r3, [r7, #4]
 8004380:	4b2c      	ldr	r3, [pc, #176]	; (8004434 <SystemClock_Config+0xdc>)
 8004382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004384:	4a2b      	ldr	r2, [pc, #172]	; (8004434 <SystemClock_Config+0xdc>)
 8004386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800438a:	6413      	str	r3, [r2, #64]	; 0x40
 800438c:	4b29      	ldr	r3, [pc, #164]	; (8004434 <SystemClock_Config+0xdc>)
 800438e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004394:	607b      	str	r3, [r7, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004398:	2300      	movs	r3, #0
 800439a:	603b      	str	r3, [r7, #0]
 800439c:	4b26      	ldr	r3, [pc, #152]	; (8004438 <SystemClock_Config+0xe0>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a25      	ldr	r2, [pc, #148]	; (8004438 <SystemClock_Config+0xe0>)
 80043a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	4b23      	ldr	r3, [pc, #140]	; (8004438 <SystemClock_Config+0xe0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80043b0:	603b      	str	r3, [r7, #0]
 80043b2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80043b4:	2302      	movs	r3, #2
 80043b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80043b8:	2301      	movs	r3, #1
 80043ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80043bc:	2310      	movs	r3, #16
 80043be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043c0:	2302      	movs	r3, #2
 80043c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80043c4:	2300      	movs	r3, #0
 80043c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80043c8:	2308      	movs	r3, #8
 80043ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80043cc:	23b4      	movs	r3, #180	; 0xb4
 80043ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80043d0:	2302      	movs	r3, #2
 80043d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80043d4:	2302      	movs	r3, #2
 80043d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80043d8:	2302      	movs	r3, #2
 80043da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043dc:	f107 031c 	add.w	r3, r7, #28
 80043e0:	4618      	mov	r0, r3
 80043e2:	f003 f867 	bl	80074b4 <HAL_RCC_OscConfig>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80043ec:	f000 f826 	bl	800443c <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80043f0:	f002 fd56 	bl	8006ea0 <HAL_PWREx_EnableOverDrive>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80043fa:	f000 f81f 	bl	800443c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80043fe:	230f      	movs	r3, #15
 8004400:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004402:	2302      	movs	r3, #2
 8004404:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004406:	2300      	movs	r3, #0
 8004408:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800440a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800440e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004414:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004416:	f107 0308 	add.w	r3, r7, #8
 800441a:	2105      	movs	r1, #5
 800441c:	4618      	mov	r0, r3
 800441e:	f002 fd8f 	bl	8006f40 <HAL_RCC_ClockConfig>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004428:	f000 f808 	bl	800443c <Error_Handler>
  }
}
 800442c:	bf00      	nop
 800442e:	3750      	adds	r7, #80	; 0x50
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	40023800 	.word	0x40023800
 8004438:	40007000 	.word	0x40007000

0800443c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004440:	bf00      	nop
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <fmaxf3>:
float fminf(float x, float y){
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
    }
*/
float fmaxf3(float x, float y, float z){
 800444a:	b480      	push	{r7}
 800444c:	b085      	sub	sp, #20
 800444e:	af00      	add	r7, sp, #0
 8004450:	ed87 0a03 	vstr	s0, [r7, #12]
 8004454:	edc7 0a02 	vstr	s1, [r7, #8]
 8004458:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 800445c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004460:	edd7 7a02 	vldr	s15, [r7, #8]
 8004464:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800446c:	dd0c      	ble.n	8004488 <fmaxf3+0x3e>
 800446e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004472:	edd7 7a01 	vldr	s15, [r7, #4]
 8004476:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800447a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800447e:	dd01      	ble.n	8004484 <fmaxf3+0x3a>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	e00d      	b.n	80044a0 <fmaxf3+0x56>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	e00b      	b.n	80044a0 <fmaxf3+0x56>
 8004488:	ed97 7a02 	vldr	s14, [r7, #8]
 800448c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004498:	dd01      	ble.n	800449e <fmaxf3+0x54>
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	e000      	b.n	80044a0 <fmaxf3+0x56>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	ee07 3a90 	vmov	s15, r3
    }
 80044a4:	eeb0 0a67 	vmov.f32	s0, s15
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <fminf3>:

float fminf3(float x, float y, float z){
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	ed87 0a03 	vstr	s0, [r7, #12]
 80044bc:	edc7 0a02 	vstr	s1, [r7, #8]
 80044c0:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 80044c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80044c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80044cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d4:	d50c      	bpl.n	80044f0 <fminf3+0x3e>
 80044d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80044da:	edd7 7a01 	vldr	s15, [r7, #4]
 80044de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044e6:	d501      	bpl.n	80044ec <fminf3+0x3a>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	e00d      	b.n	8004508 <fminf3+0x56>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	e00b      	b.n	8004508 <fminf3+0x56>
 80044f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80044f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80044f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004500:	d501      	bpl.n	8004506 <fminf3+0x54>
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	e000      	b.n	8004508 <fminf3+0x56>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	ee07 3a90 	vmov	s15, r3
    }
 800450c:	eeb0 0a67 	vmov.f32	s0, s15
 8004510:	3714      	adds	r7, #20
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr

0800451a <limit_norm>:
    /// Returns nearest integer ///
    
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 800451a:	b590      	push	{r4, r7, lr}
 800451c:	b087      	sub	sp, #28
 800451e:	af00      	add	r7, sp, #0
 8004520:	60f8      	str	r0, [r7, #12]
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrt(*x * *x + *y * *y);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	ed93 7a00 	vldr	s14, [r3]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	edd3 7a00 	vldr	s15, [r3]
 8004534:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	edd3 6a00 	vldr	s13, [r3]
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	edd3 7a00 	vldr	s15, [r3]
 8004544:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800454c:	ee17 0a90 	vmov	r0, s15
 8004550:	f7fc f81a 	bl	8000588 <__aeabi_f2d>
 8004554:	4603      	mov	r3, r0
 8004556:	460c      	mov	r4, r1
 8004558:	ec44 3b10 	vmov	d0, r3, r4
 800455c:	f005 fcf4 	bl	8009f48 <sqrt>
 8004560:	ec54 3b10 	vmov	r3, r4, d0
 8004564:	4618      	mov	r0, r3
 8004566:	4621      	mov	r1, r4
 8004568:	f7fc fb5e 	bl	8000c28 <__aeabi_d2f>
 800456c:	4603      	mov	r3, r0
 800456e:	617b      	str	r3, [r7, #20]
    if(norm > limit){
 8004570:	ed97 7a05 	vldr	s14, [r7, #20]
 8004574:	edd7 7a01 	vldr	s15, [r7, #4]
 8004578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800457c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004580:	dc00      	bgt.n	8004584 <limit_norm+0x6a>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8004582:	e01b      	b.n	80045bc <limit_norm+0xa2>
        *x = *x * limit/norm;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	ed93 7a00 	vldr	s14, [r3]
 800458a:	edd7 7a01 	vldr	s15, [r7, #4]
 800458e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004592:	ed97 7a05 	vldr	s14, [r7, #20]
 8004596:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	ed93 7a00 	vldr	s14, [r3]
 80045a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80045aa:	ee67 6a27 	vmul.f32	s13, s14, s15
 80045ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80045b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	edc3 7a00 	vstr	s15, [r3]
    }
 80045bc:	bf00      	nop
 80045be:	371c      	adds	r7, #28
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd90      	pop	{r4, r7, pc}

080045c4 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 80045ce:	2300      	movs	r3, #0
 80045d0:	60fb      	str	r3, [r7, #12]
 80045d2:	e021      	b.n	8004618 <ps_warmup+0x54>
		encoder->spi_tx_word = 0x0000;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 80045da:	2200      	movs	r2, #0
 80045dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80045e0:	4811      	ldr	r0, [pc, #68]	; (8004628 <ps_warmup+0x64>)
 80045e2:	f002 fc43 	bl	8006e6c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	1c9a      	adds	r2, r3, #2
 80045ec:	2364      	movs	r3, #100	; 0x64
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	2301      	movs	r3, #1
 80045f2:	480e      	ldr	r0, [pc, #56]	; (800462c <ps_warmup+0x68>)
 80045f4:	f003 fa1c 	bl	8007a30 <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80045f8:	bf00      	nop
 80045fa:	4b0c      	ldr	r3, [pc, #48]	; (800462c <ps_warmup+0x68>)
 80045fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d0f9      	beq.n	80045fa <ps_warmup+0x36>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8004606:	2201      	movs	r2, #1
 8004608:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800460c:	4806      	ldr	r0, [pc, #24]	; (8004628 <ps_warmup+0x64>)
 800460e:	f002 fc2d 	bl	8006e6c <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	3301      	adds	r3, #1
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	dbd9      	blt.n	80045d4 <ps_warmup+0x10>
	}
}
 8004620:	bf00      	nop
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	40020000 	.word	0x40020000
 800462c:	20009110 	.word	0x20009110

08004630 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8004630:	b580      	push	{r7, lr}
 8004632:	b08a      	sub	sp, #40	; 0x28
 8004634:	af02      	add	r7, sp, #8
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_count = encoder->count;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	679a      	str	r2, [r3, #120]	; 0x78
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 8004644:	2313      	movs	r3, #19
 8004646:	61fb      	str	r3, [r7, #28]
 8004648:	e00f      	b.n	800466a <ps_sample+0x3a>
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	3b01      	subs	r3, #1
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	3302      	adds	r3, #2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	3302      	adds	r3, #2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	3b01      	subs	r3, #1
 8004668:	61fb      	str	r3, [r7, #28]
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	2b00      	cmp	r3, #0
 800466e:	dcec      	bgt.n	800464a <ps_sample+0x1a>
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8004676:	2200      	movs	r2, #0
 8004678:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800467c:	486e      	ldr	r0, [pc, #440]	; (8004838 <ps_sample+0x208>)
 800467e:	f002 fbf5 	bl	8006e6c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8004682:	6879      	ldr	r1, [r7, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	1c9a      	adds	r2, r3, #2
 8004688:	2364      	movs	r3, #100	; 0x64
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	2301      	movs	r3, #1
 800468e:	486b      	ldr	r0, [pc, #428]	; (800483c <ps_sample+0x20c>)
 8004690:	f003 f9ce 	bl	8007a30 <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8004694:	bf00      	nop
 8004696:	4b69      	ldr	r3, [pc, #420]	; (800483c <ps_sample+0x20c>)
 8004698:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d0f9      	beq.n	8004696 <ps_sample+0x66>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 80046a2:	2201      	movs	r2, #1
 80046a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80046a8:	4863      	ldr	r0, [pc, #396]	; (8004838 <ps_sample+0x208>)
 80046aa:	f002 fbdf 	bl	8006e6c <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	885b      	ldrh	r3, [r3, #2]
 80046b2:	461a      	mov	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	671a      	str	r2, [r3, #112]	; 0x70

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046bc:	125a      	asrs	r2, r3, #9
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	3222      	adds	r2, #34	; 0x22
 80046c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046c6:	61bb      	str	r3, [r7, #24]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046cc:	125b      	asrs	r3, r3, #9
 80046ce:	3301      	adds	r3, #1
 80046d0:	425a      	negs	r2, r3
 80046d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80046da:	bf58      	it	pl
 80046dc:	4253      	negpl	r3, r2
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	3322      	adds	r3, #34	; 0x22
 80046e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e6:	617b      	str	r3, [r7, #20]
	int off_interp = off_1; + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	613b      	str	r3, [r7, #16]
	encoder->count = encoder->raw + off_interp;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	441a      	add	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	675a      	str	r2, [r3, #116]	; 0x74

	/* Real angles in radians */
	encoder->angle_singleturn = 2.0f*PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80046fc:	4b50      	ldr	r3, [pc, #320]	; (8004840 <ps_sample+0x210>)
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	ee07 3a90 	vmov	s15, r3
 8004706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800470a:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8004844 <ps_sample+0x214>
 800470e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004712:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8004716:	eeb0 0a66 	vmov.f32	s0, s13
 800471a:	f005 fc6f 	bl	8009ffc <fmodf>
 800471e:	eeb0 7a40 	vmov.f32	s14, s0
 8004722:	eddf 7a49 	vldr	s15, [pc, #292]	; 8004848 <ps_sample+0x218>
 8004726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	edc3 7a01 	vstr	s15, [r3, #4]
	encoder->elec_angle = 2.0f*PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800473a:	4b41      	ldr	r3, [pc, #260]	; (8004840 <ps_sample+0x210>)
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	ee07 3a90 	vmov	s15, r3
 8004744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800474c:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8004844 <ps_sample+0x214>
 8004750:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004754:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8004758:	eeb0 0a66 	vmov.f32	s0, s13
 800475c:	f005 fc4e 	bl	8009ffc <fmodf>
 8004760:	eeb0 7a40 	vmov.f32	s14, s0
 8004764:	eddf 7a38 	vldr	s15, [pc, #224]	; 8004848 <ps_sample+0x218>
 8004768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + 2.0f*PI_F : encoder->elec_angle;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004778:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800477c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004780:	d507      	bpl.n	8004792 <ps_sample+0x162>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004788:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004848 <ps_sample+0x218>
 800478c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004790:	e002      	b.n	8004798 <ps_sample+0x168>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

	/* Rollover */
	int count_diff = encoder->count - encoder->old_count;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	60fb      	str	r3, [r7, #12]
	if(count_diff > ENC_CPR>>1){encoder->turns--;}
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047b0:	dd05      	ble.n	80047be <ps_sample+0x18e>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047b6:	1e5a      	subs	r2, r3, #1
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	67da      	str	r2, [r3, #124]	; 0x7c
 80047bc:	e008      	b.n	80047d0 <ps_sample+0x1a0>
	else if(count_diff < -ENC_CPR>>1){encoder->turns++;}
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80047c4:	da04      	bge.n	80047d0 <ps_sample+0x1a0>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	67da      	str	r2, [r3, #124]	; 0x7c

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + 2.0f*PI_F*(float)encoder->turns;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047e2:	eddf 6a19 	vldr	s13, [pc, #100]	; 8004848 <ps_sample+0x218>
 80047e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80047ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	edc3 7a02 	vstr	s15, [r3, #8]
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004800:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004804:	edd7 7a00 	vldr	s15, [r7]
 8004808:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 800480c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
}
 8004830:	bf00      	nop
 8004832:	3720      	adds	r7, #32
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40020000 	.word	0x40020000
 800483c:	20009110 	.word	0x20009110
 8004840:	20008c0c 	.word	0x20008c0c
 8004844:	47800000 	.word	0x47800000
 8004848:	40c90fdb 	.word	0x40c90fdb

0800484c <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 800484c:	b590      	push	{r4, r7, lr}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485a:	4619      	mov	r1, r3
 800485c:	4818      	ldr	r0, [pc, #96]	; (80048c0 <ps_print+0x74>)
 800485e:	f007 f8db 	bl	800ba18 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004866:	4619      	mov	r1, r3
 8004868:	4816      	ldr	r0, [pc, #88]	; (80048c4 <ps_print+0x78>)
 800486a:	f007 f8d5 	bl	800ba18 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	4618      	mov	r0, r3
 8004874:	f7fb fe88 	bl	8000588 <__aeabi_f2d>
 8004878:	4603      	mov	r3, r0
 800487a:	460c      	mov	r4, r1
 800487c:	461a      	mov	r2, r3
 800487e:	4623      	mov	r3, r4
 8004880:	4811      	ldr	r0, [pc, #68]	; (80048c8 <ps_print+0x7c>)
 8004882:	f007 f8c9 	bl	800ba18 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	4618      	mov	r0, r3
 800488c:	f7fb fe7c 	bl	8000588 <__aeabi_f2d>
 8004890:	4603      	mov	r3, r0
 8004892:	460c      	mov	r4, r1
 8004894:	461a      	mov	r2, r3
 8004896:	4623      	mov	r3, r4
 8004898:	480c      	ldr	r0, [pc, #48]	; (80048cc <ps_print+0x80>)
 800489a:	f007 f8bd 	bl	800ba18 <iprintf>
	printf("   Electrical: %f\r\n", encoder->elec_angle);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fb fe70 	bl	8000588 <__aeabi_f2d>
 80048a8:	4603      	mov	r3, r0
 80048aa:	460c      	mov	r4, r1
 80048ac:	461a      	mov	r2, r3
 80048ae:	4623      	mov	r3, r4
 80048b0:	4807      	ldr	r0, [pc, #28]	; (80048d0 <ps_print+0x84>)
 80048b2:	f007 f8b1 	bl	800ba18 <iprintf>
	//HAL_Delay(dt_ms);
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd90      	pop	{r4, r7, pc}
 80048be:	bf00      	nop
 80048c0:	0800f4ac 	.word	0x0800f4ac
 80048c4:	0800f4b4 	.word	0x0800f4b4
 80048c8:	0800f4cc 	.word	0x0800f4cc
 80048cc:	0800f4e0 	.word	0x0800f4e0
 80048d0:	0800f4f4 	.word	0x0800f4f4

080048d4 <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6839      	ldr	r1, [r7, #0]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fd fd38 	bl	8002358 <flash_writer_init>
	pr->sector = sector;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	60da      	str	r2, [r3, #12]
}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b082      	sub	sp, #8
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4618      	mov	r0, r3
 8004902:	f7fd fd47 	bl	8002394 <flash_writer_open>
    pr->ready = true;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	741a      	strb	r2, [r3, #16]
}
 800490c:	bf00      	nop
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 8004914:	b084      	sub	sp, #16
 8004916:	b490      	push	{r4, r7}
 8004918:	af00      	add	r7, sp, #0
 800491a:	f107 0408 	add.w	r4, r7, #8
 800491e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 8004922:	7e3b      	ldrb	r3, [r7, #24]
}
 8004924:	4618      	mov	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	bc90      	pop	{r4, r7}
 800492a:	b004      	add	sp, #16
 800492c:	4770      	bx	lr
	...

08004930 <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af02      	add	r7, sp, #8
 8004936:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8004938:	2300      	movs	r3, #0
 800493a:	60fb      	str	r3, [r7, #12]
 800493c:	e00d      	b.n	800495a <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 800493e:	68f9      	ldr	r1, [r7, #12]
 8004940:	4a17      	ldr	r2, [pc, #92]	; (80049a0 <preference_writer_flush+0x70>)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	460b      	mov	r3, r1
 800494e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004950:	f7fd fd3c 	bl	80023cc <flash_writer_write_int>
    for (offs = 0; offs < 256; offs++) {
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	3301      	adds	r3, #1
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2bff      	cmp	r3, #255	; 0xff
 800495e:	ddee      	ble.n	800493e <preference_writer_flush+0xe>
    }
    for (; offs < 320; offs++) {
 8004960:	e012      	b.n	8004988 <preference_writer_flush+0x58>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - 256]);
 8004962:	68f9      	ldr	r1, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800496a:	4a0e      	ldr	r2, [pc, #56]	; (80049a4 <preference_writer_flush+0x74>)
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	4413      	add	r3, r2
 8004970:	edd3 7a00 	vldr	s15, [r3]
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	eeb0 0a67 	vmov.f32	s0, s15
 800497a:	460b      	mov	r3, r1
 800497c:	ca07      	ldmia	r2, {r0, r1, r2}
 800497e:	f7fd fd3b 	bl	80023f8 <flash_writer_write_float>
    for (; offs < 320; offs++) {
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	3301      	adds	r3, #1
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800498e:	dbe8      	blt.n	8004962 <preference_writer_flush+0x32>
    }
    pr->ready = false;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	741a      	strb	r2, [r3, #16]
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	20008c0c 	.word	0x20008c0c
 80049a4:	200005fc 	.word	0x200005fc

080049a8 <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 80049a8:	b084      	sub	sp, #16
 80049aa:	b590      	push	{r4, r7, lr}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	f107 0418 	add.w	r4, r7, #24
 80049b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < 256; offs++) {
 80049b8:	2300      	movs	r3, #0
 80049ba:	607b      	str	r3, [r7, #4]
 80049bc:	e00d      	b.n	80049da <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f107 0218 	add.w	r2, r7, #24
 80049c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80049c6:	f7fd fd3d 	bl	8002444 <flash_read_int>
 80049ca:	4601      	mov	r1, r0
 80049cc:	4a14      	ldr	r2, [pc, #80]	; (8004a20 <preference_writer_load+0x78>)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (offs = 0; offs < 256; offs++) {
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3301      	adds	r3, #1
 80049d8:	607b      	str	r3, [r7, #4]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2bff      	cmp	r3, #255	; 0xff
 80049de:	ddee      	ble.n	80049be <preference_writer_load+0x16>
    }
    for(; offs < 320; offs++) {
 80049e0:	e013      	b.n	8004a0a <preference_writer_load+0x62>
        __float_reg[offs - 256] = flash_read_float(pr.fw, offs);
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f5a3 7480 	sub.w	r4, r3, #256	; 0x100
 80049ea:	4613      	mov	r3, r2
 80049ec:	f107 0218 	add.w	r2, r7, #24
 80049f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80049f2:	f7fd fd3d 	bl	8002470 <flash_read_float>
 80049f6:	eef0 7a40 	vmov.f32	s15, s0
 80049fa:	4a0a      	ldr	r2, [pc, #40]	; (8004a24 <preference_writer_load+0x7c>)
 80049fc:	00a3      	lsls	r3, r4, #2
 80049fe:	4413      	add	r3, r2
 8004a00:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < 320; offs++) {
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3301      	adds	r3, #1
 8004a08:	607b      	str	r3, [r7, #4]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004a10:	dbe7      	blt.n	80049e2 <preference_writer_load+0x3a>
    }
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004a1c:	b004      	add	sp, #16
 8004a1e:	4770      	bx	lr
 8004a20:	20008c0c 	.word	0x20008c0c
 8004a24:	200005fc 	.word	0x200005fc

08004a28 <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fd fcf6 	bl	800242a <flash_writer_close>
}
 8004a3e:	bf00      	nop
 8004a40:	3708      	adds	r7, #8
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004a4c:	4b18      	ldr	r3, [pc, #96]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a4e:	4a19      	ldr	r2, [pc, #100]	; (8004ab4 <MX_SPI1_Init+0x6c>)
 8004a50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a52:	4b17      	ldr	r3, [pc, #92]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a5a:	4b15      	ldr	r3, [pc, #84]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004a60:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a66:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a68:	4b11      	ldr	r3, [pc, #68]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a6e:	4b10      	ldr	r3, [pc, #64]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a70:	2201      	movs	r2, #1
 8004a72:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a74:	4b0e      	ldr	r3, [pc, #56]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a7a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004a7c:	4b0c      	ldr	r3, [pc, #48]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a7e:	2228      	movs	r2, #40	; 0x28
 8004a80:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a82:	4b0b      	ldr	r3, [pc, #44]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a88:	4b09      	ldr	r3, [pc, #36]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a8e:	4b08      	ldr	r3, [pc, #32]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004a94:	4b06      	ldr	r3, [pc, #24]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a96:	220a      	movs	r2, #10
 8004a98:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004a9a:	4805      	ldr	r0, [pc, #20]	; (8004ab0 <MX_SPI1_Init+0x68>)
 8004a9c:	f002 ff64 	bl	8007968 <HAL_SPI_Init>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8004aa6:	f7ff fcc9 	bl	800443c <Error_Handler>
  }

}
 8004aaa:	bf00      	nop
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	20009168 	.word	0x20009168
 8004ab4:	40013000 	.word	0x40013000

08004ab8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8004abc:	4b18      	ldr	r3, [pc, #96]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004abe:	4a19      	ldr	r2, [pc, #100]	; (8004b24 <MX_SPI3_Init+0x6c>)
 8004ac0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004ac2:	4b17      	ldr	r3, [pc, #92]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004ac4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004ac8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004aca:	4b15      	ldr	r3, [pc, #84]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004ad0:	4b13      	ldr	r3, [pc, #76]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004ad2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ad6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ad8:	4b11      	ldr	r3, [pc, #68]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004ada:	2200      	movs	r2, #0
 8004adc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ade:	4b10      	ldr	r3, [pc, #64]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004ae4:	4b0e      	ldr	r3, [pc, #56]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004aec:	4b0c      	ldr	r3, [pc, #48]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004aee:	2200      	movs	r2, #0
 8004af0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004af2:	4b0b      	ldr	r3, [pc, #44]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004af8:	4b09      	ldr	r3, [pc, #36]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004afe:	4b08      	ldr	r3, [pc, #32]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004b04:	4b06      	ldr	r3, [pc, #24]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004b06:	220a      	movs	r2, #10
 8004b08:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004b0a:	4805      	ldr	r0, [pc, #20]	; (8004b20 <MX_SPI3_Init+0x68>)
 8004b0c:	f002 ff2c 	bl	8007968 <HAL_SPI_Init>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8004b16:	f7ff fc91 	bl	800443c <Error_Handler>
  }

}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20009110 	.word	0x20009110
 8004b24:	40003c00 	.word	0x40003c00

08004b28 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08c      	sub	sp, #48	; 0x30
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b30:	f107 031c 	add.w	r3, r7, #28
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	605a      	str	r2, [r3, #4]
 8004b3a:	609a      	str	r2, [r3, #8]
 8004b3c:	60da      	str	r2, [r3, #12]
 8004b3e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a32      	ldr	r2, [pc, #200]	; (8004c10 <HAL_SPI_MspInit+0xe8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d12c      	bne.n	8004ba4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61bb      	str	r3, [r7, #24]
 8004b4e:	4b31      	ldr	r3, [pc, #196]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b52:	4a30      	ldr	r2, [pc, #192]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004b54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b58:	6453      	str	r3, [r2, #68]	; 0x44
 8004b5a:	4b2e      	ldr	r3, [pc, #184]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b62:	61bb      	str	r3, [r7, #24]
 8004b64:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b66:	2300      	movs	r3, #0
 8004b68:	617b      	str	r3, [r7, #20]
 8004b6a:	4b2a      	ldr	r3, [pc, #168]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6e:	4a29      	ldr	r2, [pc, #164]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004b70:	f043 0301 	orr.w	r3, r3, #1
 8004b74:	6313      	str	r3, [r2, #48]	; 0x30
 8004b76:	4b27      	ldr	r3, [pc, #156]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004b82:	23e0      	movs	r3, #224	; 0xe0
 8004b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b86:	2302      	movs	r3, #2
 8004b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b92:	2305      	movs	r3, #5
 8004b94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b96:	f107 031c 	add.w	r3, r7, #28
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	481e      	ldr	r0, [pc, #120]	; (8004c18 <HAL_SPI_MspInit+0xf0>)
 8004b9e:	f001 ffd3 	bl	8006b48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004ba2:	e031      	b.n	8004c08 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a1c      	ldr	r2, [pc, #112]	; (8004c1c <HAL_SPI_MspInit+0xf4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d12c      	bne.n	8004c08 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	613b      	str	r3, [r7, #16]
 8004bb2:	4b18      	ldr	r3, [pc, #96]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	4a17      	ldr	r2, [pc, #92]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004bb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bbe:	4b15      	ldr	r3, [pc, #84]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bc6:	613b      	str	r3, [r7, #16]
 8004bc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bca:	2300      	movs	r3, #0
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	4b11      	ldr	r3, [pc, #68]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	4a10      	ldr	r2, [pc, #64]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004bd4:	f043 0304 	orr.w	r3, r3, #4
 8004bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bda:	4b0e      	ldr	r3, [pc, #56]	; (8004c14 <HAL_SPI_MspInit+0xec>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	f003 0304 	and.w	r3, r3, #4
 8004be2:	60fb      	str	r3, [r7, #12]
 8004be4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004be6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bec:	2302      	movs	r3, #2
 8004bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004bf8:	2306      	movs	r3, #6
 8004bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bfc:	f107 031c 	add.w	r3, r7, #28
 8004c00:	4619      	mov	r1, r3
 8004c02:	4807      	ldr	r0, [pc, #28]	; (8004c20 <HAL_SPI_MspInit+0xf8>)
 8004c04:	f001 ffa0 	bl	8006b48 <HAL_GPIO_Init>
}
 8004c08:	bf00      	nop
 8004c0a:	3730      	adds	r7, #48	; 0x30
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40013000 	.word	0x40013000
 8004c14:	40023800 	.word	0x40023800
 8004c18:	40020000 	.word	0x40020000
 8004c1c:	40003c00 	.word	0x40003c00
 8004c20:	40020800 	.word	0x40020800

08004c24 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8004c28:	4b07      	ldr	r3, [pc, #28]	; (8004c48 <FLASH_Unlock+0x24>)
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	da05      	bge.n	8004c3c <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8004c30:	4b05      	ldr	r3, [pc, #20]	; (8004c48 <FLASH_Unlock+0x24>)
 8004c32:	4a06      	ldr	r2, [pc, #24]	; (8004c4c <FLASH_Unlock+0x28>)
 8004c34:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8004c36:	4b04      	ldr	r3, [pc, #16]	; (8004c48 <FLASH_Unlock+0x24>)
 8004c38:	4a05      	ldr	r2, [pc, #20]	; (8004c50 <FLASH_Unlock+0x2c>)
 8004c3a:	605a      	str	r2, [r3, #4]
  }  
}
 8004c3c:	bf00      	nop
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40023c00 	.word	0x40023c00
 8004c4c:	45670123 	.word	0x45670123
 8004c50:	cdef89ab 	.word	0xcdef89ab

08004c54 <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004c58:	4b05      	ldr	r3, [pc, #20]	; (8004c70 <FLASH_Lock+0x1c>)
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	4a04      	ldr	r2, [pc, #16]	; (8004c70 <FLASH_Lock+0x1c>)
 8004c5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c62:	6113      	str	r3, [r2, #16]
}
 8004c64:	bf00      	nop
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40023c00 	.word	0x40023c00

08004c74 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE2;
 8004c84:	2309      	movs	r3, #9
 8004c86:	72fb      	strb	r3, [r7, #11]
 
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8004c88:	78fb      	ldrb	r3, [r7, #3]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d102      	bne.n	8004c94 <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60fb      	str	r3, [r7, #12]
 8004c92:	e010      	b.n	8004cb6 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d103      	bne.n	8004ca2 <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c9e:	60fb      	str	r3, [r7, #12]
 8004ca0:	e009      	b.n	8004cb6 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 8004ca2:	78fb      	ldrb	r3, [r7, #3]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d103      	bne.n	8004cb0 <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cac:	60fb      	str	r3, [r7, #12]
 8004cae:	e002      	b.n	8004cb6 <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004cb0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004cb4:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8004cb6:	f000 f8bf 	bl	8004e38 <FLASH_WaitForLastOperation2>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE2)
 8004cbe:	7afb      	ldrb	r3, [r7, #11]
 8004cc0:	2b09      	cmp	r3, #9
 8004cc2:	d12f      	bne.n	8004d24 <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8004cc4:	4b1a      	ldr	r3, [pc, #104]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	4a19      	ldr	r2, [pc, #100]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cce:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 8004cd0:	4b17      	ldr	r3, [pc, #92]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cd2:	691a      	ldr	r2, [r3, #16]
 8004cd4:	4916      	ldr	r1, [pc, #88]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 8004cdc:	4b14      	ldr	r3, [pc, #80]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	4a13      	ldr	r2, [pc, #76]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004ce2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004ce6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8004ce8:	4b11      	ldr	r3, [pc, #68]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cea:	691a      	ldr	r2, [r3, #16]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	4a0f      	ldr	r2, [pc, #60]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cf2:	f043 0302 	orr.w	r3, r3, #2
 8004cf6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8004cf8:	4b0d      	ldr	r3, [pc, #52]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	4a0c      	ldr	r2, [pc, #48]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d02:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8004d04:	f000 f898 	bl	8004e38 <FLASH_WaitForLastOperation2>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8004d0c:	4b08      	ldr	r3, [pc, #32]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	4a07      	ldr	r2, [pc, #28]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004d12:	f023 0302 	bic.w	r3, r3, #2
 8004d16:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 8004d18:	4b05      	ldr	r3, [pc, #20]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	4a04      	ldr	r2, [pc, #16]	; (8004d30 <FLASH_EraseSector+0xbc>)
 8004d1e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004d22:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 8004d24:	7afb      	ldrb	r3, [r7, #11]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	40023c00 	.word	0x40023c00

08004d34 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE2;
 8004d3e:	2309      	movs	r3, #9
 8004d40:	73fb      	strb	r3, [r7, #15]
 
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8004d42:	f000 f879 	bl	8004e38 <FLASH_WaitForLastOperation2>
 8004d46:	4603      	mov	r3, r0
 8004d48:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE2)
 8004d4a:	7bfb      	ldrb	r3, [r7, #15]
 8004d4c:	2b09      	cmp	r3, #9
 8004d4e:	d11e      	bne.n	8004d8e <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8004d50:	4b11      	ldr	r3, [pc, #68]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	4a10      	ldr	r2, [pc, #64]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8004d5c:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	4a0d      	ldr	r2, [pc, #52]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d66:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 8004d68:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	4a0a      	ldr	r2, [pc, #40]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8004d7a:	f000 f85d 	bl	8004e38 <FLASH_WaitForLastOperation2>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	73fb      	strb	r3, [r7, #15]
 
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8004d82:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	4a04      	ldr	r2, [pc, #16]	; (8004d98 <FLASH_ProgramWord+0x64>)
 8004d88:	f023 0301 	bic.w	r3, r3, #1
 8004d8c:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3710      	adds	r7, #16
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40023c00 	.word	0x40023c00

08004d9c <FLASH_ClearFlag>:
  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
  *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F401xx/411xE devices)   
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004da4:	4a04      	ldr	r2, [pc, #16]	; (8004db8 <FLASH_ClearFlag+0x1c>)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	60d3      	str	r3, [r2, #12]
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40023c00 	.word	0x40023c00

08004dbc <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_RD2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_GetStatus(void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE2;
 8004dc2:	2309      	movs	r3, #9
 8004dc4:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004dc6:	4b1b      	ldr	r3, [pc, #108]	; (8004e34 <FLASH_GetStatus+0x78>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dd2:	d102      	bne.n	8004dda <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY2;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	71fb      	strb	r3, [r7, #7]
 8004dd8:	e025      	b.n	8004e26 <FLASH_GetStatus+0x6a>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 8004dda:	4b16      	ldr	r3, [pc, #88]	; (8004e34 <FLASH_GetStatus+0x78>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f003 0310 	and.w	r3, r3, #16
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP2;
 8004de6:	2306      	movs	r3, #6
 8004de8:	71fb      	strb	r3, [r7, #7]
 8004dea:	e01c      	b.n	8004e26 <FLASH_GetStatus+0x6a>
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 8004dec:	4b11      	ldr	r3, [pc, #68]	; (8004e34 <FLASH_GetStatus+0x78>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <FLASH_GetStatus+0x42>
      { 
        flashstatus = FLASH_ERROR_RD2;
 8004df8:	2302      	movs	r3, #2
 8004dfa:	71fb      	strb	r3, [r7, #7]
 8004dfc:	e013      	b.n	8004e26 <FLASH_GetStatus+0x6a>
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 8004dfe:	4b0d      	ldr	r3, [pc, #52]	; (8004e34 <FLASH_GetStatus+0x78>)
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_PROGRAM2; 
 8004e0a:	2307      	movs	r3, #7
 8004e0c:	71fb      	strb	r3, [r7, #7]
 8004e0e:	e00a      	b.n	8004e26 <FLASH_GetStatus+0x6a>
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 8004e10:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <FLASH_GetStatus+0x78>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <FLASH_GetStatus+0x66>
          {
            flashstatus = FLASH_ERROR_OPERATION2;
 8004e1c:	2308      	movs	r3, #8
 8004e1e:	71fb      	strb	r3, [r7, #7]
 8004e20:	e001      	b.n	8004e26 <FLASH_GetStatus+0x6a>
          }
          else
          {
            flashstatus = FLASH_COMPLETE2;
 8004e22:	2309      	movs	r3, #9
 8004e24:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 8004e26:	79fb      	ldrb	r3, [r7, #7]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	40023c00 	.word	0x40023c00

08004e38 <FLASH_WaitForLastOperation2>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_WaitForLastOperation2(void)
{ 
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE2;
 8004e3e:	2309      	movs	r3, #9
 8004e40:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 8004e42:	f7ff ffbb 	bl	8004dbc <FLASH_GetStatus>
 8004e46:	4603      	mov	r3, r0
 8004e48:	71fb      	strb	r3, [r7, #7]
 
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY2)
 8004e4a:	e003      	b.n	8004e54 <FLASH_WaitForLastOperation2+0x1c>
  {
    status = FLASH_GetStatus();
 8004e4c:	f7ff ffb6 	bl	8004dbc <FLASH_GetStatus>
 8004e50:	4603      	mov	r3, r0
 8004e52:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY2)
 8004e54:	79fb      	ldrb	r3, [r7, #7]
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d0f7      	beq.n	8004e4c <FLASH_WaitForLastOperation2+0x14>
  }
  /* Return the operation status */
  return status;
 8004e5c:	79fb      	ldrb	r3, [r7, #7]
 8004e5e:	b2db      	uxtb	r3, r3
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e6e:	2300      	movs	r3, #0
 8004e70:	607b      	str	r3, [r7, #4]
 8004e72:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <HAL_MspInit+0x4c>)
 8004e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e76:	4a0f      	ldr	r2, [pc, #60]	; (8004eb4 <HAL_MspInit+0x4c>)
 8004e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e7e:	4b0d      	ldr	r3, [pc, #52]	; (8004eb4 <HAL_MspInit+0x4c>)
 8004e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e86:	607b      	str	r3, [r7, #4]
 8004e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	603b      	str	r3, [r7, #0]
 8004e8e:	4b09      	ldr	r3, [pc, #36]	; (8004eb4 <HAL_MspInit+0x4c>)
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	4a08      	ldr	r2, [pc, #32]	; (8004eb4 <HAL_MspInit+0x4c>)
 8004e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e98:	6413      	str	r3, [r2, #64]	; 0x40
 8004e9a:	4b06      	ldr	r3, [pc, #24]	; (8004eb4 <HAL_MspInit+0x4c>)
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea2:	603b      	str	r3, [r7, #0]
 8004ea4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004ea6:	2007      	movs	r0, #7
 8004ea8:	f001 fdea 	bl	8006a80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004eac:	bf00      	nop
 8004eae:	3708      	adds	r7, #8
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40023800 	.word	0x40023800

08004eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004ebc:	bf00      	nop
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004eca:	e7fe      	b.n	8004eca <HardFault_Handler+0x4>

08004ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ed0:	e7fe      	b.n	8004ed0 <MemManage_Handler+0x4>

08004ed2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ed6:	e7fe      	b.n	8004ed6 <BusFault_Handler+0x4>

08004ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004edc:	e7fe      	b.n	8004edc <UsageFault_Handler+0x4>

08004ede <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ee2:	bf00      	nop
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ef0:	bf00      	nop
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr

08004efa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004efa:	b480      	push	{r7}
 8004efc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004efe:	bf00      	nop
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f0c:	f000 fb30 	bl	8005570 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f10:	bf00      	nop
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004f18:	4802      	ldr	r0, [pc, #8]	; (8004f24 <CAN1_RX0_IRQHandler+0x10>)
 8004f1a:	f001 faad 	bl	8006478 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
//HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.header, &r);
  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004f1e:	bf00      	nop
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	20000320 	.word	0x20000320

08004f28 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

	/* Sample ADCs */
	analog_sample(&controller);
 8004f2c:	480b      	ldr	r0, [pc, #44]	; (8004f5c <TIM1_UP_TIM10_IRQHandler+0x34>)
 8004f2e:	f7fd fbe1 	bl	80026f4 <analog_sample>
	//HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_RESET );

	/* Sample position sensor */
	//HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
	ps_sample(&comm_encoder, DT);
 8004f32:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004f60 <TIM1_UP_TIM10_IRQHandler+0x38>
 8004f36:	480b      	ldr	r0, [pc, #44]	; (8004f64 <TIM1_UP_TIM10_IRQHandler+0x3c>)
 8004f38:	f7ff fb7a 	bl	8004630 <ps_sample>
	//HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_RESET );

	/* run Finite State Machine */
	//HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
	run_fsm(&state);
 8004f3c:	480a      	ldr	r0, [pc, #40]	; (8004f68 <TIM1_UP_TIM10_IRQHandler+0x40>)
 8004f3e:	f7fe fa37 	bl	80033b0 <run_fsm>
	//HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_RESET );

	/* increment loop count */
	controller.loop_count++;
 8004f42:	4b06      	ldr	r3, [pc, #24]	; (8004f5c <TIM1_UP_TIM10_IRQHandler+0x34>)
 8004f44:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f48:	3301      	adds	r3, #1
 8004f4a:	4a04      	ldr	r2, [pc, #16]	; (8004f5c <TIM1_UP_TIM10_IRQHandler+0x34>)
 8004f4c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f50:	4806      	ldr	r0, [pc, #24]	; (8004f6c <TIM1_UP_TIM10_IRQHandler+0x44>)
 8004f52:	f003 f87d 	bl	8008050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004f56:	bf00      	nop
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	200006fc 	.word	0x200006fc
 8004f60:	37d1b717 	.word	0x37d1b717
 8004f64:	20000348 	.word	0x20000348
 8004f68:	200005d8 	.word	0x200005d8
 8004f6c:	200091c0 	.word	0x200091c0

08004f70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8004f76:	4809      	ldr	r0, [pc, #36]	; (8004f9c <USART2_IRQHandler+0x2c>)
 8004f78:	f004 f850 	bl	800901c <HAL_UART_IRQHandler>

	char c = Serial2RxBuffer[0];
 8004f7c:	4b08      	ldr	r3, [pc, #32]	; (8004fa0 <USART2_IRQHandler+0x30>)
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	4619      	mov	r1, r3
 8004f86:	4807      	ldr	r0, [pc, #28]	; (8004fa4 <USART2_IRQHandler+0x34>)
 8004f88:	f7fe fbc0 	bl	800370c <update_fsm>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004f8c:	4803      	ldr	r0, [pc, #12]	; (8004f9c <USART2_IRQHandler+0x2c>)
 8004f8e:	f004 f845 	bl	800901c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8004f92:	bf00      	nop
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20009200 	.word	0x20009200
 8004fa0:	200005d4 	.word	0x200005d4
 8004fa4:	200005d8 	.word	0x200005d8

08004fa8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]
 8004fb8:	e00a      	b.n	8004fd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004fba:	f3af 8000 	nop.w
 8004fbe:	4601      	mov	r1, r0
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	60ba      	str	r2, [r7, #8]
 8004fc6:	b2ca      	uxtb	r2, r1
 8004fc8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	617b      	str	r3, [r7, #20]
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	dbf0      	blt.n	8004fba <_read+0x12>
	}

return len;
 8004fd8:	687b      	ldr	r3, [r7, #4]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3718      	adds	r7, #24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b086      	sub	sp, #24
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	60f8      	str	r0, [r7, #12]
 8004fea:	60b9      	str	r1, [r7, #8]
 8004fec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fee:	2300      	movs	r3, #0
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	e009      	b.n	8005008 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	60ba      	str	r2, [r7, #8]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fa17 	bl	8005430 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	3301      	adds	r3, #1
 8005006:	617b      	str	r3, [r7, #20]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	429a      	cmp	r2, r3
 800500e:	dbf1      	blt.n	8004ff4 <_write+0x12>
	}
	return len;
 8005010:	687b      	ldr	r3, [r7, #4]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3718      	adds	r7, #24
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <_close>:

int _close(int file)
{
 800501a:	b480      	push	{r7}
 800501c:	b083      	sub	sp, #12
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
	return -1;
 8005022:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005026:	4618      	mov	r0, r3
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
 800503a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005042:	605a      	str	r2, [r3, #4]
	return 0;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <_isatty>:

int _isatty(int file)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
	return 1;
 800505a:	2301      	movs	r3, #1
}
 800505c:	4618      	mov	r0, r3
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
	return 0;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
	...

08005084 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800508c:	4b11      	ldr	r3, [pc, #68]	; (80050d4 <_sbrk+0x50>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d102      	bne.n	800509a <_sbrk+0x16>
		heap_end = &end;
 8005094:	4b0f      	ldr	r3, [pc, #60]	; (80050d4 <_sbrk+0x50>)
 8005096:	4a10      	ldr	r2, [pc, #64]	; (80050d8 <_sbrk+0x54>)
 8005098:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800509a:	4b0e      	ldr	r3, [pc, #56]	; (80050d4 <_sbrk+0x50>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80050a0:	4b0c      	ldr	r3, [pc, #48]	; (80050d4 <_sbrk+0x50>)
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4413      	add	r3, r2
 80050a8:	466a      	mov	r2, sp
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d907      	bls.n	80050be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80050ae:	f006 f819 	bl	800b0e4 <__errno>
 80050b2:	4602      	mov	r2, r0
 80050b4:	230c      	movs	r3, #12
 80050b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80050b8:	f04f 33ff 	mov.w	r3, #4294967295
 80050bc:	e006      	b.n	80050cc <_sbrk+0x48>
	}

	heap_end += incr;
 80050be:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <_sbrk+0x50>)
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4413      	add	r3, r2
 80050c6:	4a03      	ldr	r2, [pc, #12]	; (80050d4 <_sbrk+0x50>)
 80050c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80050ca:	68fb      	ldr	r3, [r7, #12]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	2000023c 	.word	0x2000023c
 80050d8:	20009248 	.word	0x20009248

080050dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050e0:	4b08      	ldr	r3, [pc, #32]	; (8005104 <SystemInit+0x28>)
 80050e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e6:	4a07      	ldr	r2, [pc, #28]	; (8005104 <SystemInit+0x28>)
 80050e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80050f0:	4b04      	ldr	r3, [pc, #16]	; (8005104 <SystemInit+0x28>)
 80050f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80050f6:	609a      	str	r2, [r3, #8]
#endif
}
 80050f8:	bf00      	nop
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	e000ed00 	.word	0xe000ed00

08005108 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b096      	sub	sp, #88	; 0x58
 800510c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800510e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
 8005116:	605a      	str	r2, [r3, #4]
 8005118:	609a      	str	r2, [r3, #8]
 800511a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800511c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	605a      	str	r2, [r3, #4]
 8005130:	609a      	str	r2, [r3, #8]
 8005132:	60da      	str	r2, [r3, #12]
 8005134:	611a      	str	r2, [r3, #16]
 8005136:	615a      	str	r2, [r3, #20]
 8005138:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800513a:	1d3b      	adds	r3, r7, #4
 800513c:	2220      	movs	r2, #32
 800513e:	2100      	movs	r1, #0
 8005140:	4618      	mov	r0, r3
 8005142:	f006 f804 	bl	800b14e <memset>

  htim1.Instance = TIM1;
 8005146:	4b4a      	ldr	r3, [pc, #296]	; (8005270 <MX_TIM1_Init+0x168>)
 8005148:	4a4a      	ldr	r2, [pc, #296]	; (8005274 <MX_TIM1_Init+0x16c>)
 800514a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800514c:	4b48      	ldr	r3, [pc, #288]	; (8005270 <MX_TIM1_Init+0x168>)
 800514e:	2200      	movs	r2, #0
 8005150:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005152:	4b47      	ldr	r3, [pc, #284]	; (8005270 <MX_TIM1_Init+0x168>)
 8005154:	2220      	movs	r2, #32
 8005156:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0x8CA;
 8005158:	4b45      	ldr	r3, [pc, #276]	; (8005270 <MX_TIM1_Init+0x168>)
 800515a:	f640 02ca 	movw	r2, #2250	; 0x8ca
 800515e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005160:	4b43      	ldr	r3, [pc, #268]	; (8005270 <MX_TIM1_Init+0x168>)
 8005162:	2200      	movs	r2, #0
 8005164:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8005166:	4b42      	ldr	r3, [pc, #264]	; (8005270 <MX_TIM1_Init+0x168>)
 8005168:	2201      	movs	r2, #1
 800516a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800516c:	4b40      	ldr	r3, [pc, #256]	; (8005270 <MX_TIM1_Init+0x168>)
 800516e:	2280      	movs	r2, #128	; 0x80
 8005170:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005172:	483f      	ldr	r0, [pc, #252]	; (8005270 <MX_TIM1_Init+0x168>)
 8005174:	f002 feaa 	bl	8007ecc <HAL_TIM_Base_Init>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d001      	beq.n	8005182 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800517e:	f7ff f95d 	bl	800443c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005186:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005188:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800518c:	4619      	mov	r1, r3
 800518e:	4838      	ldr	r0, [pc, #224]	; (8005270 <MX_TIM1_Init+0x168>)
 8005190:	f003 f92c 	bl	80083ec <HAL_TIM_ConfigClockSource>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800519a:	f7ff f94f 	bl	800443c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800519e:	4834      	ldr	r0, [pc, #208]	; (8005270 <MX_TIM1_Init+0x168>)
 80051a0:	f002 fee3 	bl	8007f6a <HAL_TIM_PWM_Init>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80051aa:	f7ff f947 	bl	800443c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051ae:	2300      	movs	r3, #0
 80051b0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051b2:	2300      	movs	r3, #0
 80051b4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80051b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80051ba:	4619      	mov	r1, r3
 80051bc:	482c      	ldr	r0, [pc, #176]	; (8005270 <MX_TIM1_Init+0x168>)
 80051be:	f003 fd0f 	bl	8008be0 <HAL_TIMEx_MasterConfigSynchronization>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d001      	beq.n	80051cc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80051c8:	f7ff f938 	bl	800443c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80051cc:	2360      	movs	r3, #96	; 0x60
 80051ce:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80051d0:	2300      	movs	r3, #0
 80051d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80051d4:	2302      	movs	r3, #2
 80051d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80051d8:	2300      	movs	r3, #0
 80051da:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80051dc:	2304      	movs	r3, #4
 80051de:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80051e0:	2300      	movs	r3, #0
 80051e2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80051e4:	2300      	movs	r3, #0
 80051e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80051e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ec:	2200      	movs	r2, #0
 80051ee:	4619      	mov	r1, r3
 80051f0:	481f      	ldr	r0, [pc, #124]	; (8005270 <MX_TIM1_Init+0x168>)
 80051f2:	f003 f835 	bl	8008260 <HAL_TIM_PWM_ConfigChannel>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80051fc:	f7ff f91e 	bl	800443c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005200:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005204:	2204      	movs	r2, #4
 8005206:	4619      	mov	r1, r3
 8005208:	4819      	ldr	r0, [pc, #100]	; (8005270 <MX_TIM1_Init+0x168>)
 800520a:	f003 f829 	bl	8008260 <HAL_TIM_PWM_ConfigChannel>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8005214:	f7ff f912 	bl	800443c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005218:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800521c:	2208      	movs	r2, #8
 800521e:	4619      	mov	r1, r3
 8005220:	4813      	ldr	r0, [pc, #76]	; (8005270 <MX_TIM1_Init+0x168>)
 8005222:	f003 f81d 	bl	8008260 <HAL_TIM_PWM_ConfigChannel>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800522c:	f7ff f906 	bl	800443c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005230:	2300      	movs	r3, #0
 8005232:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005234:	2300      	movs	r3, #0
 8005236:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005238:	2300      	movs	r3, #0
 800523a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800523c:	2300      	movs	r3, #0
 800523e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005240:	2300      	movs	r3, #0
 8005242:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005244:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005248:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800524a:	2300      	movs	r3, #0
 800524c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800524e:	1d3b      	adds	r3, r7, #4
 8005250:	4619      	mov	r1, r3
 8005252:	4807      	ldr	r0, [pc, #28]	; (8005270 <MX_TIM1_Init+0x168>)
 8005254:	f003 fd40 	bl	8008cd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800525e:	f7ff f8ed 	bl	800443c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8005262:	4803      	ldr	r0, [pc, #12]	; (8005270 <MX_TIM1_Init+0x168>)
 8005264:	f000 f830 	bl	80052c8 <HAL_TIM_MspPostInit>

}
 8005268:	bf00      	nop
 800526a:	3758      	adds	r7, #88	; 0x58
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	200091c0 	.word	0x200091c0
 8005274:	40010000 	.word	0x40010000

08005278 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a0e      	ldr	r2, [pc, #56]	; (80052c0 <HAL_TIM_Base_MspInit+0x48>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d115      	bne.n	80052b6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800528a:	2300      	movs	r3, #0
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	4b0d      	ldr	r3, [pc, #52]	; (80052c4 <HAL_TIM_Base_MspInit+0x4c>)
 8005290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005292:	4a0c      	ldr	r2, [pc, #48]	; (80052c4 <HAL_TIM_Base_MspInit+0x4c>)
 8005294:	f043 0301 	orr.w	r3, r3, #1
 8005298:	6453      	str	r3, [r2, #68]	; 0x44
 800529a:	4b0a      	ldr	r3, [pc, #40]	; (80052c4 <HAL_TIM_Base_MspInit+0x4c>)
 800529c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	60fb      	str	r3, [r7, #12]
 80052a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80052a6:	2200      	movs	r2, #0
 80052a8:	2100      	movs	r1, #0
 80052aa:	2019      	movs	r0, #25
 80052ac:	f001 fbf3 	bl	8006a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80052b0:	2019      	movs	r0, #25
 80052b2:	f001 fc0c 	bl	8006ace <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80052b6:	bf00      	nop
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	40010000 	.word	0x40010000
 80052c4:	40023800 	.word	0x40023800

080052c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b088      	sub	sp, #32
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052d0:	f107 030c 	add.w	r3, r7, #12
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]
 80052d8:	605a      	str	r2, [r3, #4]
 80052da:	609a      	str	r2, [r3, #8]
 80052dc:	60da      	str	r2, [r3, #12]
 80052de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a12      	ldr	r2, [pc, #72]	; (8005330 <HAL_TIM_MspPostInit+0x68>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d11e      	bne.n	8005328 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052ea:	2300      	movs	r3, #0
 80052ec:	60bb      	str	r3, [r7, #8]
 80052ee:	4b11      	ldr	r3, [pc, #68]	; (8005334 <HAL_TIM_MspPostInit+0x6c>)
 80052f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f2:	4a10      	ldr	r2, [pc, #64]	; (8005334 <HAL_TIM_MspPostInit+0x6c>)
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	6313      	str	r3, [r2, #48]	; 0x30
 80052fa:	4b0e      	ldr	r3, [pc, #56]	; (8005334 <HAL_TIM_MspPostInit+0x6c>)
 80052fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	60bb      	str	r3, [r7, #8]
 8005304:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8005306:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800530a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800530c:	2302      	movs	r3, #2
 800530e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005310:	2300      	movs	r3, #0
 8005312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005314:	2303      	movs	r3, #3
 8005316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005318:	2301      	movs	r3, #1
 800531a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531c:	f107 030c 	add.w	r3, r7, #12
 8005320:	4619      	mov	r1, r3
 8005322:	4805      	ldr	r0, [pc, #20]	; (8005338 <HAL_TIM_MspPostInit+0x70>)
 8005324:	f001 fc10 	bl	8006b48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005328:	bf00      	nop
 800532a:	3720      	adds	r7, #32
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40010000 	.word	0x40010000
 8005334:	40023800 	.word	0x40023800
 8005338:	40020000 	.word	0x40020000

0800533c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005340:	4b11      	ldr	r3, [pc, #68]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005342:	4a12      	ldr	r2, [pc, #72]	; (800538c <MX_USART2_UART_Init+0x50>)
 8005344:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005346:	4b10      	ldr	r3, [pc, #64]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005348:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800534c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800534e:	4b0e      	ldr	r3, [pc, #56]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005350:	2200      	movs	r2, #0
 8005352:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005354:	4b0c      	ldr	r3, [pc, #48]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005356:	2200      	movs	r2, #0
 8005358:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800535a:	4b0b      	ldr	r3, [pc, #44]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 800535c:	2200      	movs	r2, #0
 800535e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005360:	4b09      	ldr	r3, [pc, #36]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005362:	220c      	movs	r2, #12
 8005364:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005366:	4b08      	ldr	r3, [pc, #32]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005368:	2200      	movs	r2, #0
 800536a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800536c:	4b06      	ldr	r3, [pc, #24]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 800536e:	2200      	movs	r2, #0
 8005370:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005372:	4805      	ldr	r0, [pc, #20]	; (8005388 <MX_USART2_UART_Init+0x4c>)
 8005374:	f003 fd16 	bl	8008da4 <HAL_UART_Init>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800537e:	f7ff f85d 	bl	800443c <Error_Handler>
  }

}
 8005382:	bf00      	nop
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20009200 	.word	0x20009200
 800538c:	40004400 	.word	0x40004400

08005390 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b08a      	sub	sp, #40	; 0x28
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005398:	f107 0314 	add.w	r3, r7, #20
 800539c:	2200      	movs	r2, #0
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	605a      	str	r2, [r3, #4]
 80053a2:	609a      	str	r2, [r3, #8]
 80053a4:	60da      	str	r2, [r3, #12]
 80053a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1d      	ldr	r2, [pc, #116]	; (8005424 <HAL_UART_MspInit+0x94>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d133      	bne.n	800541a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80053b2:	2300      	movs	r3, #0
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	4b1c      	ldr	r3, [pc, #112]	; (8005428 <HAL_UART_MspInit+0x98>)
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	4a1b      	ldr	r2, [pc, #108]	; (8005428 <HAL_UART_MspInit+0x98>)
 80053bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053c0:	6413      	str	r3, [r2, #64]	; 0x40
 80053c2:	4b19      	ldr	r3, [pc, #100]	; (8005428 <HAL_UART_MspInit+0x98>)
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ca:	613b      	str	r3, [r7, #16]
 80053cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ce:	2300      	movs	r3, #0
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	4b15      	ldr	r3, [pc, #84]	; (8005428 <HAL_UART_MspInit+0x98>)
 80053d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d6:	4a14      	ldr	r2, [pc, #80]	; (8005428 <HAL_UART_MspInit+0x98>)
 80053d8:	f043 0301 	orr.w	r3, r3, #1
 80053dc:	6313      	str	r3, [r2, #48]	; 0x30
 80053de:	4b12      	ldr	r3, [pc, #72]	; (8005428 <HAL_UART_MspInit+0x98>)
 80053e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80053ea:	230c      	movs	r3, #12
 80053ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ee:	2302      	movs	r3, #2
 80053f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053f2:	2300      	movs	r3, #0
 80053f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053f6:	2303      	movs	r3, #3
 80053f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053fa:	2307      	movs	r3, #7
 80053fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053fe:	f107 0314 	add.w	r3, r7, #20
 8005402:	4619      	mov	r1, r3
 8005404:	4809      	ldr	r0, [pc, #36]	; (800542c <HAL_UART_MspInit+0x9c>)
 8005406:	f001 fb9f 	bl	8006b48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800540a:	2200      	movs	r2, #0
 800540c:	2100      	movs	r1, #0
 800540e:	2026      	movs	r0, #38	; 0x26
 8005410:	f001 fb41 	bl	8006a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005414:	2026      	movs	r0, #38	; 0x26
 8005416:	f001 fb5a 	bl	8006ace <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800541a:	bf00      	nop
 800541c:	3728      	adds	r7, #40	; 0x28
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40004400 	.word	0x40004400
 8005428:	40023800 	.word	0x40023800
 800542c:	40020000 	.word	0x40020000

08005430 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8005438:	1d39      	adds	r1, r7, #4
 800543a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800543e:	2201      	movs	r2, #1
 8005440:	4803      	ldr	r0, [pc, #12]	; (8005450 <__io_putchar+0x20>)
 8005442:	f003 fcfc 	bl	8008e3e <HAL_UART_Transmit>
return 0;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3708      	adds	r7, #8
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	20009200 	.word	0x20009200

08005454 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 800545c:	2201      	movs	r2, #1
 800545e:	4904      	ldr	r1, [pc, #16]	; (8005470 <HAL_UART_RxCpltCallback+0x1c>)
 8005460:	4804      	ldr	r0, [pc, #16]	; (8005474 <HAL_UART_RxCpltCallback+0x20>)
 8005462:	f003 fd85 	bl	8008f70 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005466:	bf00      	nop
 8005468:	3708      	adds	r7, #8
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	200005d4 	.word	0x200005d4
 8005474:	20009200 	.word	0x20009200

08005478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80054b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800547c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800547e:	e003      	b.n	8005488 <LoopCopyDataInit>

08005480 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005480:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005482:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005484:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005486:	3104      	adds	r1, #4

08005488 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005488:	480b      	ldr	r0, [pc, #44]	; (80054b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800548a:	4b0c      	ldr	r3, [pc, #48]	; (80054bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800548c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800548e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005490:	d3f6      	bcc.n	8005480 <CopyDataInit>
  ldr  r2, =_sbss
 8005492:	4a0b      	ldr	r2, [pc, #44]	; (80054c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005494:	e002      	b.n	800549c <LoopFillZerobss>

08005496 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005496:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005498:	f842 3b04 	str.w	r3, [r2], #4

0800549c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800549c:	4b09      	ldr	r3, [pc, #36]	; (80054c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800549e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80054a0:	d3f9      	bcc.n	8005496 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80054a2:	f7ff fe1b 	bl	80050dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80054a6:	f005 fe23 	bl	800b0f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80054aa:	f7fe fcfb 	bl	8003ea4 <main>
  bx  lr    
 80054ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80054b0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80054b4:	0800fc68 	.word	0x0800fc68
  ldr  r0, =_sdata
 80054b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80054bc:	2000021c 	.word	0x2000021c
  ldr  r2, =_sbss
 80054c0:	20000220 	.word	0x20000220
  ldr  r3, = _ebss
 80054c4:	20009248 	.word	0x20009248

080054c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80054c8:	e7fe      	b.n	80054c8 <ADC_IRQHandler>
	...

080054cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80054d0:	4b0e      	ldr	r3, [pc, #56]	; (800550c <HAL_Init+0x40>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a0d      	ldr	r2, [pc, #52]	; (800550c <HAL_Init+0x40>)
 80054d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80054dc:	4b0b      	ldr	r3, [pc, #44]	; (800550c <HAL_Init+0x40>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a0a      	ldr	r2, [pc, #40]	; (800550c <HAL_Init+0x40>)
 80054e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054e8:	4b08      	ldr	r3, [pc, #32]	; (800550c <HAL_Init+0x40>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a07      	ldr	r2, [pc, #28]	; (800550c <HAL_Init+0x40>)
 80054ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054f4:	2003      	movs	r0, #3
 80054f6:	f001 fac3 	bl	8006a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054fa:	2000      	movs	r0, #0
 80054fc:	f000 f808 	bl	8005510 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005500:	f7ff fcb2 	bl	8004e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	40023c00 	.word	0x40023c00

08005510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005518:	4b12      	ldr	r3, [pc, #72]	; (8005564 <HAL_InitTick+0x54>)
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	4b12      	ldr	r3, [pc, #72]	; (8005568 <HAL_InitTick+0x58>)
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	4619      	mov	r1, r3
 8005522:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005526:	fbb3 f3f1 	udiv	r3, r3, r1
 800552a:	fbb2 f3f3 	udiv	r3, r2, r3
 800552e:	4618      	mov	r0, r3
 8005530:	f001 fadb 	bl	8006aea <HAL_SYSTICK_Config>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e00e      	b.n	800555c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b0f      	cmp	r3, #15
 8005542:	d80a      	bhi.n	800555a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005544:	2200      	movs	r2, #0
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	f04f 30ff 	mov.w	r0, #4294967295
 800554c:	f001 faa3 	bl	8006a96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005550:	4a06      	ldr	r2, [pc, #24]	; (800556c <HAL_InitTick+0x5c>)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005556:	2300      	movs	r3, #0
 8005558:	e000      	b.n	800555c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
}
 800555c:	4618      	mov	r0, r3
 800555e:	3708      	adds	r7, #8
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	20000040 	.word	0x20000040
 8005568:	20000048 	.word	0x20000048
 800556c:	20000044 	.word	0x20000044

08005570 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005574:	4b06      	ldr	r3, [pc, #24]	; (8005590 <HAL_IncTick+0x20>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	4b06      	ldr	r3, [pc, #24]	; (8005594 <HAL_IncTick+0x24>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4413      	add	r3, r2
 8005580:	4a04      	ldr	r2, [pc, #16]	; (8005594 <HAL_IncTick+0x24>)
 8005582:	6013      	str	r3, [r2, #0]
}
 8005584:	bf00      	nop
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	20000048 	.word	0x20000048
 8005594:	20009240 	.word	0x20009240

08005598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0
  return uwTick;
 800559c:	4b03      	ldr	r3, [pc, #12]	; (80055ac <HAL_GetTick+0x14>)
 800559e:	681b      	ldr	r3, [r3, #0]
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	20009240 	.word	0x20009240

080055b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055b8:	f7ff ffee 	bl	8005598 <HAL_GetTick>
 80055bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c8:	d005      	beq.n	80055d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055ca:	4b09      	ldr	r3, [pc, #36]	; (80055f0 <HAL_Delay+0x40>)
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	461a      	mov	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4413      	add	r3, r2
 80055d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80055d6:	bf00      	nop
 80055d8:	f7ff ffde 	bl	8005598 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d8f7      	bhi.n	80055d8 <HAL_Delay+0x28>
  {
  }
}
 80055e8:	bf00      	nop
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	20000048 	.word	0x20000048

080055f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055fc:	2300      	movs	r3, #0
 80055fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e033      	b.n	8005672 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560e:	2b00      	cmp	r3, #0
 8005610:	d109      	bne.n	8005626 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7fb fdd6 	bl	80011c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	f003 0310 	and.w	r3, r3, #16
 800562e:	2b00      	cmp	r3, #0
 8005630:	d118      	bne.n	8005664 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800563a:	f023 0302 	bic.w	r3, r3, #2
 800563e:	f043 0202 	orr.w	r2, r3, #2
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 faa2 	bl	8005b90 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	f043 0201 	orr.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	641a      	str	r2, [r3, #64]	; 0x40
 8005662:	e001      	b.n	8005668 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800568e:	2b01      	cmp	r3, #1
 8005690:	d101      	bne.n	8005696 <HAL_ADC_Start+0x1a>
 8005692:	2302      	movs	r3, #2
 8005694:	e0a5      	b.n	80057e2 <HAL_ADC_Start+0x166>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d018      	beq.n	80056de <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0201 	orr.w	r2, r2, #1
 80056ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80056bc:	4b4c      	ldr	r3, [pc, #304]	; (80057f0 <HAL_ADC_Start+0x174>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a4c      	ldr	r2, [pc, #304]	; (80057f4 <HAL_ADC_Start+0x178>)
 80056c2:	fba2 2303 	umull	r2, r3, r2, r3
 80056c6:	0c9a      	lsrs	r2, r3, #18
 80056c8:	4613      	mov	r3, r2
 80056ca:	005b      	lsls	r3, r3, #1
 80056cc:	4413      	add	r3, r2
 80056ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80056d0:	e002      	b.n	80056d8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f9      	bne.n	80056d2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d179      	bne.n	80057e0 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80056f4:	f023 0301 	bic.w	r3, r3, #1
 80056f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800570a:	2b00      	cmp	r3, #0
 800570c:	d007      	beq.n	800571e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005712:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005716:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005722:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800572a:	d106      	bne.n	800573a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005730:	f023 0206 	bic.w	r2, r3, #6
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	645a      	str	r2, [r3, #68]	; 0x44
 8005738:	e002      	b.n	8005740 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005748:	4b2b      	ldr	r3, [pc, #172]	; (80057f8 <HAL_ADC_Start+0x17c>)
 800574a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005754:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f003 031f 	and.w	r3, r3, #31
 800575e:	2b00      	cmp	r3, #0
 8005760:	d12a      	bne.n	80057b8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a25      	ldr	r2, [pc, #148]	; (80057fc <HAL_ADC_Start+0x180>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d015      	beq.n	8005798 <HAL_ADC_Start+0x11c>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a23      	ldr	r2, [pc, #140]	; (8005800 <HAL_ADC_Start+0x184>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d105      	bne.n	8005782 <HAL_ADC_Start+0x106>
 8005776:	4b20      	ldr	r3, [pc, #128]	; (80057f8 <HAL_ADC_Start+0x17c>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f003 031f 	and.w	r3, r3, #31
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a1f      	ldr	r2, [pc, #124]	; (8005804 <HAL_ADC_Start+0x188>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d129      	bne.n	80057e0 <HAL_ADC_Start+0x164>
 800578c:	4b1a      	ldr	r3, [pc, #104]	; (80057f8 <HAL_ADC_Start+0x17c>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f003 031f 	and.w	r3, r3, #31
 8005794:	2b0f      	cmp	r3, #15
 8005796:	d823      	bhi.n	80057e0 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d11c      	bne.n	80057e0 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689a      	ldr	r2, [r3, #8]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80057b4:	609a      	str	r2, [r3, #8]
 80057b6:	e013      	b.n	80057e0 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a0f      	ldr	r2, [pc, #60]	; (80057fc <HAL_ADC_Start+0x180>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d10e      	bne.n	80057e0 <HAL_ADC_Start+0x164>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d107      	bne.n	80057e0 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689a      	ldr	r2, [r3, #8]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80057de:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	20000040 	.word	0x20000040
 80057f4:	431bde83 	.word	0x431bde83
 80057f8:	40012300 	.word	0x40012300
 80057fc:	40012000 	.word	0x40012000
 8005800:	40012100 	.word	0x40012100
 8005804:	40012200 	.word	0x40012200

08005808 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005824:	d113      	bne.n	800584e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005834:	d10b      	bne.n	800584e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583a:	f043 0220 	orr.w	r2, r3, #32
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e05c      	b.n	8005908 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800584e:	f7ff fea3 	bl	8005598 <HAL_GetTick>
 8005852:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005854:	e01a      	b.n	800588c <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585c:	d016      	beq.n	800588c <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d007      	beq.n	8005874 <HAL_ADC_PollForConversion+0x6c>
 8005864:	f7ff fe98 	bl	8005598 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	429a      	cmp	r2, r3
 8005872:	d20b      	bcs.n	800588c <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005878:	f043 0204 	orr.w	r2, r3, #4
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e03d      	b.n	8005908 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b02      	cmp	r3, #2
 8005898:	d1dd      	bne.n	8005856 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f06f 0212 	mvn.w	r2, #18
 80058a2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d123      	bne.n	8005906 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d11f      	bne.n	8005906 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058cc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d006      	beq.n	80058e2 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d111      	bne.n	8005906 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d105      	bne.n	8005906 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f043 0201 	orr.w	r2, r3, #1
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800591e:	4618      	mov	r0, r3
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
	...

0800592c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005936:	2300      	movs	r3, #0
 8005938:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005940:	2b01      	cmp	r3, #1
 8005942:	d101      	bne.n	8005948 <HAL_ADC_ConfigChannel+0x1c>
 8005944:	2302      	movs	r3, #2
 8005946:	e113      	b.n	8005b70 <HAL_ADC_ConfigChannel+0x244>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2b09      	cmp	r3, #9
 8005956:	d925      	bls.n	80059a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68d9      	ldr	r1, [r3, #12]
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	b29b      	uxth	r3, r3
 8005964:	461a      	mov	r2, r3
 8005966:	4613      	mov	r3, r2
 8005968:	005b      	lsls	r3, r3, #1
 800596a:	4413      	add	r3, r2
 800596c:	3b1e      	subs	r3, #30
 800596e:	2207      	movs	r2, #7
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	43da      	mvns	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	400a      	ands	r2, r1
 800597c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68d9      	ldr	r1, [r3, #12]
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	b29b      	uxth	r3, r3
 800598e:	4618      	mov	r0, r3
 8005990:	4603      	mov	r3, r0
 8005992:	005b      	lsls	r3, r3, #1
 8005994:	4403      	add	r3, r0
 8005996:	3b1e      	subs	r3, #30
 8005998:	409a      	lsls	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	60da      	str	r2, [r3, #12]
 80059a2:	e022      	b.n	80059ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	6919      	ldr	r1, [r3, #16]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	461a      	mov	r2, r3
 80059b2:	4613      	mov	r3, r2
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	4413      	add	r3, r2
 80059b8:	2207      	movs	r2, #7
 80059ba:	fa02 f303 	lsl.w	r3, r2, r3
 80059be:	43da      	mvns	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	400a      	ands	r2, r1
 80059c6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6919      	ldr	r1, [r3, #16]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	4618      	mov	r0, r3
 80059da:	4603      	mov	r3, r0
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	4403      	add	r3, r0
 80059e0:	409a      	lsls	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	2b06      	cmp	r3, #6
 80059f0:	d824      	bhi.n	8005a3c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	4613      	mov	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4413      	add	r3, r2
 8005a02:	3b05      	subs	r3, #5
 8005a04:	221f      	movs	r2, #31
 8005a06:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0a:	43da      	mvns	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	400a      	ands	r2, r1
 8005a12:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	4618      	mov	r0, r3
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	685a      	ldr	r2, [r3, #4]
 8005a26:	4613      	mov	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	4413      	add	r3, r2
 8005a2c:	3b05      	subs	r3, #5
 8005a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	635a      	str	r2, [r3, #52]	; 0x34
 8005a3a:	e04c      	b.n	8005ad6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	2b0c      	cmp	r3, #12
 8005a42:	d824      	bhi.n	8005a8e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	3b23      	subs	r3, #35	; 0x23
 8005a56:	221f      	movs	r2, #31
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	43da      	mvns	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	400a      	ands	r2, r1
 8005a64:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	4618      	mov	r0, r3
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4413      	add	r3, r2
 8005a7e:	3b23      	subs	r3, #35	; 0x23
 8005a80:	fa00 f203 	lsl.w	r2, r0, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	631a      	str	r2, [r3, #48]	; 0x30
 8005a8c:	e023      	b.n	8005ad6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	3b41      	subs	r3, #65	; 0x41
 8005aa0:	221f      	movs	r2, #31
 8005aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa6:	43da      	mvns	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	400a      	ands	r2, r1
 8005aae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	4618      	mov	r0, r3
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	3b41      	subs	r3, #65	; 0x41
 8005aca:	fa00 f203 	lsl.w	r2, r0, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ad6:	4b29      	ldr	r3, [pc, #164]	; (8005b7c <HAL_ADC_ConfigChannel+0x250>)
 8005ad8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a28      	ldr	r2, [pc, #160]	; (8005b80 <HAL_ADC_ConfigChannel+0x254>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d10f      	bne.n	8005b04 <HAL_ADC_ConfigChannel+0x1d8>
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b12      	cmp	r3, #18
 8005aea:	d10b      	bne.n	8005b04 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a1d      	ldr	r2, [pc, #116]	; (8005b80 <HAL_ADC_ConfigChannel+0x254>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d12b      	bne.n	8005b66 <HAL_ADC_ConfigChannel+0x23a>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a1c      	ldr	r2, [pc, #112]	; (8005b84 <HAL_ADC_ConfigChannel+0x258>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d003      	beq.n	8005b20 <HAL_ADC_ConfigChannel+0x1f4>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b11      	cmp	r3, #17
 8005b1e:	d122      	bne.n	8005b66 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a11      	ldr	r2, [pc, #68]	; (8005b84 <HAL_ADC_ConfigChannel+0x258>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d111      	bne.n	8005b66 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b42:	4b11      	ldr	r3, [pc, #68]	; (8005b88 <HAL_ADC_ConfigChannel+0x25c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a11      	ldr	r2, [pc, #68]	; (8005b8c <HAL_ADC_ConfigChannel+0x260>)
 8005b48:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4c:	0c9a      	lsrs	r2, r3, #18
 8005b4e:	4613      	mov	r3, r2
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	4413      	add	r3, r2
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005b58:	e002      	b.n	8005b60 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1f9      	bne.n	8005b5a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3714      	adds	r7, #20
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr
 8005b7c:	40012300 	.word	0x40012300
 8005b80:	40012000 	.word	0x40012000
 8005b84:	10000012 	.word	0x10000012
 8005b88:	20000040 	.word	0x20000040
 8005b8c:	431bde83 	.word	0x431bde83

08005b90 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b98:	4b79      	ldr	r3, [pc, #484]	; (8005d80 <ADC_Init+0x1f0>)
 8005b9a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6859      	ldr	r1, [r3, #4]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	021a      	lsls	r2, r3, #8
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005be8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6859      	ldr	r1, [r3, #4]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	430a      	orrs	r2, r1
 8005bfa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6899      	ldr	r1, [r3, #8]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c22:	4a58      	ldr	r2, [pc, #352]	; (8005d84 <ADC_Init+0x1f4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d022      	beq.n	8005c6e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005c36:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6899      	ldr	r1, [r3, #8]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005c58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6899      	ldr	r1, [r3, #8]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	609a      	str	r2, [r3, #8]
 8005c6c:	e00f      	b.n	8005c8e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005c7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005c8c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0202 	bic.w	r2, r2, #2
 8005c9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6899      	ldr	r1, [r3, #8]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	7e1b      	ldrb	r3, [r3, #24]
 8005ca8:	005a      	lsls	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d01b      	beq.n	8005cf4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005cda:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6859      	ldr	r1, [r3, #4]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	035a      	lsls	r2, r3, #13
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	605a      	str	r2, [r3, #4]
 8005cf2:	e007      	b.n	8005d04 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685a      	ldr	r2, [r3, #4]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d02:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	051a      	lsls	r2, r3, #20
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689a      	ldr	r2, [r3, #8]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005d38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	6899      	ldr	r1, [r3, #8]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d46:	025a      	lsls	r2, r3, #9
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6899      	ldr	r1, [r3, #8]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	029a      	lsls	r2, r3, #10
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	609a      	str	r2, [r3, #8]
}
 8005d74:	bf00      	nop
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	40012300 	.word	0x40012300
 8005d84:	0f000001 	.word	0x0f000001

08005d88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d101      	bne.n	8005da0 <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	e031      	b.n	8005e04 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005da8:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f023 021f 	bic.w	r2, r3, #31
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	431a      	orrs	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	685a      	ldr	r2, [r3, #4]
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	431a      	orrs	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr
 8005e10:	40012300 	.word	0x40012300

08005e14 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e0ed      	b.n	8006002 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d102      	bne.n	8005e38 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7fb ffb0 	bl	8001d98 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0202 	bic.w	r2, r2, #2
 8005e46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e48:	f7ff fba6 	bl	8005598 <HAL_GetTick>
 8005e4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005e4e:	e012      	b.n	8005e76 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005e50:	f7ff fba2 	bl	8005598 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b0a      	cmp	r3, #10
 8005e5c:	d90b      	bls.n	8005e76 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2205      	movs	r2, #5
 8005e6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e0c5      	b.n	8006002 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1e5      	bne.n	8005e50 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f042 0201 	orr.w	r2, r2, #1
 8005e92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e94:	f7ff fb80 	bl	8005598 <HAL_GetTick>
 8005e98:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005e9a:	e012      	b.n	8005ec2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005e9c:	f7ff fb7c 	bl	8005598 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	2b0a      	cmp	r3, #10
 8005ea8:	d90b      	bls.n	8005ec2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2205      	movs	r2, #5
 8005eba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e09f      	b.n	8006002 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0e5      	beq.n	8005e9c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	7e1b      	ldrb	r3, [r3, #24]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d108      	bne.n	8005eea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005ee6:	601a      	str	r2, [r3, #0]
 8005ee8:	e007      	b.n	8005efa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ef8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	7e5b      	ldrb	r3, [r3, #25]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d108      	bne.n	8005f14 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	e007      	b.n	8005f24 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f22:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	7e9b      	ldrb	r3, [r3, #26]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d108      	bne.n	8005f3e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0220 	orr.w	r2, r2, #32
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	e007      	b.n	8005f4e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 0220 	bic.w	r2, r2, #32
 8005f4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	7edb      	ldrb	r3, [r3, #27]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d108      	bne.n	8005f68 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0210 	bic.w	r2, r2, #16
 8005f64:	601a      	str	r2, [r3, #0]
 8005f66:	e007      	b.n	8005f78 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f042 0210 	orr.w	r2, r2, #16
 8005f76:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	7f1b      	ldrb	r3, [r3, #28]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d108      	bne.n	8005f92 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f042 0208 	orr.w	r2, r2, #8
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	e007      	b.n	8005fa2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0208 	bic.w	r2, r2, #8
 8005fa0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	7f5b      	ldrb	r3, [r3, #29]
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d108      	bne.n	8005fbc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f042 0204 	orr.w	r2, r2, #4
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	e007      	b.n	8005fcc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0204 	bic.w	r2, r2, #4
 8005fca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689a      	ldr	r2, [r3, #8]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	431a      	orrs	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	ea42 0103 	orr.w	r1, r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	1e5a      	subs	r2, r3, #1
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800600c:	b480      	push	{r7}
 800600e:	b087      	sub	sp, #28
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006022:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006024:	7cfb      	ldrb	r3, [r7, #19]
 8006026:	2b01      	cmp	r3, #1
 8006028:	d003      	beq.n	8006032 <HAL_CAN_ConfigFilter+0x26>
 800602a:	7cfb      	ldrb	r3, [r7, #19]
 800602c:	2b02      	cmp	r3, #2
 800602e:	f040 80be 	bne.w	80061ae <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8006032:	4b65      	ldr	r3, [pc, #404]	; (80061c8 <HAL_CAN_ConfigFilter+0x1bc>)
 8006034:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800603c:	f043 0201 	orr.w	r2, r3, #1
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800604c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006060:	021b      	lsls	r3, r3, #8
 8006062:	431a      	orrs	r2, r3
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f003 031f 	and.w	r3, r3, #31
 8006072:	2201      	movs	r2, #1
 8006074:	fa02 f303 	lsl.w	r3, r2, r3
 8006078:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	43db      	mvns	r3, r3
 8006084:	401a      	ands	r2, r3
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d123      	bne.n	80060dc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	43db      	mvns	r3, r3
 800609e:	401a      	ands	r2, r3
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80060b6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	3248      	adds	r2, #72	; 0x48
 80060bc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80060d0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80060d2:	6979      	ldr	r1, [r7, #20]
 80060d4:	3348      	adds	r3, #72	; 0x48
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	440b      	add	r3, r1
 80060da:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	69db      	ldr	r3, [r3, #28]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d122      	bne.n	800612a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	431a      	orrs	r2, r3
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006104:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	3248      	adds	r2, #72	; 0x48
 800610a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800611e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006120:	6979      	ldr	r1, [r7, #20]
 8006122:	3348      	adds	r3, #72	; 0x48
 8006124:	00db      	lsls	r3, r3, #3
 8006126:	440b      	add	r3, r1
 8006128:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d109      	bne.n	8006146 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	43db      	mvns	r3, r3
 800613c:	401a      	ands	r2, r3
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006144:	e007      	b.n	8006156 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	431a      	orrs	r2, r3
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d109      	bne.n	8006172 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	43db      	mvns	r3, r3
 8006168:	401a      	ands	r2, r3
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006170:	e007      	b.n	8006182 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	431a      	orrs	r2, r3
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d107      	bne.n	800619a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	431a      	orrs	r2, r3
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80061a0:	f023 0201 	bic.w	r2, r3, #1
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80061aa:	2300      	movs	r3, #0
 80061ac:	e006      	b.n	80061bc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
  }
}
 80061bc:	4618      	mov	r0, r3
 80061be:	371c      	adds	r7, #28
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr
 80061c8:	40006400 	.word	0x40006400

080061cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d12e      	bne.n	800623e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0201 	bic.w	r2, r2, #1
 80061f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061f8:	f7ff f9ce 	bl	8005598 <HAL_GetTick>
 80061fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80061fe:	e012      	b.n	8006226 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006200:	f7ff f9ca 	bl	8005598 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b0a      	cmp	r3, #10
 800620c:	d90b      	bls.n	8006226 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006212:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2205      	movs	r2, #5
 800621e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e012      	b.n	800624c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b00      	cmp	r3, #0
 8006232:	d1e5      	bne.n	8006200 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800623a:	2300      	movs	r3, #0
 800623c:	e006      	b.n	800624c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006242:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
  }
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
 8006260:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006268:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800626a:	7dfb      	ldrb	r3, [r7, #23]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d003      	beq.n	8006278 <HAL_CAN_GetRxMessage+0x24>
 8006270:	7dfb      	ldrb	r3, [r7, #23]
 8006272:	2b02      	cmp	r3, #2
 8006274:	f040 80f3 	bne.w	800645e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10e      	bne.n	800629c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f003 0303 	and.w	r3, r3, #3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d116      	bne.n	80062ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006290:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e0e7      	b.n	800646c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d107      	bne.n	80062ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e0d8      	b.n	800646c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	331b      	adds	r3, #27
 80062c2:	011b      	lsls	r3, r3, #4
 80062c4:	4413      	add	r3, r2
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0204 	and.w	r2, r3, #4
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10c      	bne.n	80062f2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	331b      	adds	r3, #27
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	4413      	add	r3, r2
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	0d5b      	lsrs	r3, r3, #21
 80062e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	601a      	str	r2, [r3, #0]
 80062f0:	e00b      	b.n	800630a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	331b      	adds	r3, #27
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	4413      	add	r3, r2
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	08db      	lsrs	r3, r3, #3
 8006302:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	331b      	adds	r3, #27
 8006312:	011b      	lsls	r3, r3, #4
 8006314:	4413      	add	r3, r2
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0202 	and.w	r2, r3, #2
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	331b      	adds	r3, #27
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	4413      	add	r3, r2
 800632c:	3304      	adds	r3, #4
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 020f 	and.w	r2, r3, #15
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	331b      	adds	r3, #27
 8006340:	011b      	lsls	r3, r3, #4
 8006342:	4413      	add	r3, r2
 8006344:	3304      	adds	r3, #4
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	0a1b      	lsrs	r3, r3, #8
 800634a:	b2da      	uxtb	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	331b      	adds	r3, #27
 8006358:	011b      	lsls	r3, r3, #4
 800635a:	4413      	add	r3, r2
 800635c:	3304      	adds	r3, #4
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	0c1b      	lsrs	r3, r3, #16
 8006362:	b29a      	uxth	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	4413      	add	r3, r2
 8006372:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	b2da      	uxtb	r2, r3
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	011b      	lsls	r3, r3, #4
 8006386:	4413      	add	r3, r2
 8006388:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	0a1a      	lsrs	r2, r3, #8
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	3301      	adds	r3, #1
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	011b      	lsls	r3, r3, #4
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	0c1a      	lsrs	r2, r3, #16
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	3302      	adds	r3, #2
 80063ae:	b2d2      	uxtb	r2, r2
 80063b0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	011b      	lsls	r3, r3, #4
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	0e1a      	lsrs	r2, r3, #24
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	3303      	adds	r3, #3
 80063c8:	b2d2      	uxtb	r2, r2
 80063ca:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	011b      	lsls	r3, r3, #4
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	3304      	adds	r3, #4
 80063e0:	b2d2      	uxtb	r2, r2
 80063e2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	011b      	lsls	r3, r3, #4
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	0a1a      	lsrs	r2, r3, #8
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	3305      	adds	r3, #5
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	011b      	lsls	r3, r3, #4
 8006406:	4413      	add	r3, r2
 8006408:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	0c1a      	lsrs	r2, r3, #16
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	3306      	adds	r3, #6
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	011b      	lsls	r3, r3, #4
 8006420:	4413      	add	r3, r2
 8006422:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	0e1a      	lsrs	r2, r3, #24
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	3307      	adds	r3, #7
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d108      	bne.n	800644a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0220 	orr.w	r2, r2, #32
 8006446:	60da      	str	r2, [r3, #12]
 8006448:	e007      	b.n	800645a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0220 	orr.w	r2, r2, #32
 8006458:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800645a:	2300      	movs	r3, #0
 800645c:	e006      	b.n	800646c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
  }
}
 800646c:	4618      	mov	r0, r3
 800646e:	371c      	adds	r7, #28
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b08a      	sub	sp, #40	; 0x28
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006480:	2300      	movs	r3, #0
 8006482:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80064b4:	6a3b      	ldr	r3, [r7, #32]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d07c      	beq.n	80065b8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	f003 0301 	and.w	r3, r3, #1
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d023      	beq.n	8006510 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2201      	movs	r2, #1
 80064ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f97d 	bl	80067da <HAL_CAN_TxMailbox0CompleteCallback>
 80064e0:	e016      	b.n	8006510 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d004      	beq.n	80064f6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80064ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80064f2:	627b      	str	r3, [r7, #36]	; 0x24
 80064f4:	e00c      	b.n	8006510 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	f003 0308 	and.w	r3, r3, #8
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d004      	beq.n	800650a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006506:	627b      	str	r3, [r7, #36]	; 0x24
 8006508:	e002      	b.n	8006510 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f983 	bl	8006816 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006516:	2b00      	cmp	r3, #0
 8006518:	d024      	beq.n	8006564 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006522:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f95d 	bl	80067ee <HAL_CAN_TxMailbox1CompleteCallback>
 8006534:	e016      	b.n	8006564 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800653c:	2b00      	cmp	r3, #0
 800653e:	d004      	beq.n	800654a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006542:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006546:	627b      	str	r3, [r7, #36]	; 0x24
 8006548:	e00c      	b.n	8006564 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006550:	2b00      	cmp	r3, #0
 8006552:	d004      	beq.n	800655e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006556:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800655a:	627b      	str	r3, [r7, #36]	; 0x24
 800655c:	e002      	b.n	8006564 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f963 	bl	800682a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d024      	beq.n	80065b8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006576:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d003      	beq.n	800658a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f93d 	bl	8006802 <HAL_CAN_TxMailbox2CompleteCallback>
 8006588:	e016      	b.n	80065b8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d004      	beq.n	800659e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800659a:	627b      	str	r3, [r7, #36]	; 0x24
 800659c:	e00c      	b.n	80065b8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d004      	beq.n	80065b2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065ae:	627b      	str	r3, [r7, #36]	; 0x24
 80065b0:	e002      	b.n	80065b8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f943 	bl	800683e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	f003 0308 	and.w	r3, r3, #8
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00c      	beq.n	80065dc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f003 0310 	and.w	r3, r3, #16
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d007      	beq.n	80065dc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80065cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80065d2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2210      	movs	r2, #16
 80065da:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f003 0308 	and.w	r3, r3, #8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d006      	beq.n	80065fe <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2208      	movs	r2, #8
 80065f6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 f934 	bl	8006866 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80065fe:	6a3b      	ldr	r3, [r7, #32]
 8006600:	f003 0302 	and.w	r3, r3, #2
 8006604:	2b00      	cmp	r3, #0
 8006606:	d009      	beq.n	800661c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f003 0303 	and.w	r3, r3, #3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d002      	beq.n	800661c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f91b 	bl	8006852 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800661c:	6a3b      	ldr	r3, [r7, #32]
 800661e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00c      	beq.n	8006640 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b00      	cmp	r3, #0
 800662e:	d007      	beq.n	8006640 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006636:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2210      	movs	r2, #16
 800663e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	f003 0320 	and.w	r3, r3, #32
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00b      	beq.n	8006662 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f003 0308 	and.w	r3, r3, #8
 8006650:	2b00      	cmp	r3, #0
 8006652:	d006      	beq.n	8006662 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2208      	movs	r2, #8
 800665a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 f916 	bl	800688e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	f003 0310 	and.w	r3, r3, #16
 8006668:	2b00      	cmp	r3, #0
 800666a:	d009      	beq.n	8006680 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f003 0303 	and.w	r3, r3, #3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d002      	beq.n	8006680 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f8fd 	bl	800687a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006680:	6a3b      	ldr	r3, [r7, #32]
 8006682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00b      	beq.n	80066a2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	f003 0310 	and.w	r3, r3, #16
 8006690:	2b00      	cmp	r3, #0
 8006692:	d006      	beq.n	80066a2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2210      	movs	r2, #16
 800669a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 f900 	bl	80068a2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80066a2:	6a3b      	ldr	r3, [r7, #32]
 80066a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00b      	beq.n	80066c4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	f003 0308 	and.w	r3, r3, #8
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d006      	beq.n	80066c4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2208      	movs	r2, #8
 80066bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f8f9 	bl	80068b6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80066c4:	6a3b      	ldr	r3, [r7, #32]
 80066c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d075      	beq.n	80067ba <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	f003 0304 	and.w	r3, r3, #4
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d06c      	beq.n	80067b2 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d008      	beq.n	80066f4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d003      	beq.n	80066f4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	f043 0301 	orr.w	r3, r3, #1
 80066f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d008      	beq.n	8006710 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670a:	f043 0302 	orr.w	r3, r3, #2
 800670e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006716:	2b00      	cmp	r3, #0
 8006718:	d008      	beq.n	800672c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006720:	2b00      	cmp	r3, #0
 8006722:	d003      	beq.n	800672c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006726:	f043 0304 	orr.w	r3, r3, #4
 800672a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006732:	2b00      	cmp	r3, #0
 8006734:	d03d      	beq.n	80067b2 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800673c:	2b00      	cmp	r3, #0
 800673e:	d038      	beq.n	80067b2 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006746:	2b30      	cmp	r3, #48	; 0x30
 8006748:	d017      	beq.n	800677a <HAL_CAN_IRQHandler+0x302>
 800674a:	2b30      	cmp	r3, #48	; 0x30
 800674c:	d804      	bhi.n	8006758 <HAL_CAN_IRQHandler+0x2e0>
 800674e:	2b10      	cmp	r3, #16
 8006750:	d009      	beq.n	8006766 <HAL_CAN_IRQHandler+0x2ee>
 8006752:	2b20      	cmp	r3, #32
 8006754:	d00c      	beq.n	8006770 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006756:	e024      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8006758:	2b50      	cmp	r3, #80	; 0x50
 800675a:	d018      	beq.n	800678e <HAL_CAN_IRQHandler+0x316>
 800675c:	2b60      	cmp	r3, #96	; 0x60
 800675e:	d01b      	beq.n	8006798 <HAL_CAN_IRQHandler+0x320>
 8006760:	2b40      	cmp	r3, #64	; 0x40
 8006762:	d00f      	beq.n	8006784 <HAL_CAN_IRQHandler+0x30c>
            break;
 8006764:	e01d      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8006766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006768:	f043 0308 	orr.w	r3, r3, #8
 800676c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800676e:	e018      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006772:	f043 0310 	orr.w	r3, r3, #16
 8006776:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006778:	e013      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800677a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677c:	f043 0320 	orr.w	r3, r3, #32
 8006780:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006782:	e00e      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8006784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800678a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800678c:	e009      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 800678e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006794:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006796:	e004      	b.n	80067a2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800679e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80067a0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	699a      	ldr	r2, [r3, #24]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80067b0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2204      	movs	r2, #4
 80067b8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80067ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d008      	beq.n	80067d2 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c6:	431a      	orrs	r2, r3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f87c 	bl	80068ca <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80067d2:	bf00      	nop
 80067d4:	3728      	adds	r7, #40	; 0x28
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b083      	sub	sp, #12
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80067f6:	bf00      	nop
 80067f8:	370c      	adds	r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006802:	b480      	push	{r7}
 8006804:	b083      	sub	sp, #12
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006816:	b480      	push	{r7}
 8006818:	b083      	sub	sp, #12
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800681e:	bf00      	nop
 8006820:	370c      	adds	r7, #12
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr

0800682a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800683e:	b480      	push	{r7}
 8006840:	b083      	sub	sp, #12
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006846:	bf00      	nop
 8006848:	370c      	adds	r7, #12
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr

08006852 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006852:	b480      	push	{r7}
 8006854:	b083      	sub	sp, #12
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006866:	b480      	push	{r7}
 8006868:	b083      	sub	sp, #12
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800686e:	bf00      	nop
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006896:	bf00      	nop
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr

080068a2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80068a2:	b480      	push	{r7}
 80068a4:	b083      	sub	sp, #12
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80068aa:	bf00      	nop
 80068ac:	370c      	adds	r7, #12
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80068be:	bf00      	nop
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b083      	sub	sp, #12
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80068d2:	bf00      	nop
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
	...

080068e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b085      	sub	sp, #20
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f003 0307 	and.w	r3, r3, #7
 80068ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068f0:	4b0c      	ldr	r3, [pc, #48]	; (8006924 <__NVIC_SetPriorityGrouping+0x44>)
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80068fc:	4013      	ands	r3, r2
 80068fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006908:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800690c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006910:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006912:	4a04      	ldr	r2, [pc, #16]	; (8006924 <__NVIC_SetPriorityGrouping+0x44>)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	60d3      	str	r3, [r2, #12]
}
 8006918:	bf00      	nop
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr
 8006924:	e000ed00 	.word	0xe000ed00

08006928 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006928:	b480      	push	{r7}
 800692a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800692c:	4b04      	ldr	r3, [pc, #16]	; (8006940 <__NVIC_GetPriorityGrouping+0x18>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	0a1b      	lsrs	r3, r3, #8
 8006932:	f003 0307 	and.w	r3, r3, #7
}
 8006936:	4618      	mov	r0, r3
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr
 8006940:	e000ed00 	.word	0xe000ed00

08006944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	4603      	mov	r3, r0
 800694c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800694e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006952:	2b00      	cmp	r3, #0
 8006954:	db0b      	blt.n	800696e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006956:	79fb      	ldrb	r3, [r7, #7]
 8006958:	f003 021f 	and.w	r2, r3, #31
 800695c:	4907      	ldr	r1, [pc, #28]	; (800697c <__NVIC_EnableIRQ+0x38>)
 800695e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006962:	095b      	lsrs	r3, r3, #5
 8006964:	2001      	movs	r0, #1
 8006966:	fa00 f202 	lsl.w	r2, r0, r2
 800696a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	e000e100 	.word	0xe000e100

08006980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	4603      	mov	r3, r0
 8006988:	6039      	str	r1, [r7, #0]
 800698a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800698c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006990:	2b00      	cmp	r3, #0
 8006992:	db0a      	blt.n	80069aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	b2da      	uxtb	r2, r3
 8006998:	490c      	ldr	r1, [pc, #48]	; (80069cc <__NVIC_SetPriority+0x4c>)
 800699a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800699e:	0112      	lsls	r2, r2, #4
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	440b      	add	r3, r1
 80069a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80069a8:	e00a      	b.n	80069c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	b2da      	uxtb	r2, r3
 80069ae:	4908      	ldr	r1, [pc, #32]	; (80069d0 <__NVIC_SetPriority+0x50>)
 80069b0:	79fb      	ldrb	r3, [r7, #7]
 80069b2:	f003 030f 	and.w	r3, r3, #15
 80069b6:	3b04      	subs	r3, #4
 80069b8:	0112      	lsls	r2, r2, #4
 80069ba:	b2d2      	uxtb	r2, r2
 80069bc:	440b      	add	r3, r1
 80069be:	761a      	strb	r2, [r3, #24]
}
 80069c0:	bf00      	nop
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	e000e100 	.word	0xe000e100
 80069d0:	e000ed00 	.word	0xe000ed00

080069d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b089      	sub	sp, #36	; 0x24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f003 0307 	and.w	r3, r3, #7
 80069e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	f1c3 0307 	rsb	r3, r3, #7
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	bf28      	it	cs
 80069f2:	2304      	movcs	r3, #4
 80069f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	3304      	adds	r3, #4
 80069fa:	2b06      	cmp	r3, #6
 80069fc:	d902      	bls.n	8006a04 <NVIC_EncodePriority+0x30>
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	3b03      	subs	r3, #3
 8006a02:	e000      	b.n	8006a06 <NVIC_EncodePriority+0x32>
 8006a04:	2300      	movs	r3, #0
 8006a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a08:	f04f 32ff 	mov.w	r2, #4294967295
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a12:	43da      	mvns	r2, r3
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	401a      	ands	r2, r3
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	fa01 f303 	lsl.w	r3, r1, r3
 8006a26:	43d9      	mvns	r1, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a2c:	4313      	orrs	r3, r2
         );
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3724      	adds	r7, #36	; 0x24
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
	...

08006a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a4c:	d301      	bcc.n	8006a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e00f      	b.n	8006a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a52:	4a0a      	ldr	r2, [pc, #40]	; (8006a7c <SysTick_Config+0x40>)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	3b01      	subs	r3, #1
 8006a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a5a:	210f      	movs	r1, #15
 8006a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a60:	f7ff ff8e 	bl	8006980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a64:	4b05      	ldr	r3, [pc, #20]	; (8006a7c <SysTick_Config+0x40>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a6a:	4b04      	ldr	r3, [pc, #16]	; (8006a7c <SysTick_Config+0x40>)
 8006a6c:	2207      	movs	r2, #7
 8006a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	e000e010 	.word	0xe000e010

08006a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f7ff ff29 	bl	80068e0 <__NVIC_SetPriorityGrouping>
}
 8006a8e:	bf00      	nop
 8006a90:	3708      	adds	r7, #8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}

08006a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006a96:	b580      	push	{r7, lr}
 8006a98:	b086      	sub	sp, #24
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	60b9      	str	r1, [r7, #8]
 8006aa0:	607a      	str	r2, [r7, #4]
 8006aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006aa8:	f7ff ff3e 	bl	8006928 <__NVIC_GetPriorityGrouping>
 8006aac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	68b9      	ldr	r1, [r7, #8]
 8006ab2:	6978      	ldr	r0, [r7, #20]
 8006ab4:	f7ff ff8e 	bl	80069d4 <NVIC_EncodePriority>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006abe:	4611      	mov	r1, r2
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7ff ff5d 	bl	8006980 <__NVIC_SetPriority>
}
 8006ac6:	bf00      	nop
 8006ac8:	3718      	adds	r7, #24
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b082      	sub	sp, #8
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7ff ff31 	bl	8006944 <__NVIC_EnableIRQ>
}
 8006ae2:	bf00      	nop
 8006ae4:	3708      	adds	r7, #8
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}

08006aea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006aea:	b580      	push	{r7, lr}
 8006aec:	b082      	sub	sp, #8
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7ff ffa2 	bl	8006a3c <SysTick_Config>
 8006af8:	4603      	mov	r3, r0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b083      	sub	sp, #12
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d004      	beq.n	8006b20 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2280      	movs	r2, #128	; 0x80
 8006b1a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e00c      	b.n	8006b3a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2205      	movs	r2, #5
 8006b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 0201 	bic.w	r2, r2, #1
 8006b36:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
	...

08006b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b089      	sub	sp, #36	; 0x24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006b52:	2300      	movs	r3, #0
 8006b54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b5e:	2300      	movs	r3, #0
 8006b60:	61fb      	str	r3, [r7, #28]
 8006b62:	e165      	b.n	8006e30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006b64:	2201      	movs	r2, #1
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	4013      	ands	r3, r2
 8006b76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	f040 8154 	bne.w	8006e2a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d00b      	beq.n	8006ba2 <HAL_GPIO_Init+0x5a>
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d007      	beq.n	8006ba2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006b96:	2b11      	cmp	r3, #17
 8006b98:	d003      	beq.n	8006ba2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	2b12      	cmp	r3, #18
 8006ba0:	d130      	bne.n	8006c04 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	2203      	movs	r2, #3
 8006bae:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb2:	43db      	mvns	r3, r3
 8006bb4:	69ba      	ldr	r2, [r7, #24]
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	68da      	ldr	r2, [r3, #12]
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	005b      	lsls	r3, r3, #1
 8006bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc6:	69ba      	ldr	r2, [r7, #24]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006bd8:	2201      	movs	r2, #1
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8006be0:	43db      	mvns	r3, r3
 8006be2:	69ba      	ldr	r2, [r7, #24]
 8006be4:	4013      	ands	r3, r2
 8006be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	091b      	lsrs	r3, r3, #4
 8006bee:	f003 0201 	and.w	r2, r3, #1
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	69ba      	ldr	r2, [r7, #24]
 8006c02:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	005b      	lsls	r3, r3, #1
 8006c0e:	2203      	movs	r2, #3
 8006c10:	fa02 f303 	lsl.w	r3, r2, r3
 8006c14:	43db      	mvns	r3, r3
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	fa02 f303 	lsl.w	r3, r2, r3
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	69ba      	ldr	r2, [r7, #24]
 8006c32:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d003      	beq.n	8006c44 <HAL_GPIO_Init+0xfc>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	2b12      	cmp	r3, #18
 8006c42:	d123      	bne.n	8006c8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	08da      	lsrs	r2, r3, #3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	3208      	adds	r2, #8
 8006c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006c52:	69fb      	ldr	r3, [r7, #28]
 8006c54:	f003 0307 	and.w	r3, r3, #7
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	220f      	movs	r2, #15
 8006c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c60:	43db      	mvns	r3, r3
 8006c62:	69ba      	ldr	r2, [r7, #24]
 8006c64:	4013      	ands	r3, r2
 8006c66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	691a      	ldr	r2, [r3, #16]
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	f003 0307 	and.w	r3, r3, #7
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	fa02 f303 	lsl.w	r3, r2, r3
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	08da      	lsrs	r2, r3, #3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	3208      	adds	r2, #8
 8006c86:	69b9      	ldr	r1, [r7, #24]
 8006c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	005b      	lsls	r3, r3, #1
 8006c96:	2203      	movs	r2, #3
 8006c98:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9c:	43db      	mvns	r3, r3
 8006c9e:	69ba      	ldr	r2, [r7, #24]
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	f003 0203 	and.w	r2, r3, #3
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	005b      	lsls	r3, r3, #1
 8006cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb4:	69ba      	ldr	r2, [r7, #24]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 80ae 	beq.w	8006e2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60fb      	str	r3, [r7, #12]
 8006cd2:	4b5c      	ldr	r3, [pc, #368]	; (8006e44 <HAL_GPIO_Init+0x2fc>)
 8006cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cd6:	4a5b      	ldr	r2, [pc, #364]	; (8006e44 <HAL_GPIO_Init+0x2fc>)
 8006cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8006cde:	4b59      	ldr	r3, [pc, #356]	; (8006e44 <HAL_GPIO_Init+0x2fc>)
 8006ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006cea:	4a57      	ldr	r2, [pc, #348]	; (8006e48 <HAL_GPIO_Init+0x300>)
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	089b      	lsrs	r3, r3, #2
 8006cf0:	3302      	adds	r3, #2
 8006cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	f003 0303 	and.w	r3, r3, #3
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	220f      	movs	r2, #15
 8006d02:	fa02 f303 	lsl.w	r3, r2, r3
 8006d06:	43db      	mvns	r3, r3
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a4e      	ldr	r2, [pc, #312]	; (8006e4c <HAL_GPIO_Init+0x304>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d025      	beq.n	8006d62 <HAL_GPIO_Init+0x21a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a4d      	ldr	r2, [pc, #308]	; (8006e50 <HAL_GPIO_Init+0x308>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d01f      	beq.n	8006d5e <HAL_GPIO_Init+0x216>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a4c      	ldr	r2, [pc, #304]	; (8006e54 <HAL_GPIO_Init+0x30c>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d019      	beq.n	8006d5a <HAL_GPIO_Init+0x212>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a4b      	ldr	r2, [pc, #300]	; (8006e58 <HAL_GPIO_Init+0x310>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d013      	beq.n	8006d56 <HAL_GPIO_Init+0x20e>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a4a      	ldr	r2, [pc, #296]	; (8006e5c <HAL_GPIO_Init+0x314>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d00d      	beq.n	8006d52 <HAL_GPIO_Init+0x20a>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a49      	ldr	r2, [pc, #292]	; (8006e60 <HAL_GPIO_Init+0x318>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d007      	beq.n	8006d4e <HAL_GPIO_Init+0x206>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a48      	ldr	r2, [pc, #288]	; (8006e64 <HAL_GPIO_Init+0x31c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d101      	bne.n	8006d4a <HAL_GPIO_Init+0x202>
 8006d46:	2306      	movs	r3, #6
 8006d48:	e00c      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d4a:	2307      	movs	r3, #7
 8006d4c:	e00a      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d4e:	2305      	movs	r3, #5
 8006d50:	e008      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d52:	2304      	movs	r3, #4
 8006d54:	e006      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d56:	2303      	movs	r3, #3
 8006d58:	e004      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d5a:	2302      	movs	r3, #2
 8006d5c:	e002      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e000      	b.n	8006d64 <HAL_GPIO_Init+0x21c>
 8006d62:	2300      	movs	r3, #0
 8006d64:	69fa      	ldr	r2, [r7, #28]
 8006d66:	f002 0203 	and.w	r2, r2, #3
 8006d6a:	0092      	lsls	r2, r2, #2
 8006d6c:	4093      	lsls	r3, r2
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d74:	4934      	ldr	r1, [pc, #208]	; (8006e48 <HAL_GPIO_Init+0x300>)
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	089b      	lsrs	r3, r3, #2
 8006d7a:	3302      	adds	r3, #2
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006d82:	4b39      	ldr	r3, [pc, #228]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	43db      	mvns	r3, r3
 8006d8c:	69ba      	ldr	r2, [r7, #24]
 8006d8e:	4013      	ands	r3, r2
 8006d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d003      	beq.n	8006da6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006d9e:	69ba      	ldr	r2, [r7, #24]
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006da6:	4a30      	ldr	r2, [pc, #192]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006dac:	4b2e      	ldr	r3, [pc, #184]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	43db      	mvns	r3, r3
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	4013      	ands	r3, r2
 8006dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d003      	beq.n	8006dd0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006dd0:	4a25      	ldr	r2, [pc, #148]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006dd6:	4b24      	ldr	r3, [pc, #144]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	43db      	mvns	r3, r3
 8006de0:	69ba      	ldr	r2, [r7, #24]
 8006de2:	4013      	ands	r3, r2
 8006de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006df2:	69ba      	ldr	r2, [r7, #24]
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006dfa:	4a1b      	ldr	r2, [pc, #108]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006e00:	4b19      	ldr	r3, [pc, #100]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	43db      	mvns	r3, r3
 8006e0a:	69ba      	ldr	r2, [r7, #24]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d003      	beq.n	8006e24 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006e1c:	69ba      	ldr	r2, [r7, #24]
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006e24:	4a10      	ldr	r2, [pc, #64]	; (8006e68 <HAL_GPIO_Init+0x320>)
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	61fb      	str	r3, [r7, #28]
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	2b0f      	cmp	r3, #15
 8006e34:	f67f ae96 	bls.w	8006b64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006e38:	bf00      	nop
 8006e3a:	3724      	adds	r7, #36	; 0x24
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	40023800 	.word	0x40023800
 8006e48:	40013800 	.word	0x40013800
 8006e4c:	40020000 	.word	0x40020000
 8006e50:	40020400 	.word	0x40020400
 8006e54:	40020800 	.word	0x40020800
 8006e58:	40020c00 	.word	0x40020c00
 8006e5c:	40021000 	.word	0x40021000
 8006e60:	40021400 	.word	0x40021400
 8006e64:	40021800 	.word	0x40021800
 8006e68:	40013c00 	.word	0x40013c00

08006e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	460b      	mov	r3, r1
 8006e76:	807b      	strh	r3, [r7, #2]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006e7c:	787b      	ldrb	r3, [r7, #1]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e82:	887a      	ldrh	r2, [r7, #2]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006e88:	e003      	b.n	8006e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006e8a:	887b      	ldrh	r3, [r7, #2]
 8006e8c:	041a      	lsls	r2, r3, #16
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	619a      	str	r2, [r3, #24]
}
 8006e92:	bf00      	nop
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006eaa:	2300      	movs	r3, #0
 8006eac:	603b      	str	r3, [r7, #0]
 8006eae:	4b20      	ldr	r3, [pc, #128]	; (8006f30 <HAL_PWREx_EnableOverDrive+0x90>)
 8006eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb2:	4a1f      	ldr	r2, [pc, #124]	; (8006f30 <HAL_PWREx_EnableOverDrive+0x90>)
 8006eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8006eba:	4b1d      	ldr	r3, [pc, #116]	; (8006f30 <HAL_PWREx_EnableOverDrive+0x90>)
 8006ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ec2:	603b      	str	r3, [r7, #0]
 8006ec4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006ec6:	4b1b      	ldr	r3, [pc, #108]	; (8006f34 <HAL_PWREx_EnableOverDrive+0x94>)
 8006ec8:	2201      	movs	r2, #1
 8006eca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ecc:	f7fe fb64 	bl	8005598 <HAL_GetTick>
 8006ed0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006ed2:	e009      	b.n	8006ee8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006ed4:	f7fe fb60 	bl	8005598 <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ee2:	d901      	bls.n	8006ee8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e01f      	b.n	8006f28 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006ee8:	4b13      	ldr	r3, [pc, #76]	; (8006f38 <HAL_PWREx_EnableOverDrive+0x98>)
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ef4:	d1ee      	bne.n	8006ed4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006ef6:	4b11      	ldr	r3, [pc, #68]	; (8006f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006ef8:	2201      	movs	r2, #1
 8006efa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006efc:	f7fe fb4c 	bl	8005598 <HAL_GetTick>
 8006f00:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006f02:	e009      	b.n	8006f18 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006f04:	f7fe fb48 	bl	8005598 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f12:	d901      	bls.n	8006f18 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e007      	b.n	8006f28 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006f18:	4b07      	ldr	r3, [pc, #28]	; (8006f38 <HAL_PWREx_EnableOverDrive+0x98>)
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f24:	d1ee      	bne.n	8006f04 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	40023800 	.word	0x40023800
 8006f34:	420e0040 	.word	0x420e0040
 8006f38:	40007000 	.word	0x40007000
 8006f3c:	420e0044 	.word	0x420e0044

08006f40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e0cc      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f54:	4b68      	ldr	r3, [pc, #416]	; (80070f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 030f 	and.w	r3, r3, #15
 8006f5c:	683a      	ldr	r2, [r7, #0]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d90c      	bls.n	8006f7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f62:	4b65      	ldr	r3, [pc, #404]	; (80070f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006f64:	683a      	ldr	r2, [r7, #0]
 8006f66:	b2d2      	uxtb	r2, r2
 8006f68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f6a:	4b63      	ldr	r3, [pc, #396]	; (80070f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f003 030f 	and.w	r3, r3, #15
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d001      	beq.n	8006f7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e0b8      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d020      	beq.n	8006fca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0304 	and.w	r3, r3, #4
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f94:	4b59      	ldr	r3, [pc, #356]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	4a58      	ldr	r2, [pc, #352]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006f9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006f9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d005      	beq.n	8006fb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fac:	4b53      	ldr	r3, [pc, #332]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	4a52      	ldr	r2, [pc, #328]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006fb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006fb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fb8:	4b50      	ldr	r3, [pc, #320]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	494d      	ldr	r1, [pc, #308]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d044      	beq.n	8007060 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d107      	bne.n	8006fee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fde:	4b47      	ldr	r3, [pc, #284]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d119      	bne.n	800701e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e07f      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d003      	beq.n	8006ffe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ffa:	2b03      	cmp	r3, #3
 8006ffc:	d107      	bne.n	800700e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ffe:	4b3f      	ldr	r3, [pc, #252]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007006:	2b00      	cmp	r3, #0
 8007008:	d109      	bne.n	800701e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e06f      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800700e:	4b3b      	ldr	r3, [pc, #236]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0302 	and.w	r3, r3, #2
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e067      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800701e:	4b37      	ldr	r3, [pc, #220]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f023 0203 	bic.w	r2, r3, #3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	4934      	ldr	r1, [pc, #208]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 800702c:	4313      	orrs	r3, r2
 800702e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007030:	f7fe fab2 	bl	8005598 <HAL_GetTick>
 8007034:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007036:	e00a      	b.n	800704e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007038:	f7fe faae 	bl	8005598 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	f241 3288 	movw	r2, #5000	; 0x1388
 8007046:	4293      	cmp	r3, r2
 8007048:	d901      	bls.n	800704e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e04f      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800704e:	4b2b      	ldr	r3, [pc, #172]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f003 020c 	and.w	r2, r3, #12
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	429a      	cmp	r2, r3
 800705e:	d1eb      	bne.n	8007038 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007060:	4b25      	ldr	r3, [pc, #148]	; (80070f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 030f 	and.w	r3, r3, #15
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	429a      	cmp	r2, r3
 800706c:	d20c      	bcs.n	8007088 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800706e:	4b22      	ldr	r3, [pc, #136]	; (80070f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007070:	683a      	ldr	r2, [r7, #0]
 8007072:	b2d2      	uxtb	r2, r2
 8007074:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007076:	4b20      	ldr	r3, [pc, #128]	; (80070f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 030f 	and.w	r3, r3, #15
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	429a      	cmp	r2, r3
 8007082:	d001      	beq.n	8007088 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e032      	b.n	80070ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0304 	and.w	r3, r3, #4
 8007090:	2b00      	cmp	r3, #0
 8007092:	d008      	beq.n	80070a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007094:	4b19      	ldr	r3, [pc, #100]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	4916      	ldr	r1, [pc, #88]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 80070a2:	4313      	orrs	r3, r2
 80070a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 0308 	and.w	r3, r3, #8
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d009      	beq.n	80070c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070b2:	4b12      	ldr	r3, [pc, #72]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	00db      	lsls	r3, r3, #3
 80070c0:	490e      	ldr	r1, [pc, #56]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 80070c2:	4313      	orrs	r3, r2
 80070c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80070c6:	f000 f855 	bl	8007174 <HAL_RCC_GetSysClockFreq>
 80070ca:	4601      	mov	r1, r0
 80070cc:	4b0b      	ldr	r3, [pc, #44]	; (80070fc <HAL_RCC_ClockConfig+0x1bc>)
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	091b      	lsrs	r3, r3, #4
 80070d2:	f003 030f 	and.w	r3, r3, #15
 80070d6:	4a0a      	ldr	r2, [pc, #40]	; (8007100 <HAL_RCC_ClockConfig+0x1c0>)
 80070d8:	5cd3      	ldrb	r3, [r2, r3]
 80070da:	fa21 f303 	lsr.w	r3, r1, r3
 80070de:	4a09      	ldr	r2, [pc, #36]	; (8007104 <HAL_RCC_ClockConfig+0x1c4>)
 80070e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80070e2:	4b09      	ldr	r3, [pc, #36]	; (8007108 <HAL_RCC_ClockConfig+0x1c8>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fe fa12 	bl	8005510 <HAL_InitTick>

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	40023c00 	.word	0x40023c00
 80070fc:	40023800 	.word	0x40023800
 8007100:	0800f508 	.word	0x0800f508
 8007104:	20000040 	.word	0x20000040
 8007108:	20000044 	.word	0x20000044

0800710c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800710c:	b480      	push	{r7}
 800710e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007110:	4b03      	ldr	r3, [pc, #12]	; (8007120 <HAL_RCC_GetHCLKFreq+0x14>)
 8007112:	681b      	ldr	r3, [r3, #0]
}
 8007114:	4618      	mov	r0, r3
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	20000040 	.word	0x20000040

08007124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007128:	f7ff fff0 	bl	800710c <HAL_RCC_GetHCLKFreq>
 800712c:	4601      	mov	r1, r0
 800712e:	4b05      	ldr	r3, [pc, #20]	; (8007144 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	0a9b      	lsrs	r3, r3, #10
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	4a03      	ldr	r2, [pc, #12]	; (8007148 <HAL_RCC_GetPCLK1Freq+0x24>)
 800713a:	5cd3      	ldrb	r3, [r2, r3]
 800713c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007140:	4618      	mov	r0, r3
 8007142:	bd80      	pop	{r7, pc}
 8007144:	40023800 	.word	0x40023800
 8007148:	0800f518 	.word	0x0800f518

0800714c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007150:	f7ff ffdc 	bl	800710c <HAL_RCC_GetHCLKFreq>
 8007154:	4601      	mov	r1, r0
 8007156:	4b05      	ldr	r3, [pc, #20]	; (800716c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	0b5b      	lsrs	r3, r3, #13
 800715c:	f003 0307 	and.w	r3, r3, #7
 8007160:	4a03      	ldr	r2, [pc, #12]	; (8007170 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007162:	5cd3      	ldrb	r3, [r2, r3]
 8007164:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007168:	4618      	mov	r0, r3
 800716a:	bd80      	pop	{r7, pc}
 800716c:	40023800 	.word	0x40023800
 8007170:	0800f518 	.word	0x0800f518

08007174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007176:	b087      	sub	sp, #28
 8007178:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8007182:	2300      	movs	r3, #0
 8007184:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8007186:	2300      	movs	r3, #0
 8007188:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800718e:	4bc6      	ldr	r3, [pc, #792]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f003 030c 	and.w	r3, r3, #12
 8007196:	2b0c      	cmp	r3, #12
 8007198:	f200 817e 	bhi.w	8007498 <HAL_RCC_GetSysClockFreq+0x324>
 800719c:	a201      	add	r2, pc, #4	; (adr r2, 80071a4 <HAL_RCC_GetSysClockFreq+0x30>)
 800719e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a2:	bf00      	nop
 80071a4:	080071d9 	.word	0x080071d9
 80071a8:	08007499 	.word	0x08007499
 80071ac:	08007499 	.word	0x08007499
 80071b0:	08007499 	.word	0x08007499
 80071b4:	080071df 	.word	0x080071df
 80071b8:	08007499 	.word	0x08007499
 80071bc:	08007499 	.word	0x08007499
 80071c0:	08007499 	.word	0x08007499
 80071c4:	080071e5 	.word	0x080071e5
 80071c8:	08007499 	.word	0x08007499
 80071cc:	08007499 	.word	0x08007499
 80071d0:	08007499 	.word	0x08007499
 80071d4:	08007341 	.word	0x08007341
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071d8:	4bb4      	ldr	r3, [pc, #720]	; (80074ac <HAL_RCC_GetSysClockFreq+0x338>)
 80071da:	613b      	str	r3, [r7, #16]
       break;
 80071dc:	e15f      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071de:	4bb4      	ldr	r3, [pc, #720]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x33c>)
 80071e0:	613b      	str	r3, [r7, #16]
      break;
 80071e2:	e15c      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071e4:	4bb0      	ldr	r3, [pc, #704]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071ec:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071ee:	4bae      	ldr	r3, [pc, #696]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d04a      	beq.n	8007290 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071fa:	4bab      	ldr	r3, [pc, #684]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	099b      	lsrs	r3, r3, #6
 8007200:	f04f 0400 	mov.w	r4, #0
 8007204:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007208:	f04f 0200 	mov.w	r2, #0
 800720c:	ea03 0501 	and.w	r5, r3, r1
 8007210:	ea04 0602 	and.w	r6, r4, r2
 8007214:	4629      	mov	r1, r5
 8007216:	4632      	mov	r2, r6
 8007218:	f04f 0300 	mov.w	r3, #0
 800721c:	f04f 0400 	mov.w	r4, #0
 8007220:	0154      	lsls	r4, r2, #5
 8007222:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007226:	014b      	lsls	r3, r1, #5
 8007228:	4619      	mov	r1, r3
 800722a:	4622      	mov	r2, r4
 800722c:	1b49      	subs	r1, r1, r5
 800722e:	eb62 0206 	sbc.w	r2, r2, r6
 8007232:	f04f 0300 	mov.w	r3, #0
 8007236:	f04f 0400 	mov.w	r4, #0
 800723a:	0194      	lsls	r4, r2, #6
 800723c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007240:	018b      	lsls	r3, r1, #6
 8007242:	1a5b      	subs	r3, r3, r1
 8007244:	eb64 0402 	sbc.w	r4, r4, r2
 8007248:	f04f 0100 	mov.w	r1, #0
 800724c:	f04f 0200 	mov.w	r2, #0
 8007250:	00e2      	lsls	r2, r4, #3
 8007252:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007256:	00d9      	lsls	r1, r3, #3
 8007258:	460b      	mov	r3, r1
 800725a:	4614      	mov	r4, r2
 800725c:	195b      	adds	r3, r3, r5
 800725e:	eb44 0406 	adc.w	r4, r4, r6
 8007262:	f04f 0100 	mov.w	r1, #0
 8007266:	f04f 0200 	mov.w	r2, #0
 800726a:	0262      	lsls	r2, r4, #9
 800726c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007270:	0259      	lsls	r1, r3, #9
 8007272:	460b      	mov	r3, r1
 8007274:	4614      	mov	r4, r2
 8007276:	4618      	mov	r0, r3
 8007278:	4621      	mov	r1, r4
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f04f 0400 	mov.w	r4, #0
 8007280:	461a      	mov	r2, r3
 8007282:	4623      	mov	r3, r4
 8007284:	f7f9 fd20 	bl	8000cc8 <__aeabi_uldivmod>
 8007288:	4603      	mov	r3, r0
 800728a:	460c      	mov	r4, r1
 800728c:	617b      	str	r3, [r7, #20]
 800728e:	e049      	b.n	8007324 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007290:	4b85      	ldr	r3, [pc, #532]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	099b      	lsrs	r3, r3, #6
 8007296:	f04f 0400 	mov.w	r4, #0
 800729a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800729e:	f04f 0200 	mov.w	r2, #0
 80072a2:	ea03 0501 	and.w	r5, r3, r1
 80072a6:	ea04 0602 	and.w	r6, r4, r2
 80072aa:	4629      	mov	r1, r5
 80072ac:	4632      	mov	r2, r6
 80072ae:	f04f 0300 	mov.w	r3, #0
 80072b2:	f04f 0400 	mov.w	r4, #0
 80072b6:	0154      	lsls	r4, r2, #5
 80072b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80072bc:	014b      	lsls	r3, r1, #5
 80072be:	4619      	mov	r1, r3
 80072c0:	4622      	mov	r2, r4
 80072c2:	1b49      	subs	r1, r1, r5
 80072c4:	eb62 0206 	sbc.w	r2, r2, r6
 80072c8:	f04f 0300 	mov.w	r3, #0
 80072cc:	f04f 0400 	mov.w	r4, #0
 80072d0:	0194      	lsls	r4, r2, #6
 80072d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80072d6:	018b      	lsls	r3, r1, #6
 80072d8:	1a5b      	subs	r3, r3, r1
 80072da:	eb64 0402 	sbc.w	r4, r4, r2
 80072de:	f04f 0100 	mov.w	r1, #0
 80072e2:	f04f 0200 	mov.w	r2, #0
 80072e6:	00e2      	lsls	r2, r4, #3
 80072e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80072ec:	00d9      	lsls	r1, r3, #3
 80072ee:	460b      	mov	r3, r1
 80072f0:	4614      	mov	r4, r2
 80072f2:	195b      	adds	r3, r3, r5
 80072f4:	eb44 0406 	adc.w	r4, r4, r6
 80072f8:	f04f 0100 	mov.w	r1, #0
 80072fc:	f04f 0200 	mov.w	r2, #0
 8007300:	02a2      	lsls	r2, r4, #10
 8007302:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007306:	0299      	lsls	r1, r3, #10
 8007308:	460b      	mov	r3, r1
 800730a:	4614      	mov	r4, r2
 800730c:	4618      	mov	r0, r3
 800730e:	4621      	mov	r1, r4
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f04f 0400 	mov.w	r4, #0
 8007316:	461a      	mov	r2, r3
 8007318:	4623      	mov	r3, r4
 800731a:	f7f9 fcd5 	bl	8000cc8 <__aeabi_uldivmod>
 800731e:	4603      	mov	r3, r0
 8007320:	460c      	mov	r4, r1
 8007322:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007324:	4b60      	ldr	r3, [pc, #384]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	0c1b      	lsrs	r3, r3, #16
 800732a:	f003 0303 	and.w	r3, r3, #3
 800732e:	3301      	adds	r3, #1
 8007330:	005b      	lsls	r3, r3, #1
 8007332:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	fbb2 f3f3 	udiv	r3, r2, r3
 800733c:	613b      	str	r3, [r7, #16]
      break;
 800733e:	e0ae      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007340:	4b59      	ldr	r3, [pc, #356]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007348:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800734a:	4b57      	ldr	r3, [pc, #348]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d04a      	beq.n	80073ec <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007356:	4b54      	ldr	r3, [pc, #336]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	099b      	lsrs	r3, r3, #6
 800735c:	f04f 0400 	mov.w	r4, #0
 8007360:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007364:	f04f 0200 	mov.w	r2, #0
 8007368:	ea03 0501 	and.w	r5, r3, r1
 800736c:	ea04 0602 	and.w	r6, r4, r2
 8007370:	4629      	mov	r1, r5
 8007372:	4632      	mov	r2, r6
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	f04f 0400 	mov.w	r4, #0
 800737c:	0154      	lsls	r4, r2, #5
 800737e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007382:	014b      	lsls	r3, r1, #5
 8007384:	4619      	mov	r1, r3
 8007386:	4622      	mov	r2, r4
 8007388:	1b49      	subs	r1, r1, r5
 800738a:	eb62 0206 	sbc.w	r2, r2, r6
 800738e:	f04f 0300 	mov.w	r3, #0
 8007392:	f04f 0400 	mov.w	r4, #0
 8007396:	0194      	lsls	r4, r2, #6
 8007398:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800739c:	018b      	lsls	r3, r1, #6
 800739e:	1a5b      	subs	r3, r3, r1
 80073a0:	eb64 0402 	sbc.w	r4, r4, r2
 80073a4:	f04f 0100 	mov.w	r1, #0
 80073a8:	f04f 0200 	mov.w	r2, #0
 80073ac:	00e2      	lsls	r2, r4, #3
 80073ae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80073b2:	00d9      	lsls	r1, r3, #3
 80073b4:	460b      	mov	r3, r1
 80073b6:	4614      	mov	r4, r2
 80073b8:	195b      	adds	r3, r3, r5
 80073ba:	eb44 0406 	adc.w	r4, r4, r6
 80073be:	f04f 0100 	mov.w	r1, #0
 80073c2:	f04f 0200 	mov.w	r2, #0
 80073c6:	0262      	lsls	r2, r4, #9
 80073c8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80073cc:	0259      	lsls	r1, r3, #9
 80073ce:	460b      	mov	r3, r1
 80073d0:	4614      	mov	r4, r2
 80073d2:	4618      	mov	r0, r3
 80073d4:	4621      	mov	r1, r4
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f04f 0400 	mov.w	r4, #0
 80073dc:	461a      	mov	r2, r3
 80073de:	4623      	mov	r3, r4
 80073e0:	f7f9 fc72 	bl	8000cc8 <__aeabi_uldivmod>
 80073e4:	4603      	mov	r3, r0
 80073e6:	460c      	mov	r4, r1
 80073e8:	617b      	str	r3, [r7, #20]
 80073ea:	e049      	b.n	8007480 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073ec:	4b2e      	ldr	r3, [pc, #184]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	099b      	lsrs	r3, r3, #6
 80073f2:	f04f 0400 	mov.w	r4, #0
 80073f6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80073fa:	f04f 0200 	mov.w	r2, #0
 80073fe:	ea03 0501 	and.w	r5, r3, r1
 8007402:	ea04 0602 	and.w	r6, r4, r2
 8007406:	4629      	mov	r1, r5
 8007408:	4632      	mov	r2, r6
 800740a:	f04f 0300 	mov.w	r3, #0
 800740e:	f04f 0400 	mov.w	r4, #0
 8007412:	0154      	lsls	r4, r2, #5
 8007414:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007418:	014b      	lsls	r3, r1, #5
 800741a:	4619      	mov	r1, r3
 800741c:	4622      	mov	r2, r4
 800741e:	1b49      	subs	r1, r1, r5
 8007420:	eb62 0206 	sbc.w	r2, r2, r6
 8007424:	f04f 0300 	mov.w	r3, #0
 8007428:	f04f 0400 	mov.w	r4, #0
 800742c:	0194      	lsls	r4, r2, #6
 800742e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007432:	018b      	lsls	r3, r1, #6
 8007434:	1a5b      	subs	r3, r3, r1
 8007436:	eb64 0402 	sbc.w	r4, r4, r2
 800743a:	f04f 0100 	mov.w	r1, #0
 800743e:	f04f 0200 	mov.w	r2, #0
 8007442:	00e2      	lsls	r2, r4, #3
 8007444:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007448:	00d9      	lsls	r1, r3, #3
 800744a:	460b      	mov	r3, r1
 800744c:	4614      	mov	r4, r2
 800744e:	195b      	adds	r3, r3, r5
 8007450:	eb44 0406 	adc.w	r4, r4, r6
 8007454:	f04f 0100 	mov.w	r1, #0
 8007458:	f04f 0200 	mov.w	r2, #0
 800745c:	02a2      	lsls	r2, r4, #10
 800745e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007462:	0299      	lsls	r1, r3, #10
 8007464:	460b      	mov	r3, r1
 8007466:	4614      	mov	r4, r2
 8007468:	4618      	mov	r0, r3
 800746a:	4621      	mov	r1, r4
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f04f 0400 	mov.w	r4, #0
 8007472:	461a      	mov	r2, r3
 8007474:	4623      	mov	r3, r4
 8007476:	f7f9 fc27 	bl	8000cc8 <__aeabi_uldivmod>
 800747a:	4603      	mov	r3, r0
 800747c:	460c      	mov	r4, r1
 800747e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007480:	4b09      	ldr	r3, [pc, #36]	; (80074a8 <HAL_RCC_GetSysClockFreq+0x334>)
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	0f1b      	lsrs	r3, r3, #28
 8007486:	f003 0307 	and.w	r3, r3, #7
 800748a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	fbb2 f3f3 	udiv	r3, r2, r3
 8007494:	613b      	str	r3, [r7, #16]
      break;
 8007496:	e002      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007498:	4b04      	ldr	r3, [pc, #16]	; (80074ac <HAL_RCC_GetSysClockFreq+0x338>)
 800749a:	613b      	str	r3, [r7, #16]
      break;
 800749c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800749e:	693b      	ldr	r3, [r7, #16]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	371c      	adds	r7, #28
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074a8:	40023800 	.word	0x40023800
 80074ac:	00f42400 	.word	0x00f42400
 80074b0:	007a1200 	.word	0x007a1200

080074b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b086      	sub	sp, #24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	f000 8083 	beq.w	80075d4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80074ce:	4b95      	ldr	r3, [pc, #596]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	f003 030c 	and.w	r3, r3, #12
 80074d6:	2b04      	cmp	r3, #4
 80074d8:	d019      	beq.n	800750e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80074da:	4b92      	ldr	r3, [pc, #584]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80074e2:	2b08      	cmp	r3, #8
 80074e4:	d106      	bne.n	80074f4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80074e6:	4b8f      	ldr	r3, [pc, #572]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074f2:	d00c      	beq.n	800750e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074f4:	4b8b      	ldr	r3, [pc, #556]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80074fc:	2b0c      	cmp	r3, #12
 80074fe:	d112      	bne.n	8007526 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007500:	4b88      	ldr	r3, [pc, #544]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007508:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800750c:	d10b      	bne.n	8007526 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800750e:	4b85      	ldr	r3, [pc, #532]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d05b      	beq.n	80075d2 <HAL_RCC_OscConfig+0x11e>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d157      	bne.n	80075d2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e216      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800752e:	d106      	bne.n	800753e <HAL_RCC_OscConfig+0x8a>
 8007530:	4b7c      	ldr	r3, [pc, #496]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a7b      	ldr	r2, [pc, #492]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007536:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800753a:	6013      	str	r3, [r2, #0]
 800753c:	e01d      	b.n	800757a <HAL_RCC_OscConfig+0xc6>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007546:	d10c      	bne.n	8007562 <HAL_RCC_OscConfig+0xae>
 8007548:	4b76      	ldr	r3, [pc, #472]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a75      	ldr	r2, [pc, #468]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 800754e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	4b73      	ldr	r3, [pc, #460]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a72      	ldr	r2, [pc, #456]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 800755a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	e00b      	b.n	800757a <HAL_RCC_OscConfig+0xc6>
 8007562:	4b70      	ldr	r3, [pc, #448]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a6f      	ldr	r2, [pc, #444]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800756c:	6013      	str	r3, [r2, #0]
 800756e:	4b6d      	ldr	r3, [pc, #436]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a6c      	ldr	r2, [pc, #432]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007574:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007578:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d013      	beq.n	80075aa <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007582:	f7fe f809 	bl	8005598 <HAL_GetTick>
 8007586:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007588:	e008      	b.n	800759c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800758a:	f7fe f805 	bl	8005598 <HAL_GetTick>
 800758e:	4602      	mov	r2, r0
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	1ad3      	subs	r3, r2, r3
 8007594:	2b64      	cmp	r3, #100	; 0x64
 8007596:	d901      	bls.n	800759c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007598:	2303      	movs	r3, #3
 800759a:	e1db      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800759c:	4b61      	ldr	r3, [pc, #388]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d0f0      	beq.n	800758a <HAL_RCC_OscConfig+0xd6>
 80075a8:	e014      	b.n	80075d4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075aa:	f7fd fff5 	bl	8005598 <HAL_GetTick>
 80075ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075b0:	e008      	b.n	80075c4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075b2:	f7fd fff1 	bl	8005598 <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	2b64      	cmp	r3, #100	; 0x64
 80075be:	d901      	bls.n	80075c4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e1c7      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075c4:	4b57      	ldr	r3, [pc, #348]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1f0      	bne.n	80075b2 <HAL_RCC_OscConfig+0xfe>
 80075d0:	e000      	b.n	80075d4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0302 	and.w	r3, r3, #2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d06f      	beq.n	80076c0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80075e0:	4b50      	ldr	r3, [pc, #320]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f003 030c 	and.w	r3, r3, #12
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d017      	beq.n	800761c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80075ec:	4b4d      	ldr	r3, [pc, #308]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d105      	bne.n	8007604 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80075f8:	4b4a      	ldr	r3, [pc, #296]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d00b      	beq.n	800761c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007604:	4b47      	ldr	r3, [pc, #284]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800760c:	2b0c      	cmp	r3, #12
 800760e:	d11c      	bne.n	800764a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007610:	4b44      	ldr	r3, [pc, #272]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007618:	2b00      	cmp	r3, #0
 800761a:	d116      	bne.n	800764a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800761c:	4b41      	ldr	r3, [pc, #260]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f003 0302 	and.w	r3, r3, #2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d005      	beq.n	8007634 <HAL_RCC_OscConfig+0x180>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d001      	beq.n	8007634 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e18f      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007634:	4b3b      	ldr	r3, [pc, #236]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	4938      	ldr	r1, [pc, #224]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007644:	4313      	orrs	r3, r2
 8007646:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007648:	e03a      	b.n	80076c0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d020      	beq.n	8007694 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007652:	4b35      	ldr	r3, [pc, #212]	; (8007728 <HAL_RCC_OscConfig+0x274>)
 8007654:	2201      	movs	r2, #1
 8007656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007658:	f7fd ff9e 	bl	8005598 <HAL_GetTick>
 800765c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800765e:	e008      	b.n	8007672 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007660:	f7fd ff9a 	bl	8005598 <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b02      	cmp	r3, #2
 800766c:	d901      	bls.n	8007672 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e170      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007672:	4b2c      	ldr	r3, [pc, #176]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f0      	beq.n	8007660 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800767e:	4b29      	ldr	r3, [pc, #164]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	691b      	ldr	r3, [r3, #16]
 800768a:	00db      	lsls	r3, r3, #3
 800768c:	4925      	ldr	r1, [pc, #148]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 800768e:	4313      	orrs	r3, r2
 8007690:	600b      	str	r3, [r1, #0]
 8007692:	e015      	b.n	80076c0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007694:	4b24      	ldr	r3, [pc, #144]	; (8007728 <HAL_RCC_OscConfig+0x274>)
 8007696:	2200      	movs	r2, #0
 8007698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800769a:	f7fd ff7d 	bl	8005598 <HAL_GetTick>
 800769e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076a0:	e008      	b.n	80076b4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076a2:	f7fd ff79 	bl	8005598 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d901      	bls.n	80076b4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e14f      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076b4:	4b1b      	ldr	r3, [pc, #108]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0302 	and.w	r3, r3, #2
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1f0      	bne.n	80076a2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0308 	and.w	r3, r3, #8
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d037      	beq.n	800773c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d016      	beq.n	8007702 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076d4:	4b15      	ldr	r3, [pc, #84]	; (800772c <HAL_RCC_OscConfig+0x278>)
 80076d6:	2201      	movs	r2, #1
 80076d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076da:	f7fd ff5d 	bl	8005598 <HAL_GetTick>
 80076de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076e0:	e008      	b.n	80076f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076e2:	f7fd ff59 	bl	8005598 <HAL_GetTick>
 80076e6:	4602      	mov	r2, r0
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	1ad3      	subs	r3, r2, r3
 80076ec:	2b02      	cmp	r3, #2
 80076ee:	d901      	bls.n	80076f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076f0:	2303      	movs	r3, #3
 80076f2:	e12f      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076f4:	4b0b      	ldr	r3, [pc, #44]	; (8007724 <HAL_RCC_OscConfig+0x270>)
 80076f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076f8:	f003 0302 	and.w	r3, r3, #2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d0f0      	beq.n	80076e2 <HAL_RCC_OscConfig+0x22e>
 8007700:	e01c      	b.n	800773c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007702:	4b0a      	ldr	r3, [pc, #40]	; (800772c <HAL_RCC_OscConfig+0x278>)
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007708:	f7fd ff46 	bl	8005598 <HAL_GetTick>
 800770c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800770e:	e00f      	b.n	8007730 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007710:	f7fd ff42 	bl	8005598 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b02      	cmp	r3, #2
 800771c:	d908      	bls.n	8007730 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e118      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
 8007722:	bf00      	nop
 8007724:	40023800 	.word	0x40023800
 8007728:	42470000 	.word	0x42470000
 800772c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007730:	4b8a      	ldr	r3, [pc, #552]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1e9      	bne.n	8007710 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f003 0304 	and.w	r3, r3, #4
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 8097 	beq.w	8007878 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800774a:	2300      	movs	r3, #0
 800774c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800774e:	4b83      	ldr	r3, [pc, #524]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10f      	bne.n	800777a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800775a:	2300      	movs	r3, #0
 800775c:	60fb      	str	r3, [r7, #12]
 800775e:	4b7f      	ldr	r3, [pc, #508]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007762:	4a7e      	ldr	r2, [pc, #504]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007768:	6413      	str	r3, [r2, #64]	; 0x40
 800776a:	4b7c      	ldr	r3, [pc, #496]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 800776c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007772:	60fb      	str	r3, [r7, #12]
 8007774:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007776:	2301      	movs	r3, #1
 8007778:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800777a:	4b79      	ldr	r3, [pc, #484]	; (8007960 <HAL_RCC_OscConfig+0x4ac>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007782:	2b00      	cmp	r3, #0
 8007784:	d118      	bne.n	80077b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007786:	4b76      	ldr	r3, [pc, #472]	; (8007960 <HAL_RCC_OscConfig+0x4ac>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a75      	ldr	r2, [pc, #468]	; (8007960 <HAL_RCC_OscConfig+0x4ac>)
 800778c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007792:	f7fd ff01 	bl	8005598 <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007798:	e008      	b.n	80077ac <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800779a:	f7fd fefd 	bl	8005598 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d901      	bls.n	80077ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e0d3      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077ac:	4b6c      	ldr	r3, [pc, #432]	; (8007960 <HAL_RCC_OscConfig+0x4ac>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0f0      	beq.n	800779a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d106      	bne.n	80077ce <HAL_RCC_OscConfig+0x31a>
 80077c0:	4b66      	ldr	r3, [pc, #408]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c4:	4a65      	ldr	r2, [pc, #404]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077c6:	f043 0301 	orr.w	r3, r3, #1
 80077ca:	6713      	str	r3, [r2, #112]	; 0x70
 80077cc:	e01c      	b.n	8007808 <HAL_RCC_OscConfig+0x354>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	2b05      	cmp	r3, #5
 80077d4:	d10c      	bne.n	80077f0 <HAL_RCC_OscConfig+0x33c>
 80077d6:	4b61      	ldr	r3, [pc, #388]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077da:	4a60      	ldr	r2, [pc, #384]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077dc:	f043 0304 	orr.w	r3, r3, #4
 80077e0:	6713      	str	r3, [r2, #112]	; 0x70
 80077e2:	4b5e      	ldr	r3, [pc, #376]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077e6:	4a5d      	ldr	r2, [pc, #372]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077e8:	f043 0301 	orr.w	r3, r3, #1
 80077ec:	6713      	str	r3, [r2, #112]	; 0x70
 80077ee:	e00b      	b.n	8007808 <HAL_RCC_OscConfig+0x354>
 80077f0:	4b5a      	ldr	r3, [pc, #360]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f4:	4a59      	ldr	r2, [pc, #356]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077f6:	f023 0301 	bic.w	r3, r3, #1
 80077fa:	6713      	str	r3, [r2, #112]	; 0x70
 80077fc:	4b57      	ldr	r3, [pc, #348]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80077fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007800:	4a56      	ldr	r2, [pc, #344]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007802:	f023 0304 	bic.w	r3, r3, #4
 8007806:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d015      	beq.n	800783c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007810:	f7fd fec2 	bl	8005598 <HAL_GetTick>
 8007814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007816:	e00a      	b.n	800782e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007818:	f7fd febe 	bl	8005598 <HAL_GetTick>
 800781c:	4602      	mov	r2, r0
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	f241 3288 	movw	r2, #5000	; 0x1388
 8007826:	4293      	cmp	r3, r2
 8007828:	d901      	bls.n	800782e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e092      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800782e:	4b4b      	ldr	r3, [pc, #300]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007832:	f003 0302 	and.w	r3, r3, #2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d0ee      	beq.n	8007818 <HAL_RCC_OscConfig+0x364>
 800783a:	e014      	b.n	8007866 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800783c:	f7fd feac 	bl	8005598 <HAL_GetTick>
 8007840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007842:	e00a      	b.n	800785a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007844:	f7fd fea8 	bl	8005598 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007852:	4293      	cmp	r3, r2
 8007854:	d901      	bls.n	800785a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e07c      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800785a:	4b40      	ldr	r3, [pc, #256]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 800785c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b00      	cmp	r3, #0
 8007864:	d1ee      	bne.n	8007844 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007866:	7dfb      	ldrb	r3, [r7, #23]
 8007868:	2b01      	cmp	r3, #1
 800786a:	d105      	bne.n	8007878 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800786c:	4b3b      	ldr	r3, [pc, #236]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 800786e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007870:	4a3a      	ldr	r2, [pc, #232]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007876:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d068      	beq.n	8007952 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007880:	4b36      	ldr	r3, [pc, #216]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	f003 030c 	and.w	r3, r3, #12
 8007888:	2b08      	cmp	r3, #8
 800788a:	d060      	beq.n	800794e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	2b02      	cmp	r3, #2
 8007892:	d145      	bne.n	8007920 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007894:	4b33      	ldr	r3, [pc, #204]	; (8007964 <HAL_RCC_OscConfig+0x4b0>)
 8007896:	2200      	movs	r2, #0
 8007898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800789a:	f7fd fe7d 	bl	8005598 <HAL_GetTick>
 800789e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078a0:	e008      	b.n	80078b4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078a2:	f7fd fe79 	bl	8005598 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d901      	bls.n	80078b4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	e04f      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078b4:	4b29      	ldr	r3, [pc, #164]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1f0      	bne.n	80078a2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	69da      	ldr	r2, [r3, #28]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a1b      	ldr	r3, [r3, #32]
 80078c8:	431a      	orrs	r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ce:	019b      	lsls	r3, r3, #6
 80078d0:	431a      	orrs	r2, r3
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d6:	085b      	lsrs	r3, r3, #1
 80078d8:	3b01      	subs	r3, #1
 80078da:	041b      	lsls	r3, r3, #16
 80078dc:	431a      	orrs	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e2:	061b      	lsls	r3, r3, #24
 80078e4:	431a      	orrs	r2, r3
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ea:	071b      	lsls	r3, r3, #28
 80078ec:	491b      	ldr	r1, [pc, #108]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 80078ee:	4313      	orrs	r3, r2
 80078f0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078f2:	4b1c      	ldr	r3, [pc, #112]	; (8007964 <HAL_RCC_OscConfig+0x4b0>)
 80078f4:	2201      	movs	r2, #1
 80078f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078f8:	f7fd fe4e 	bl	8005598 <HAL_GetTick>
 80078fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078fe:	e008      	b.n	8007912 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007900:	f7fd fe4a 	bl	8005598 <HAL_GetTick>
 8007904:	4602      	mov	r2, r0
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	2b02      	cmp	r3, #2
 800790c:	d901      	bls.n	8007912 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e020      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007912:	4b12      	ldr	r3, [pc, #72]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d0f0      	beq.n	8007900 <HAL_RCC_OscConfig+0x44c>
 800791e:	e018      	b.n	8007952 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007920:	4b10      	ldr	r3, [pc, #64]	; (8007964 <HAL_RCC_OscConfig+0x4b0>)
 8007922:	2200      	movs	r2, #0
 8007924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007926:	f7fd fe37 	bl	8005598 <HAL_GetTick>
 800792a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800792c:	e008      	b.n	8007940 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800792e:	f7fd fe33 	bl	8005598 <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	2b02      	cmp	r3, #2
 800793a:	d901      	bls.n	8007940 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800793c:	2303      	movs	r3, #3
 800793e:	e009      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007940:	4b06      	ldr	r3, [pc, #24]	; (800795c <HAL_RCC_OscConfig+0x4a8>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d1f0      	bne.n	800792e <HAL_RCC_OscConfig+0x47a>
 800794c:	e001      	b.n	8007952 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3718      	adds	r7, #24
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	40023800 	.word	0x40023800
 8007960:	40007000 	.word	0x40007000
 8007964:	42470060 	.word	0x42470060

08007968 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e056      	b.n	8007a28 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007986:	b2db      	uxtb	r3, r3
 8007988:	2b00      	cmp	r3, #0
 800798a:	d106      	bne.n	800799a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7fd f8c7 	bl	8004b28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2202      	movs	r2, #2
 800799e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079b0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685a      	ldr	r2, [r3, #4]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	431a      	orrs	r2, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	431a      	orrs	r2, r3
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	431a      	orrs	r2, r3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	695b      	ldr	r3, [r3, #20]
 80079cc:	431a      	orrs	r2, r3
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079d6:	431a      	orrs	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	69db      	ldr	r3, [r3, #28]
 80079dc:	431a      	orrs	r2, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
 80079e2:	ea42 0103 	orr.w	r1, r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	430a      	orrs	r2, r1
 80079f0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	0c1b      	lsrs	r3, r3, #16
 80079f8:	f003 0104 	and.w	r1, r3, #4
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	430a      	orrs	r2, r1
 8007a06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69da      	ldr	r2, [r3, #28]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2201      	movs	r2, #1
 8007a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3708      	adds	r7, #8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b08c      	sub	sp, #48	; 0x30
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d101      	bne.n	8007a56 <HAL_SPI_TransmitReceive+0x26>
 8007a52:	2302      	movs	r3, #2
 8007a54:	e18a      	b.n	8007d6c <HAL_SPI_TransmitReceive+0x33c>
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a5e:	f7fd fd9b 	bl	8005598 <HAL_GetTick>
 8007a62:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007a74:	887b      	ldrh	r3, [r7, #2]
 8007a76:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d00f      	beq.n	8007aa0 <HAL_SPI_TransmitReceive+0x70>
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a86:	d107      	bne.n	8007a98 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d103      	bne.n	8007a98 <HAL_SPI_TransmitReceive+0x68>
 8007a90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	d003      	beq.n	8007aa0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007a98:	2302      	movs	r3, #2
 8007a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a9e:	e15b      	b.n	8007d58 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d005      	beq.n	8007ab2 <HAL_SPI_TransmitReceive+0x82>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <HAL_SPI_TransmitReceive+0x82>
 8007aac:	887b      	ldrh	r3, [r7, #2]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d103      	bne.n	8007aba <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007ab8:	e14e      	b.n	8007d58 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b04      	cmp	r3, #4
 8007ac4:	d003      	beq.n	8007ace <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2205      	movs	r2, #5
 8007aca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	887a      	ldrh	r2, [r7, #2]
 8007ade:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	887a      	ldrh	r2, [r7, #2]
 8007ae4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	887a      	ldrh	r2, [r7, #2]
 8007af0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	887a      	ldrh	r2, [r7, #2]
 8007af6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b0e:	2b40      	cmp	r3, #64	; 0x40
 8007b10:	d007      	beq.n	8007b22 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b2a:	d178      	bne.n	8007c1e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <HAL_SPI_TransmitReceive+0x10a>
 8007b34:	8b7b      	ldrh	r3, [r7, #26]
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d166      	bne.n	8007c08 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b3e:	881a      	ldrh	r2, [r3, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b4a:	1c9a      	adds	r2, r3, #2
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	3b01      	subs	r3, #1
 8007b58:	b29a      	uxth	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b5e:	e053      	b.n	8007c08 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f003 0302 	and.w	r3, r3, #2
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d11b      	bne.n	8007ba6 <HAL_SPI_TransmitReceive+0x176>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d016      	beq.n	8007ba6 <HAL_SPI_TransmitReceive+0x176>
 8007b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d113      	bne.n	8007ba6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b82:	881a      	ldrh	r2, [r3, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8e:	1c9a      	adds	r2, r3, #2
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	b29a      	uxth	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	f003 0301 	and.w	r3, r3, #1
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d119      	bne.n	8007be8 <HAL_SPI_TransmitReceive+0x1b8>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d014      	beq.n	8007be8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68da      	ldr	r2, [r3, #12]
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc8:	b292      	uxth	r2, r2
 8007bca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd0:	1c9a      	adds	r2, r3, #2
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007be4:	2301      	movs	r3, #1
 8007be6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007be8:	f7fd fcd6 	bl	8005598 <HAL_GetTick>
 8007bec:	4602      	mov	r2, r0
 8007bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d807      	bhi.n	8007c08 <HAL_SPI_TransmitReceive+0x1d8>
 8007bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bfe:	d003      	beq.n	8007c08 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c06:	e0a7      	b.n	8007d58 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1a6      	bne.n	8007b60 <HAL_SPI_TransmitReceive+0x130>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1a1      	bne.n	8007b60 <HAL_SPI_TransmitReceive+0x130>
 8007c1c:	e07c      	b.n	8007d18 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d002      	beq.n	8007c2c <HAL_SPI_TransmitReceive+0x1fc>
 8007c26:	8b7b      	ldrh	r3, [r7, #26]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d16b      	bne.n	8007d04 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	330c      	adds	r3, #12
 8007c36:	7812      	ldrb	r2, [r2, #0]
 8007c38:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3e:	1c5a      	adds	r2, r3, #1
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	b29a      	uxth	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c52:	e057      	b.n	8007d04 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f003 0302 	and.w	r3, r3, #2
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d11c      	bne.n	8007c9c <HAL_SPI_TransmitReceive+0x26c>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d017      	beq.n	8007c9c <HAL_SPI_TransmitReceive+0x26c>
 8007c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d114      	bne.n	8007c9c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	330c      	adds	r3, #12
 8007c7c:	7812      	ldrb	r2, [r2, #0]
 8007c7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c84:	1c5a      	adds	r2, r3, #1
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	3b01      	subs	r3, #1
 8007c92:	b29a      	uxth	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	f003 0301 	and.w	r3, r3, #1
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d119      	bne.n	8007cde <HAL_SPI_TransmitReceive+0x2ae>
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d014      	beq.n	8007cde <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbe:	b2d2      	uxtb	r2, r2
 8007cc0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc6:	1c5a      	adds	r2, r3, #1
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	3b01      	subs	r3, #1
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007cde:	f7fd fc5b 	bl	8005598 <HAL_GetTick>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d803      	bhi.n	8007cf6 <HAL_SPI_TransmitReceive+0x2c6>
 8007cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf4:	d102      	bne.n	8007cfc <HAL_SPI_TransmitReceive+0x2cc>
 8007cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007d02:	e029      	b.n	8007d58 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d1a2      	bne.n	8007c54 <HAL_SPI_TransmitReceive+0x224>
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d19d      	bne.n	8007c54 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 f893 	bl	8007e48 <SPI_EndRxTxTransaction>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d006      	beq.n	8007d36 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2220      	movs	r2, #32
 8007d32:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007d34:	e010      	b.n	8007d58 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10b      	bne.n	8007d56 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d3e:	2300      	movs	r3, #0
 8007d40:	617b      	str	r3, [r7, #20]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	617b      	str	r3, [r7, #20]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	617b      	str	r3, [r7, #20]
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	e000      	b.n	8007d58 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007d56:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007d68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3730      	adds	r7, #48	; 0x30
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	603b      	str	r3, [r7, #0]
 8007d80:	4613      	mov	r3, r2
 8007d82:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d84:	e04c      	b.n	8007e20 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d8c:	d048      	beq.n	8007e20 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007d8e:	f7fd fc03 	bl	8005598 <HAL_GetTick>
 8007d92:	4602      	mov	r2, r0
 8007d94:	69bb      	ldr	r3, [r7, #24]
 8007d96:	1ad3      	subs	r3, r2, r3
 8007d98:	683a      	ldr	r2, [r7, #0]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d902      	bls.n	8007da4 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d13d      	bne.n	8007e20 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	685a      	ldr	r2, [r3, #4]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007db2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dbc:	d111      	bne.n	8007de2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dc6:	d004      	beq.n	8007dd2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dd0:	d107      	bne.n	8007de2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007de0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dea:	d10f      	bne.n	8007e0c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dfa:	601a      	str	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e0a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e00f      	b.n	8007e40 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	689a      	ldr	r2, [r3, #8]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	4013      	ands	r3, r2
 8007e2a:	68ba      	ldr	r2, [r7, #8]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	bf0c      	ite	eq
 8007e30:	2301      	moveq	r3, #1
 8007e32:	2300      	movne	r3, #0
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	461a      	mov	r2, r3
 8007e38:	79fb      	ldrb	r3, [r7, #7]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d1a3      	bne.n	8007d86 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b088      	sub	sp, #32
 8007e4c:	af02      	add	r7, sp, #8
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e54:	4b1b      	ldr	r3, [pc, #108]	; (8007ec4 <SPI_EndRxTxTransaction+0x7c>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a1b      	ldr	r2, [pc, #108]	; (8007ec8 <SPI_EndRxTxTransaction+0x80>)
 8007e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e5e:	0d5b      	lsrs	r3, r3, #21
 8007e60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e64:	fb02 f303 	mul.w	r3, r2, r3
 8007e68:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e72:	d112      	bne.n	8007e9a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	2180      	movs	r1, #128	; 0x80
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f7ff ff78 	bl	8007d74 <SPI_WaitFlagStateUntilTimeout>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d016      	beq.n	8007eb8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e8e:	f043 0220 	orr.w	r2, r3, #32
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	e00f      	b.n	8007eba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00a      	beq.n	8007eb6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eb0:	2b80      	cmp	r3, #128	; 0x80
 8007eb2:	d0f2      	beq.n	8007e9a <SPI_EndRxTxTransaction+0x52>
 8007eb4:	e000      	b.n	8007eb8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007eb6:	bf00      	nop
  }

  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20000040 	.word	0x20000040
 8007ec8:	165e9f81 	.word	0x165e9f81

08007ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d101      	bne.n	8007ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e01d      	b.n	8007f1a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d106      	bne.n	8007ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f7fd f9c0 	bl	8005278 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2202      	movs	r2, #2
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	3304      	adds	r3, #4
 8007f08:	4619      	mov	r1, r3
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	f000 fb58 	bl	80085c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f18:	2300      	movs	r3, #0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f22:	b480      	push	{r7}
 8007f24:	b085      	sub	sp, #20
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68da      	ldr	r2, [r3, #12]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f042 0201 	orr.w	r2, r2, #1
 8007f38:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 0307 	and.w	r3, r3, #7
 8007f44:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2b06      	cmp	r3, #6
 8007f4a:	d007      	beq.n	8007f5c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f042 0201 	orr.w	r2, r2, #1
 8007f5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3714      	adds	r7, #20
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b082      	sub	sp, #8
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d101      	bne.n	8007f7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e01d      	b.n	8007fb8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d106      	bne.n	8007f96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 f815 	bl	8007fc0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2202      	movs	r2, #2
 8007f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	3304      	adds	r3, #4
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	4610      	mov	r0, r2
 8007faa:	f000 fb09 	bl	80085c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	6839      	ldr	r1, [r7, #0]
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f000 fdd4 	bl	8008b94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a15      	ldr	r2, [pc, #84]	; (8008048 <HAL_TIM_PWM_Start+0x74>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d004      	beq.n	8008000 <HAL_TIM_PWM_Start+0x2c>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a14      	ldr	r2, [pc, #80]	; (800804c <HAL_TIM_PWM_Start+0x78>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d101      	bne.n	8008004 <HAL_TIM_PWM_Start+0x30>
 8008000:	2301      	movs	r3, #1
 8008002:	e000      	b.n	8008006 <HAL_TIM_PWM_Start+0x32>
 8008004:	2300      	movs	r3, #0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d007      	beq.n	800801a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008018:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	f003 0307 	and.w	r3, r3, #7
 8008024:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2b06      	cmp	r3, #6
 800802a:	d007      	beq.n	800803c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f042 0201 	orr.w	r2, r2, #1
 800803a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3710      	adds	r7, #16
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
 8008046:	bf00      	nop
 8008048:	40010000 	.word	0x40010000
 800804c:	40010400 	.word	0x40010400

08008050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b02      	cmp	r3, #2
 8008064:	d122      	bne.n	80080ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b02      	cmp	r3, #2
 8008072:	d11b      	bne.n	80080ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f06f 0202 	mvn.w	r2, #2
 800807c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	f003 0303 	and.w	r3, r3, #3
 800808e:	2b00      	cmp	r3, #0
 8008090:	d003      	beq.n	800809a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 fa75 	bl	8008582 <HAL_TIM_IC_CaptureCallback>
 8008098:	e005      	b.n	80080a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 fa67 	bl	800856e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 fa78 	bl	8008596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	f003 0304 	and.w	r3, r3, #4
 80080b6:	2b04      	cmp	r3, #4
 80080b8:	d122      	bne.n	8008100 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b04      	cmp	r3, #4
 80080c6:	d11b      	bne.n	8008100 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f06f 0204 	mvn.w	r2, #4
 80080d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2202      	movs	r2, #2
 80080d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fa4b 	bl	8008582 <HAL_TIM_IC_CaptureCallback>
 80080ec:	e005      	b.n	80080fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fa3d 	bl	800856e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fa4e 	bl	8008596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	f003 0308 	and.w	r3, r3, #8
 800810a:	2b08      	cmp	r3, #8
 800810c:	d122      	bne.n	8008154 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	f003 0308 	and.w	r3, r3, #8
 8008118:	2b08      	cmp	r3, #8
 800811a:	d11b      	bne.n	8008154 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f06f 0208 	mvn.w	r2, #8
 8008124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2204      	movs	r2, #4
 800812a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	69db      	ldr	r3, [r3, #28]
 8008132:	f003 0303 	and.w	r3, r3, #3
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fa21 	bl	8008582 <HAL_TIM_IC_CaptureCallback>
 8008140:	e005      	b.n	800814e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fa13 	bl	800856e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 fa24 	bl	8008596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	f003 0310 	and.w	r3, r3, #16
 800815e:	2b10      	cmp	r3, #16
 8008160:	d122      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	f003 0310 	and.w	r3, r3, #16
 800816c:	2b10      	cmp	r3, #16
 800816e:	d11b      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f06f 0210 	mvn.w	r2, #16
 8008178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2208      	movs	r2, #8
 800817e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	69db      	ldr	r3, [r3, #28]
 8008186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f9f7 	bl	8008582 <HAL_TIM_IC_CaptureCallback>
 8008194:	e005      	b.n	80081a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f9e9 	bl	800856e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f000 f9fa 	bl	8008596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	f003 0301 	and.w	r3, r3, #1
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d10e      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f003 0301 	and.w	r3, r3, #1
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d107      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f06f 0201 	mvn.w	r2, #1
 80081cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 f9c3 	bl	800855a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081de:	2b80      	cmp	r3, #128	; 0x80
 80081e0:	d10e      	bne.n	8008200 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ec:	2b80      	cmp	r3, #128	; 0x80
 80081ee:	d107      	bne.n	8008200 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80081f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fdc8 	bl	8008d90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800820a:	2b40      	cmp	r3, #64	; 0x40
 800820c:	d10e      	bne.n	800822c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008218:	2b40      	cmp	r3, #64	; 0x40
 800821a:	d107      	bne.n	800822c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f9bf 	bl	80085aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	f003 0320 	and.w	r3, r3, #32
 8008236:	2b20      	cmp	r3, #32
 8008238:	d10e      	bne.n	8008258 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	f003 0320 	and.w	r3, r3, #32
 8008244:	2b20      	cmp	r3, #32
 8008246:	d107      	bne.n	8008258 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f06f 0220 	mvn.w	r2, #32
 8008250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fd92 	bl	8008d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008258:	bf00      	nop
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008272:	2b01      	cmp	r3, #1
 8008274:	d101      	bne.n	800827a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008276:	2302      	movs	r3, #2
 8008278:	e0b4      	b.n	80083e4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2202      	movs	r2, #2
 8008286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b0c      	cmp	r3, #12
 800828e:	f200 809f 	bhi.w	80083d0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008292:	a201      	add	r2, pc, #4	; (adr r2, 8008298 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008298:	080082cd 	.word	0x080082cd
 800829c:	080083d1 	.word	0x080083d1
 80082a0:	080083d1 	.word	0x080083d1
 80082a4:	080083d1 	.word	0x080083d1
 80082a8:	0800830d 	.word	0x0800830d
 80082ac:	080083d1 	.word	0x080083d1
 80082b0:	080083d1 	.word	0x080083d1
 80082b4:	080083d1 	.word	0x080083d1
 80082b8:	0800834f 	.word	0x0800834f
 80082bc:	080083d1 	.word	0x080083d1
 80082c0:	080083d1 	.word	0x080083d1
 80082c4:	080083d1 	.word	0x080083d1
 80082c8:	0800838f 	.word	0x0800838f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68b9      	ldr	r1, [r7, #8]
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 fa14 	bl	8008700 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	699a      	ldr	r2, [r3, #24]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f042 0208 	orr.w	r2, r2, #8
 80082e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	699a      	ldr	r2, [r3, #24]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f022 0204 	bic.w	r2, r2, #4
 80082f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	6999      	ldr	r1, [r3, #24]
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	691a      	ldr	r2, [r3, #16]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	430a      	orrs	r2, r1
 8008308:	619a      	str	r2, [r3, #24]
      break;
 800830a:	e062      	b.n	80083d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	68b9      	ldr	r1, [r7, #8]
 8008312:	4618      	mov	r0, r3
 8008314:	f000 fa64 	bl	80087e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	699a      	ldr	r2, [r3, #24]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	699a      	ldr	r2, [r3, #24]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	6999      	ldr	r1, [r3, #24]
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	021a      	lsls	r2, r3, #8
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	430a      	orrs	r2, r1
 800834a:	619a      	str	r2, [r3, #24]
      break;
 800834c:	e041      	b.n	80083d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68b9      	ldr	r1, [r7, #8]
 8008354:	4618      	mov	r0, r3
 8008356:	f000 fab9 	bl	80088cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69da      	ldr	r2, [r3, #28]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f042 0208 	orr.w	r2, r2, #8
 8008368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69da      	ldr	r2, [r3, #28]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f022 0204 	bic.w	r2, r2, #4
 8008378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	69d9      	ldr	r1, [r3, #28]
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	691a      	ldr	r2, [r3, #16]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	430a      	orrs	r2, r1
 800838a:	61da      	str	r2, [r3, #28]
      break;
 800838c:	e021      	b.n	80083d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68b9      	ldr	r1, [r7, #8]
 8008394:	4618      	mov	r0, r3
 8008396:	f000 fb0d 	bl	80089b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	69da      	ldr	r2, [r3, #28]
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	69da      	ldr	r2, [r3, #28]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	69d9      	ldr	r1, [r3, #28]
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	021a      	lsls	r2, r3, #8
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	430a      	orrs	r2, r1
 80083cc:	61da      	str	r2, [r3, #28]
      break;
 80083ce:	e000      	b.n	80083d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80083d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3710      	adds	r7, #16
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d101      	bne.n	8008404 <HAL_TIM_ConfigClockSource+0x18>
 8008400:	2302      	movs	r3, #2
 8008402:	e0a6      	b.n	8008552 <HAL_TIM_ConfigClockSource+0x166>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008422:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800842a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	68fa      	ldr	r2, [r7, #12]
 8008432:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2b40      	cmp	r3, #64	; 0x40
 800843a:	d067      	beq.n	800850c <HAL_TIM_ConfigClockSource+0x120>
 800843c:	2b40      	cmp	r3, #64	; 0x40
 800843e:	d80b      	bhi.n	8008458 <HAL_TIM_ConfigClockSource+0x6c>
 8008440:	2b10      	cmp	r3, #16
 8008442:	d073      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x140>
 8008444:	2b10      	cmp	r3, #16
 8008446:	d802      	bhi.n	800844e <HAL_TIM_ConfigClockSource+0x62>
 8008448:	2b00      	cmp	r3, #0
 800844a:	d06f      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800844c:	e078      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800844e:	2b20      	cmp	r3, #32
 8008450:	d06c      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x140>
 8008452:	2b30      	cmp	r3, #48	; 0x30
 8008454:	d06a      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008456:	e073      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008458:	2b70      	cmp	r3, #112	; 0x70
 800845a:	d00d      	beq.n	8008478 <HAL_TIM_ConfigClockSource+0x8c>
 800845c:	2b70      	cmp	r3, #112	; 0x70
 800845e:	d804      	bhi.n	800846a <HAL_TIM_ConfigClockSource+0x7e>
 8008460:	2b50      	cmp	r3, #80	; 0x50
 8008462:	d033      	beq.n	80084cc <HAL_TIM_ConfigClockSource+0xe0>
 8008464:	2b60      	cmp	r3, #96	; 0x60
 8008466:	d041      	beq.n	80084ec <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008468:	e06a      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800846a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800846e:	d066      	beq.n	800853e <HAL_TIM_ConfigClockSource+0x152>
 8008470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008474:	d017      	beq.n	80084a6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008476:	e063      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6818      	ldr	r0, [r3, #0]
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	6899      	ldr	r1, [r3, #8]
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	685a      	ldr	r2, [r3, #4]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	f000 fb64 	bl	8008b54 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800849a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	609a      	str	r2, [r3, #8]
      break;
 80084a4:	e04c      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6818      	ldr	r0, [r3, #0]
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	6899      	ldr	r1, [r3, #8]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	685a      	ldr	r2, [r3, #4]
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	f000 fb4d 	bl	8008b54 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	689a      	ldr	r2, [r3, #8]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80084c8:	609a      	str	r2, [r3, #8]
      break;
 80084ca:	e039      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	6859      	ldr	r1, [r3, #4]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	461a      	mov	r2, r3
 80084da:	f000 fac1 	bl	8008a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2150      	movs	r1, #80	; 0x50
 80084e4:	4618      	mov	r0, r3
 80084e6:	f000 fb1a 	bl	8008b1e <TIM_ITRx_SetConfig>
      break;
 80084ea:	e029      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6818      	ldr	r0, [r3, #0]
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	6859      	ldr	r1, [r3, #4]
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	461a      	mov	r2, r3
 80084fa:	f000 fae0 	bl	8008abe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2160      	movs	r1, #96	; 0x60
 8008504:	4618      	mov	r0, r3
 8008506:	f000 fb0a 	bl	8008b1e <TIM_ITRx_SetConfig>
      break;
 800850a:	e019      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	6859      	ldr	r1, [r3, #4]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	461a      	mov	r2, r3
 800851a:	f000 faa1 	bl	8008a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2140      	movs	r1, #64	; 0x40
 8008524:	4618      	mov	r0, r3
 8008526:	f000 fafa 	bl	8008b1e <TIM_ITRx_SetConfig>
      break;
 800852a:	e009      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681a      	ldr	r2, [r3, #0]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4619      	mov	r1, r3
 8008536:	4610      	mov	r0, r2
 8008538:	f000 faf1 	bl	8008b1e <TIM_ITRx_SetConfig>
      break;
 800853c:	e000      	b.n	8008540 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800853e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800855a:	b480      	push	{r7}
 800855c:	b083      	sub	sp, #12
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008562:	bf00      	nop
 8008564:	370c      	adds	r7, #12
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800856e:	b480      	push	{r7}
 8008570:	b083      	sub	sp, #12
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008576:	bf00      	nop
 8008578:	370c      	adds	r7, #12
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008582:	b480      	push	{r7}
 8008584:	b083      	sub	sp, #12
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800858a:	bf00      	nop
 800858c:	370c      	adds	r7, #12
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr

08008596 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008596:	b480      	push	{r7}
 8008598:	b083      	sub	sp, #12
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800859e:	bf00      	nop
 80085a0:	370c      	adds	r7, #12
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr

080085aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085aa:	b480      	push	{r7}
 80085ac:	b083      	sub	sp, #12
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085b2:	bf00      	nop
 80085b4:	370c      	adds	r7, #12
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr
	...

080085c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	4a40      	ldr	r2, [pc, #256]	; (80086d4 <TIM_Base_SetConfig+0x114>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d013      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085de:	d00f      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a3d      	ldr	r2, [pc, #244]	; (80086d8 <TIM_Base_SetConfig+0x118>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d00b      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a3c      	ldr	r2, [pc, #240]	; (80086dc <TIM_Base_SetConfig+0x11c>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d007      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a3b      	ldr	r2, [pc, #236]	; (80086e0 <TIM_Base_SetConfig+0x120>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d003      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a3a      	ldr	r2, [pc, #232]	; (80086e4 <TIM_Base_SetConfig+0x124>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d108      	bne.n	8008612 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008606:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	4313      	orrs	r3, r2
 8008610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a2f      	ldr	r2, [pc, #188]	; (80086d4 <TIM_Base_SetConfig+0x114>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d02b      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008620:	d027      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a2c      	ldr	r2, [pc, #176]	; (80086d8 <TIM_Base_SetConfig+0x118>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d023      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a2b      	ldr	r2, [pc, #172]	; (80086dc <TIM_Base_SetConfig+0x11c>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d01f      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a2a      	ldr	r2, [pc, #168]	; (80086e0 <TIM_Base_SetConfig+0x120>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d01b      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a29      	ldr	r2, [pc, #164]	; (80086e4 <TIM_Base_SetConfig+0x124>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d017      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a28      	ldr	r2, [pc, #160]	; (80086e8 <TIM_Base_SetConfig+0x128>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d013      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a27      	ldr	r2, [pc, #156]	; (80086ec <TIM_Base_SetConfig+0x12c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d00f      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a26      	ldr	r2, [pc, #152]	; (80086f0 <TIM_Base_SetConfig+0x130>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d00b      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a25      	ldr	r2, [pc, #148]	; (80086f4 <TIM_Base_SetConfig+0x134>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d007      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a24      	ldr	r2, [pc, #144]	; (80086f8 <TIM_Base_SetConfig+0x138>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d003      	beq.n	8008672 <TIM_Base_SetConfig+0xb2>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a23      	ldr	r2, [pc, #140]	; (80086fc <TIM_Base_SetConfig+0x13c>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d108      	bne.n	8008684 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008678:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	4313      	orrs	r3, r2
 8008682:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	695b      	ldr	r3, [r3, #20]
 800868e:	4313      	orrs	r3, r2
 8008690:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	689a      	ldr	r2, [r3, #8]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a0a      	ldr	r2, [pc, #40]	; (80086d4 <TIM_Base_SetConfig+0x114>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d003      	beq.n	80086b8 <TIM_Base_SetConfig+0xf8>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a0c      	ldr	r2, [pc, #48]	; (80086e4 <TIM_Base_SetConfig+0x124>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d103      	bne.n	80086c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	691a      	ldr	r2, [r3, #16]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	615a      	str	r2, [r3, #20]
}
 80086c6:	bf00      	nop
 80086c8:	3714      	adds	r7, #20
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	40010000 	.word	0x40010000
 80086d8:	40000400 	.word	0x40000400
 80086dc:	40000800 	.word	0x40000800
 80086e0:	40000c00 	.word	0x40000c00
 80086e4:	40010400 	.word	0x40010400
 80086e8:	40014000 	.word	0x40014000
 80086ec:	40014400 	.word	0x40014400
 80086f0:	40014800 	.word	0x40014800
 80086f4:	40001800 	.word	0x40001800
 80086f8:	40001c00 	.word	0x40001c00
 80086fc:	40002000 	.word	0x40002000

08008700 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008700:	b480      	push	{r7}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6a1b      	ldr	r3, [r3, #32]
 800870e:	f023 0201 	bic.w	r2, r3, #1
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	699b      	ldr	r3, [r3, #24]
 8008726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800872e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f023 0303 	bic.w	r3, r3, #3
 8008736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	4313      	orrs	r3, r2
 8008740:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f023 0302 	bic.w	r3, r3, #2
 8008748:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	4313      	orrs	r3, r2
 8008752:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a20      	ldr	r2, [pc, #128]	; (80087d8 <TIM_OC1_SetConfig+0xd8>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d003      	beq.n	8008764 <TIM_OC1_SetConfig+0x64>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	4a1f      	ldr	r2, [pc, #124]	; (80087dc <TIM_OC1_SetConfig+0xdc>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d10c      	bne.n	800877e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	f023 0308 	bic.w	r3, r3, #8
 800876a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	68db      	ldr	r3, [r3, #12]
 8008770:	697a      	ldr	r2, [r7, #20]
 8008772:	4313      	orrs	r3, r2
 8008774:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	f023 0304 	bic.w	r3, r3, #4
 800877c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4a15      	ldr	r2, [pc, #84]	; (80087d8 <TIM_OC1_SetConfig+0xd8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d003      	beq.n	800878e <TIM_OC1_SetConfig+0x8e>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	4a14      	ldr	r2, [pc, #80]	; (80087dc <TIM_OC1_SetConfig+0xdc>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d111      	bne.n	80087b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008794:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800879c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	695b      	ldr	r3, [r3, #20]
 80087a2:	693a      	ldr	r2, [r7, #16]
 80087a4:	4313      	orrs	r3, r2
 80087a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	699b      	ldr	r3, [r3, #24]
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	693a      	ldr	r2, [r7, #16]
 80087b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	697a      	ldr	r2, [r7, #20]
 80087ca:	621a      	str	r2, [r3, #32]
}
 80087cc:	bf00      	nop
 80087ce:	371c      	adds	r7, #28
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr
 80087d8:	40010000 	.word	0x40010000
 80087dc:	40010400 	.word	0x40010400

080087e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b087      	sub	sp, #28
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	f023 0210 	bic.w	r2, r3, #16
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	699b      	ldr	r3, [r3, #24]
 8008806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800880e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	021b      	lsls	r3, r3, #8
 800881e:	68fa      	ldr	r2, [r7, #12]
 8008820:	4313      	orrs	r3, r2
 8008822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	f023 0320 	bic.w	r3, r3, #32
 800882a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	011b      	lsls	r3, r3, #4
 8008832:	697a      	ldr	r2, [r7, #20]
 8008834:	4313      	orrs	r3, r2
 8008836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a22      	ldr	r2, [pc, #136]	; (80088c4 <TIM_OC2_SetConfig+0xe4>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d003      	beq.n	8008848 <TIM_OC2_SetConfig+0x68>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a21      	ldr	r2, [pc, #132]	; (80088c8 <TIM_OC2_SetConfig+0xe8>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d10d      	bne.n	8008864 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800884e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	011b      	lsls	r3, r3, #4
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	4313      	orrs	r3, r2
 800885a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008862:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a17      	ldr	r2, [pc, #92]	; (80088c4 <TIM_OC2_SetConfig+0xe4>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d003      	beq.n	8008874 <TIM_OC2_SetConfig+0x94>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a16      	ldr	r2, [pc, #88]	; (80088c8 <TIM_OC2_SetConfig+0xe8>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d113      	bne.n	800889c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800887a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	695b      	ldr	r3, [r3, #20]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	4313      	orrs	r3, r2
 800888e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	699b      	ldr	r3, [r3, #24]
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	693a      	ldr	r2, [r7, #16]
 8008898:	4313      	orrs	r3, r2
 800889a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	697a      	ldr	r2, [r7, #20]
 80088b4:	621a      	str	r2, [r3, #32]
}
 80088b6:	bf00      	nop
 80088b8:	371c      	adds	r7, #28
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	40010000 	.word	0x40010000
 80088c8:	40010400 	.word	0x40010400

080088cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b087      	sub	sp, #28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a1b      	ldr	r3, [r3, #32]
 80088da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a1b      	ldr	r3, [r3, #32]
 80088e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	69db      	ldr	r3, [r3, #28]
 80088f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f023 0303 	bic.w	r3, r3, #3
 8008902:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	4313      	orrs	r3, r2
 800890c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008914:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	021b      	lsls	r3, r3, #8
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a21      	ldr	r2, [pc, #132]	; (80089ac <TIM_OC3_SetConfig+0xe0>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d003      	beq.n	8008932 <TIM_OC3_SetConfig+0x66>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a20      	ldr	r2, [pc, #128]	; (80089b0 <TIM_OC3_SetConfig+0xe4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d10d      	bne.n	800894e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008938:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	021b      	lsls	r3, r3, #8
 8008940:	697a      	ldr	r2, [r7, #20]
 8008942:	4313      	orrs	r3, r2
 8008944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800894c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4a16      	ldr	r2, [pc, #88]	; (80089ac <TIM_OC3_SetConfig+0xe0>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d003      	beq.n	800895e <TIM_OC3_SetConfig+0x92>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4a15      	ldr	r2, [pc, #84]	; (80089b0 <TIM_OC3_SetConfig+0xe4>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d113      	bne.n	8008986 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800896c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	4313      	orrs	r3, r2
 8008978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	699b      	ldr	r3, [r3, #24]
 800897e:	011b      	lsls	r3, r3, #4
 8008980:	693a      	ldr	r2, [r7, #16]
 8008982:	4313      	orrs	r3, r2
 8008984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	693a      	ldr	r2, [r7, #16]
 800898a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	685a      	ldr	r2, [r3, #4]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	697a      	ldr	r2, [r7, #20]
 800899e:	621a      	str	r2, [r3, #32]
}
 80089a0:	bf00      	nop
 80089a2:	371c      	adds	r7, #28
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr
 80089ac:	40010000 	.word	0x40010000
 80089b0:	40010400 	.word	0x40010400

080089b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b087      	sub	sp, #28
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6a1b      	ldr	r3, [r3, #32]
 80089c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	021b      	lsls	r3, r3, #8
 80089f2:	68fa      	ldr	r2, [r7, #12]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	031b      	lsls	r3, r3, #12
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	4a12      	ldr	r2, [pc, #72]	; (8008a58 <TIM_OC4_SetConfig+0xa4>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d003      	beq.n	8008a1c <TIM_OC4_SetConfig+0x68>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	4a11      	ldr	r2, [pc, #68]	; (8008a5c <TIM_OC4_SetConfig+0xa8>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d109      	bne.n	8008a30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	695b      	ldr	r3, [r3, #20]
 8008a28:	019b      	lsls	r3, r3, #6
 8008a2a:	697a      	ldr	r2, [r7, #20]
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	697a      	ldr	r2, [r7, #20]
 8008a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	685a      	ldr	r2, [r3, #4]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	621a      	str	r2, [r3, #32]
}
 8008a4a:	bf00      	nop
 8008a4c:	371c      	adds	r7, #28
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr
 8008a56:	bf00      	nop
 8008a58:	40010000 	.word	0x40010000
 8008a5c:	40010400 	.word	0x40010400

08008a60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b087      	sub	sp, #28
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6a1b      	ldr	r3, [r3, #32]
 8008a70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	6a1b      	ldr	r3, [r3, #32]
 8008a76:	f023 0201 	bic.w	r2, r3, #1
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	699b      	ldr	r3, [r3, #24]
 8008a82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	011b      	lsls	r3, r3, #4
 8008a90:	693a      	ldr	r2, [r7, #16]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	f023 030a 	bic.w	r3, r3, #10
 8008a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	621a      	str	r2, [r3, #32]
}
 8008ab2:	bf00      	nop
 8008ab4:	371c      	adds	r7, #28
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr

08008abe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008abe:	b480      	push	{r7}
 8008ac0:	b087      	sub	sp, #28
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	60f8      	str	r0, [r7, #12]
 8008ac6:	60b9      	str	r1, [r7, #8]
 8008ac8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	f023 0210 	bic.w	r2, r3, #16
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	699b      	ldr	r3, [r3, #24]
 8008ada:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6a1b      	ldr	r3, [r3, #32]
 8008ae0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008ae8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	031b      	lsls	r3, r3, #12
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008afa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	011b      	lsls	r3, r3, #4
 8008b00:	693a      	ldr	r2, [r7, #16]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	697a      	ldr	r2, [r7, #20]
 8008b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	621a      	str	r2, [r3, #32]
}
 8008b12:	bf00      	nop
 8008b14:	371c      	adds	r7, #28
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b085      	sub	sp, #20
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
 8008b26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	f043 0307 	orr.w	r3, r3, #7
 8008b40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	609a      	str	r2, [r3, #8]
}
 8008b48:	bf00      	nop
 8008b4a:	3714      	adds	r7, #20
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b087      	sub	sp, #28
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	60f8      	str	r0, [r7, #12]
 8008b5c:	60b9      	str	r1, [r7, #8]
 8008b5e:	607a      	str	r2, [r7, #4]
 8008b60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	021a      	lsls	r2, r3, #8
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	431a      	orrs	r2, r3
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	697a      	ldr	r2, [r7, #20]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	609a      	str	r2, [r3, #8]
}
 8008b88:	bf00      	nop
 8008b8a:	371c      	adds	r7, #28
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b087      	sub	sp, #28
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	f003 031f 	and.w	r3, r3, #31
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6a1a      	ldr	r2, [r3, #32]
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	43db      	mvns	r3, r3
 8008bb6:	401a      	ands	r2, r3
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6a1a      	ldr	r2, [r3, #32]
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	f003 031f 	and.w	r3, r3, #31
 8008bc6:	6879      	ldr	r1, [r7, #4]
 8008bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bcc:	431a      	orrs	r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	621a      	str	r2, [r3, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	371c      	adds	r7, #28
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
	...

08008be0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d101      	bne.n	8008bf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008bf4:	2302      	movs	r3, #2
 8008bf6:	e05a      	b.n	8008cae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	68fa      	ldr	r2, [r7, #12]
 8008c30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a21      	ldr	r2, [pc, #132]	; (8008cbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d022      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c44:	d01d      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a1d      	ldr	r2, [pc, #116]	; (8008cc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d018      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a1b      	ldr	r2, [pc, #108]	; (8008cc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d013      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a1a      	ldr	r2, [pc, #104]	; (8008cc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d00e      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a18      	ldr	r2, [pc, #96]	; (8008ccc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d009      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a17      	ldr	r2, [pc, #92]	; (8008cd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d004      	beq.n	8008c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a15      	ldr	r2, [pc, #84]	; (8008cd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d10c      	bne.n	8008c9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3714      	adds	r7, #20
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr
 8008cba:	bf00      	nop
 8008cbc:	40010000 	.word	0x40010000
 8008cc0:	40000400 	.word	0x40000400
 8008cc4:	40000800 	.word	0x40000800
 8008cc8:	40000c00 	.word	0x40000c00
 8008ccc:	40010400 	.word	0x40010400
 8008cd0:	40014000 	.word	0x40014000
 8008cd4:	40001800 	.word	0x40001800

08008cd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d101      	bne.n	8008cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	e03d      	b.n	8008d70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	695b      	ldr	r3, [r3, #20]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68fa      	ldr	r2, [r7, #12]
 8008d64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3714      	adds	r7, #20
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr

08008d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d98:	bf00      	nop
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d101      	bne.n	8008db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e03f      	b.n	8008e36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d106      	bne.n	8008dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f7fc fae0 	bl	8005390 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2224      	movs	r2, #36	; 0x24
 8008dd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fb97 	bl	800951c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691a      	ldr	r2, [r3, #16]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	695a      	ldr	r2, [r3, #20]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68da      	ldr	r2, [r3, #12]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2220      	movs	r2, #32
 8008e28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2220      	movs	r2, #32
 8008e30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b088      	sub	sp, #32
 8008e42:	af02      	add	r7, sp, #8
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	60b9      	str	r1, [r7, #8]
 8008e48:	603b      	str	r3, [r7, #0]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2b20      	cmp	r3, #32
 8008e5c:	f040 8083 	bne.w	8008f66 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d002      	beq.n	8008e6c <HAL_UART_Transmit+0x2e>
 8008e66:	88fb      	ldrh	r3, [r7, #6]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d101      	bne.n	8008e70 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e07b      	b.n	8008f68 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d101      	bne.n	8008e7e <HAL_UART_Transmit+0x40>
 8008e7a:	2302      	movs	r3, #2
 8008e7c:	e074      	b.n	8008f68 <HAL_UART_Transmit+0x12a>
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2221      	movs	r2, #33	; 0x21
 8008e90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008e94:	f7fc fb80 	bl	8005598 <HAL_GetTick>
 8008e98:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	88fa      	ldrh	r2, [r7, #6]
 8008e9e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	88fa      	ldrh	r2, [r7, #6]
 8008ea4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008eae:	e042      	b.n	8008f36 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	3b01      	subs	r3, #1
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ec6:	d122      	bne.n	8008f0e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	2180      	movs	r1, #128	; 0x80
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 f9b6 	bl	8009244 <UART_WaitOnFlagUntilTimeout>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d001      	beq.n	8008ee2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8008ede:	2303      	movs	r3, #3
 8008ee0:	e042      	b.n	8008f68 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	881b      	ldrh	r3, [r3, #0]
 8008eea:	461a      	mov	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ef4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d103      	bne.n	8008f06 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	3302      	adds	r3, #2
 8008f02:	60bb      	str	r3, [r7, #8]
 8008f04:	e017      	b.n	8008f36 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	60bb      	str	r3, [r7, #8]
 8008f0c:	e013      	b.n	8008f36 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	2200      	movs	r2, #0
 8008f16:	2180      	movs	r1, #128	; 0x80
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 f993 	bl	8009244 <UART_WaitOnFlagUntilTimeout>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d001      	beq.n	8008f28 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e01f      	b.n	8008f68 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	1c5a      	adds	r2, r3, #1
 8008f2c:	60ba      	str	r2, [r7, #8]
 8008f2e:	781a      	ldrb	r2, [r3, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d1b7      	bne.n	8008eb0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	9300      	str	r3, [sp, #0]
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	2200      	movs	r2, #0
 8008f48:	2140      	movs	r1, #64	; 0x40
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	f000 f97a 	bl	8009244 <UART_WaitOnFlagUntilTimeout>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d001      	beq.n	8008f5a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8008f56:	2303      	movs	r3, #3
 8008f58:	e006      	b.n	8008f68 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2220      	movs	r2, #32
 8008f5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	e000      	b.n	8008f68 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008f66:	2302      	movs	r3, #2
  }
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3718      	adds	r7, #24
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b20      	cmp	r3, #32
 8008f88:	d140      	bne.n	800900c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d002      	beq.n	8008f96 <HAL_UART_Receive_IT+0x26>
 8008f90:	88fb      	ldrh	r3, [r7, #6]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d101      	bne.n	8008f9a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e039      	b.n	800900e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d101      	bne.n	8008fa8 <HAL_UART_Receive_IT+0x38>
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	e032      	b.n	800900e <HAL_UART_Receive_IT+0x9e>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	68ba      	ldr	r2, [r7, #8]
 8008fb4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	88fa      	ldrh	r2, [r7, #6]
 8008fba:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	88fa      	ldrh	r2, [r7, #6]
 8008fc0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2222      	movs	r2, #34	; 0x22
 8008fcc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	68da      	ldr	r2, [r3, #12]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008fe6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	695a      	ldr	r2, [r3, #20]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f042 0201 	orr.w	r2, r2, #1
 8008ff6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68da      	ldr	r2, [r3, #12]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f042 0220 	orr.w	r2, r2, #32
 8009006:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009008:	2300      	movs	r3, #0
 800900a:	e000      	b.n	800900e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800900c:	2302      	movs	r3, #2
  }
}
 800900e:	4618      	mov	r0, r3
 8009010:	3714      	adds	r7, #20
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
	...

0800901c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b088      	sub	sp, #32
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800903c:	2300      	movs	r3, #0
 800903e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009040:	2300      	movs	r3, #0
 8009042:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009044:	69fb      	ldr	r3, [r7, #28]
 8009046:	f003 030f 	and.w	r3, r3, #15
 800904a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10d      	bne.n	800906e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009052:	69fb      	ldr	r3, [r7, #28]
 8009054:	f003 0320 	and.w	r3, r3, #32
 8009058:	2b00      	cmp	r3, #0
 800905a:	d008      	beq.n	800906e <HAL_UART_IRQHandler+0x52>
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	f003 0320 	and.w	r3, r3, #32
 8009062:	2b00      	cmp	r3, #0
 8009064:	d003      	beq.n	800906e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 f9d6 	bl	8009418 <UART_Receive_IT>
      return;
 800906c:	e0d1      	b.n	8009212 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	2b00      	cmp	r3, #0
 8009072:	f000 80b0 	beq.w	80091d6 <HAL_UART_IRQHandler+0x1ba>
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f003 0301 	and.w	r3, r3, #1
 800907c:	2b00      	cmp	r3, #0
 800907e:	d105      	bne.n	800908c <HAL_UART_IRQHandler+0x70>
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009086:	2b00      	cmp	r3, #0
 8009088:	f000 80a5 	beq.w	80091d6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00a      	beq.n	80090ac <HAL_UART_IRQHandler+0x90>
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800909c:	2b00      	cmp	r3, #0
 800909e:	d005      	beq.n	80090ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090a4:	f043 0201 	orr.w	r2, r3, #1
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	f003 0304 	and.w	r3, r3, #4
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00a      	beq.n	80090cc <HAL_UART_IRQHandler+0xb0>
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	f003 0301 	and.w	r3, r3, #1
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d005      	beq.n	80090cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090c4:	f043 0202 	orr.w	r2, r3, #2
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	f003 0302 	and.w	r3, r3, #2
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d00a      	beq.n	80090ec <HAL_UART_IRQHandler+0xd0>
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	f003 0301 	and.w	r3, r3, #1
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d005      	beq.n	80090ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090e4:	f043 0204 	orr.w	r2, r3, #4
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	f003 0308 	and.w	r3, r3, #8
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00f      	beq.n	8009116 <HAL_UART_IRQHandler+0xfa>
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	f003 0320 	and.w	r3, r3, #32
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d104      	bne.n	800910a <HAL_UART_IRQHandler+0xee>
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f003 0301 	and.w	r3, r3, #1
 8009106:	2b00      	cmp	r3, #0
 8009108:	d005      	beq.n	8009116 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800910e:	f043 0208 	orr.w	r2, r3, #8
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911a:	2b00      	cmp	r3, #0
 800911c:	d078      	beq.n	8009210 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	f003 0320 	and.w	r3, r3, #32
 8009124:	2b00      	cmp	r3, #0
 8009126:	d007      	beq.n	8009138 <HAL_UART_IRQHandler+0x11c>
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	f003 0320 	and.w	r3, r3, #32
 800912e:	2b00      	cmp	r3, #0
 8009130:	d002      	beq.n	8009138 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 f970 	bl	8009418 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	695b      	ldr	r3, [r3, #20]
 800913e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009142:	2b40      	cmp	r3, #64	; 0x40
 8009144:	bf0c      	ite	eq
 8009146:	2301      	moveq	r3, #1
 8009148:	2300      	movne	r3, #0
 800914a:	b2db      	uxtb	r3, r3
 800914c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009152:	f003 0308 	and.w	r3, r3, #8
 8009156:	2b00      	cmp	r3, #0
 8009158:	d102      	bne.n	8009160 <HAL_UART_IRQHandler+0x144>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d031      	beq.n	80091c4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 f8b9 	bl	80092d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009170:	2b40      	cmp	r3, #64	; 0x40
 8009172:	d123      	bne.n	80091bc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	695a      	ldr	r2, [r3, #20]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009182:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009188:	2b00      	cmp	r3, #0
 800918a:	d013      	beq.n	80091b4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009190:	4a21      	ldr	r2, [pc, #132]	; (8009218 <HAL_UART_IRQHandler+0x1fc>)
 8009192:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009198:	4618      	mov	r0, r3
 800919a:	f7fd fcb2 	bl	8006b02 <HAL_DMA_Abort_IT>
 800919e:	4603      	mov	r3, r0
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d016      	beq.n	80091d2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091aa:	687a      	ldr	r2, [r7, #4]
 80091ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80091ae:	4610      	mov	r0, r2
 80091b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091b2:	e00e      	b.n	80091d2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 f83b 	bl	8009230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091ba:	e00a      	b.n	80091d2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 f837 	bl	8009230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c2:	e006      	b.n	80091d2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 f833 	bl	8009230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80091d0:	e01e      	b.n	8009210 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d2:	bf00      	nop
    return;
 80091d4:	e01c      	b.n	8009210 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d008      	beq.n	80091f2 <HAL_UART_IRQHandler+0x1d6>
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d003      	beq.n	80091f2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	f000 f8a6 	bl	800933c <UART_Transmit_IT>
    return;
 80091f0:	e00f      	b.n	8009212 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00a      	beq.n	8009212 <HAL_UART_IRQHandler+0x1f6>
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009202:	2b00      	cmp	r3, #0
 8009204:	d005      	beq.n	8009212 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 f8ee 	bl	80093e8 <UART_EndTransmit_IT>
    return;
 800920c:	bf00      	nop
 800920e:	e000      	b.n	8009212 <HAL_UART_IRQHandler+0x1f6>
    return;
 8009210:	bf00      	nop
  }
}
 8009212:	3720      	adds	r7, #32
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	08009315 	.word	0x08009315

0800921c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	603b      	str	r3, [r7, #0]
 8009250:	4613      	mov	r3, r2
 8009252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009254:	e02c      	b.n	80092b0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800925c:	d028      	beq.n	80092b0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800925e:	69bb      	ldr	r3, [r7, #24]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d007      	beq.n	8009274 <UART_WaitOnFlagUntilTimeout+0x30>
 8009264:	f7fc f998 	bl	8005598 <HAL_GetTick>
 8009268:	4602      	mov	r2, r0
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	1ad3      	subs	r3, r2, r3
 800926e:	69ba      	ldr	r2, [r7, #24]
 8009270:	429a      	cmp	r2, r3
 8009272:	d21d      	bcs.n	80092b0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	68da      	ldr	r2, [r3, #12]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009282:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	695a      	ldr	r2, [r3, #20]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f022 0201 	bic.w	r2, r2, #1
 8009292:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2220      	movs	r2, #32
 8009298:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2220      	movs	r2, #32
 80092a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80092ac:	2303      	movs	r3, #3
 80092ae:	e00f      	b.n	80092d0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	4013      	ands	r3, r2
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	429a      	cmp	r2, r3
 80092be:	bf0c      	ite	eq
 80092c0:	2301      	moveq	r3, #1
 80092c2:	2300      	movne	r3, #0
 80092c4:	b2db      	uxtb	r3, r3
 80092c6:	461a      	mov	r2, r3
 80092c8:	79fb      	ldrb	r3, [r7, #7]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d0c3      	beq.n	8009256 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68da      	ldr	r2, [r3, #12]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80092ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	695a      	ldr	r2, [r3, #20]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f022 0201 	bic.w	r2, r2, #1
 80092fe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2220      	movs	r2, #32
 8009304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009320:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2200      	movs	r2, #0
 8009326:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2200      	movs	r2, #0
 800932c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f7ff ff7e 	bl	8009230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009334:	bf00      	nop
 8009336:	3710      	adds	r7, #16
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800933c:	b480      	push	{r7}
 800933e:	b085      	sub	sp, #20
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b21      	cmp	r3, #33	; 0x21
 800934e:	d144      	bne.n	80093da <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009358:	d11a      	bne.n	8009390 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a1b      	ldr	r3, [r3, #32]
 800935e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	881b      	ldrh	r3, [r3, #0]
 8009364:	461a      	mov	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800936e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	691b      	ldr	r3, [r3, #16]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d105      	bne.n	8009384 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a1b      	ldr	r3, [r3, #32]
 800937c:	1c9a      	adds	r2, r3, #2
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	621a      	str	r2, [r3, #32]
 8009382:	e00e      	b.n	80093a2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a1b      	ldr	r3, [r3, #32]
 8009388:	1c5a      	adds	r2, r3, #1
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	621a      	str	r2, [r3, #32]
 800938e:	e008      	b.n	80093a2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6a1b      	ldr	r3, [r3, #32]
 8009394:	1c59      	adds	r1, r3, #1
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	6211      	str	r1, [r2, #32]
 800939a:	781a      	ldrb	r2, [r3, #0]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	3b01      	subs	r3, #1
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	4619      	mov	r1, r3
 80093b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d10f      	bne.n	80093d6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68da      	ldr	r2, [r3, #12]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80093c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68da      	ldr	r2, [r3, #12]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80093d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	e000      	b.n	80093dc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80093da:	2302      	movs	r3, #2
  }
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	68da      	ldr	r2, [r3, #12]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2220      	movs	r2, #32
 8009404:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f7ff ff07 	bl	800921c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009426:	b2db      	uxtb	r3, r3
 8009428:	2b22      	cmp	r3, #34	; 0x22
 800942a:	d171      	bne.n	8009510 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009434:	d123      	bne.n	800947e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800943a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10e      	bne.n	8009462 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	b29b      	uxth	r3, r3
 800944c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009450:	b29a      	uxth	r2, r3
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800945a:	1c9a      	adds	r2, r3, #2
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	629a      	str	r2, [r3, #40]	; 0x28
 8009460:	e029      	b.n	80094b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	b29b      	uxth	r3, r3
 800946a:	b2db      	uxtb	r3, r3
 800946c:	b29a      	uxth	r2, r3
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009476:	1c5a      	adds	r2, r3, #1
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	629a      	str	r2, [r3, #40]	; 0x28
 800947c:	e01b      	b.n	80094b6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d10a      	bne.n	800949c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	6858      	ldr	r0, [r3, #4]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009490:	1c59      	adds	r1, r3, #1
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	6291      	str	r1, [r2, #40]	; 0x28
 8009496:	b2c2      	uxtb	r2, r0
 8009498:	701a      	strb	r2, [r3, #0]
 800949a:	e00c      	b.n	80094b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	b2da      	uxtb	r2, r3
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094a8:	1c58      	adds	r0, r3, #1
 80094aa:	6879      	ldr	r1, [r7, #4]
 80094ac:	6288      	str	r0, [r1, #40]	; 0x28
 80094ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80094b2:	b2d2      	uxtb	r2, r2
 80094b4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	3b01      	subs	r3, #1
 80094be:	b29b      	uxth	r3, r3
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	4619      	mov	r1, r3
 80094c4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d120      	bne.n	800950c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68da      	ldr	r2, [r3, #12]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f022 0220 	bic.w	r2, r2, #32
 80094d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68da      	ldr	r2, [r3, #12]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80094e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	695a      	ldr	r2, [r3, #20]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f022 0201 	bic.w	r2, r2, #1
 80094f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2220      	movs	r2, #32
 80094fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f7fb ffa6 	bl	8005454 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8009508:	2300      	movs	r3, #0
 800950a:	e002      	b.n	8009512 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800950c:	2300      	movs	r3, #0
 800950e:	e000      	b.n	8009512 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8009510:	2302      	movs	r3, #2
  }
}
 8009512:	4618      	mov	r0, r3
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
	...

0800951c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800951c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009520:	b085      	sub	sp, #20
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	691b      	ldr	r3, [r3, #16]
 800952c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	68da      	ldr	r2, [r3, #12]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	430a      	orrs	r2, r1
 800953a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	689a      	ldr	r2, [r3, #8]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	431a      	orrs	r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	695b      	ldr	r3, [r3, #20]
 800954a:	431a      	orrs	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	69db      	ldr	r3, [r3, #28]
 8009550:	4313      	orrs	r3, r2
 8009552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800955e:	f023 030c 	bic.w	r3, r3, #12
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	6812      	ldr	r2, [r2, #0]
 8009566:	68f9      	ldr	r1, [r7, #12]
 8009568:	430b      	orrs	r3, r1
 800956a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	695b      	ldr	r3, [r3, #20]
 8009572:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	699a      	ldr	r2, [r3, #24]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	430a      	orrs	r2, r1
 8009580:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	69db      	ldr	r3, [r3, #28]
 8009586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800958a:	f040 818b 	bne.w	80098a4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4ac1      	ldr	r2, [pc, #772]	; (8009898 <UART_SetConfig+0x37c>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d005      	beq.n	80095a4 <UART_SetConfig+0x88>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4abf      	ldr	r2, [pc, #764]	; (800989c <UART_SetConfig+0x380>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	f040 80bd 	bne.w	800971e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80095a4:	f7fd fdd2 	bl	800714c <HAL_RCC_GetPCLK2Freq>
 80095a8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	461d      	mov	r5, r3
 80095ae:	f04f 0600 	mov.w	r6, #0
 80095b2:	46a8      	mov	r8, r5
 80095b4:	46b1      	mov	r9, r6
 80095b6:	eb18 0308 	adds.w	r3, r8, r8
 80095ba:	eb49 0409 	adc.w	r4, r9, r9
 80095be:	4698      	mov	r8, r3
 80095c0:	46a1      	mov	r9, r4
 80095c2:	eb18 0805 	adds.w	r8, r8, r5
 80095c6:	eb49 0906 	adc.w	r9, r9, r6
 80095ca:	f04f 0100 	mov.w	r1, #0
 80095ce:	f04f 0200 	mov.w	r2, #0
 80095d2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80095d6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80095da:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80095de:	4688      	mov	r8, r1
 80095e0:	4691      	mov	r9, r2
 80095e2:	eb18 0005 	adds.w	r0, r8, r5
 80095e6:	eb49 0106 	adc.w	r1, r9, r6
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	461d      	mov	r5, r3
 80095f0:	f04f 0600 	mov.w	r6, #0
 80095f4:	196b      	adds	r3, r5, r5
 80095f6:	eb46 0406 	adc.w	r4, r6, r6
 80095fa:	461a      	mov	r2, r3
 80095fc:	4623      	mov	r3, r4
 80095fe:	f7f7 fb63 	bl	8000cc8 <__aeabi_uldivmod>
 8009602:	4603      	mov	r3, r0
 8009604:	460c      	mov	r4, r1
 8009606:	461a      	mov	r2, r3
 8009608:	4ba5      	ldr	r3, [pc, #660]	; (80098a0 <UART_SetConfig+0x384>)
 800960a:	fba3 2302 	umull	r2, r3, r3, r2
 800960e:	095b      	lsrs	r3, r3, #5
 8009610:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	461d      	mov	r5, r3
 8009618:	f04f 0600 	mov.w	r6, #0
 800961c:	46a9      	mov	r9, r5
 800961e:	46b2      	mov	sl, r6
 8009620:	eb19 0309 	adds.w	r3, r9, r9
 8009624:	eb4a 040a 	adc.w	r4, sl, sl
 8009628:	4699      	mov	r9, r3
 800962a:	46a2      	mov	sl, r4
 800962c:	eb19 0905 	adds.w	r9, r9, r5
 8009630:	eb4a 0a06 	adc.w	sl, sl, r6
 8009634:	f04f 0100 	mov.w	r1, #0
 8009638:	f04f 0200 	mov.w	r2, #0
 800963c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009640:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009644:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009648:	4689      	mov	r9, r1
 800964a:	4692      	mov	sl, r2
 800964c:	eb19 0005 	adds.w	r0, r9, r5
 8009650:	eb4a 0106 	adc.w	r1, sl, r6
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	461d      	mov	r5, r3
 800965a:	f04f 0600 	mov.w	r6, #0
 800965e:	196b      	adds	r3, r5, r5
 8009660:	eb46 0406 	adc.w	r4, r6, r6
 8009664:	461a      	mov	r2, r3
 8009666:	4623      	mov	r3, r4
 8009668:	f7f7 fb2e 	bl	8000cc8 <__aeabi_uldivmod>
 800966c:	4603      	mov	r3, r0
 800966e:	460c      	mov	r4, r1
 8009670:	461a      	mov	r2, r3
 8009672:	4b8b      	ldr	r3, [pc, #556]	; (80098a0 <UART_SetConfig+0x384>)
 8009674:	fba3 1302 	umull	r1, r3, r3, r2
 8009678:	095b      	lsrs	r3, r3, #5
 800967a:	2164      	movs	r1, #100	; 0x64
 800967c:	fb01 f303 	mul.w	r3, r1, r3
 8009680:	1ad3      	subs	r3, r2, r3
 8009682:	00db      	lsls	r3, r3, #3
 8009684:	3332      	adds	r3, #50	; 0x32
 8009686:	4a86      	ldr	r2, [pc, #536]	; (80098a0 <UART_SetConfig+0x384>)
 8009688:	fba2 2303 	umull	r2, r3, r2, r3
 800968c:	095b      	lsrs	r3, r3, #5
 800968e:	005b      	lsls	r3, r3, #1
 8009690:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009694:	4498      	add	r8, r3
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	461d      	mov	r5, r3
 800969a:	f04f 0600 	mov.w	r6, #0
 800969e:	46a9      	mov	r9, r5
 80096a0:	46b2      	mov	sl, r6
 80096a2:	eb19 0309 	adds.w	r3, r9, r9
 80096a6:	eb4a 040a 	adc.w	r4, sl, sl
 80096aa:	4699      	mov	r9, r3
 80096ac:	46a2      	mov	sl, r4
 80096ae:	eb19 0905 	adds.w	r9, r9, r5
 80096b2:	eb4a 0a06 	adc.w	sl, sl, r6
 80096b6:	f04f 0100 	mov.w	r1, #0
 80096ba:	f04f 0200 	mov.w	r2, #0
 80096be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80096c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80096c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80096ca:	4689      	mov	r9, r1
 80096cc:	4692      	mov	sl, r2
 80096ce:	eb19 0005 	adds.w	r0, r9, r5
 80096d2:	eb4a 0106 	adc.w	r1, sl, r6
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	461d      	mov	r5, r3
 80096dc:	f04f 0600 	mov.w	r6, #0
 80096e0:	196b      	adds	r3, r5, r5
 80096e2:	eb46 0406 	adc.w	r4, r6, r6
 80096e6:	461a      	mov	r2, r3
 80096e8:	4623      	mov	r3, r4
 80096ea:	f7f7 faed 	bl	8000cc8 <__aeabi_uldivmod>
 80096ee:	4603      	mov	r3, r0
 80096f0:	460c      	mov	r4, r1
 80096f2:	461a      	mov	r2, r3
 80096f4:	4b6a      	ldr	r3, [pc, #424]	; (80098a0 <UART_SetConfig+0x384>)
 80096f6:	fba3 1302 	umull	r1, r3, r3, r2
 80096fa:	095b      	lsrs	r3, r3, #5
 80096fc:	2164      	movs	r1, #100	; 0x64
 80096fe:	fb01 f303 	mul.w	r3, r1, r3
 8009702:	1ad3      	subs	r3, r2, r3
 8009704:	00db      	lsls	r3, r3, #3
 8009706:	3332      	adds	r3, #50	; 0x32
 8009708:	4a65      	ldr	r2, [pc, #404]	; (80098a0 <UART_SetConfig+0x384>)
 800970a:	fba2 2303 	umull	r2, r3, r2, r3
 800970e:	095b      	lsrs	r3, r3, #5
 8009710:	f003 0207 	and.w	r2, r3, #7
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	4442      	add	r2, r8
 800971a:	609a      	str	r2, [r3, #8]
 800971c:	e26f      	b.n	8009bfe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800971e:	f7fd fd01 	bl	8007124 <HAL_RCC_GetPCLK1Freq>
 8009722:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	461d      	mov	r5, r3
 8009728:	f04f 0600 	mov.w	r6, #0
 800972c:	46a8      	mov	r8, r5
 800972e:	46b1      	mov	r9, r6
 8009730:	eb18 0308 	adds.w	r3, r8, r8
 8009734:	eb49 0409 	adc.w	r4, r9, r9
 8009738:	4698      	mov	r8, r3
 800973a:	46a1      	mov	r9, r4
 800973c:	eb18 0805 	adds.w	r8, r8, r5
 8009740:	eb49 0906 	adc.w	r9, r9, r6
 8009744:	f04f 0100 	mov.w	r1, #0
 8009748:	f04f 0200 	mov.w	r2, #0
 800974c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009750:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009754:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009758:	4688      	mov	r8, r1
 800975a:	4691      	mov	r9, r2
 800975c:	eb18 0005 	adds.w	r0, r8, r5
 8009760:	eb49 0106 	adc.w	r1, r9, r6
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	461d      	mov	r5, r3
 800976a:	f04f 0600 	mov.w	r6, #0
 800976e:	196b      	adds	r3, r5, r5
 8009770:	eb46 0406 	adc.w	r4, r6, r6
 8009774:	461a      	mov	r2, r3
 8009776:	4623      	mov	r3, r4
 8009778:	f7f7 faa6 	bl	8000cc8 <__aeabi_uldivmod>
 800977c:	4603      	mov	r3, r0
 800977e:	460c      	mov	r4, r1
 8009780:	461a      	mov	r2, r3
 8009782:	4b47      	ldr	r3, [pc, #284]	; (80098a0 <UART_SetConfig+0x384>)
 8009784:	fba3 2302 	umull	r2, r3, r3, r2
 8009788:	095b      	lsrs	r3, r3, #5
 800978a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	461d      	mov	r5, r3
 8009792:	f04f 0600 	mov.w	r6, #0
 8009796:	46a9      	mov	r9, r5
 8009798:	46b2      	mov	sl, r6
 800979a:	eb19 0309 	adds.w	r3, r9, r9
 800979e:	eb4a 040a 	adc.w	r4, sl, sl
 80097a2:	4699      	mov	r9, r3
 80097a4:	46a2      	mov	sl, r4
 80097a6:	eb19 0905 	adds.w	r9, r9, r5
 80097aa:	eb4a 0a06 	adc.w	sl, sl, r6
 80097ae:	f04f 0100 	mov.w	r1, #0
 80097b2:	f04f 0200 	mov.w	r2, #0
 80097b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80097ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80097be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80097c2:	4689      	mov	r9, r1
 80097c4:	4692      	mov	sl, r2
 80097c6:	eb19 0005 	adds.w	r0, r9, r5
 80097ca:	eb4a 0106 	adc.w	r1, sl, r6
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	461d      	mov	r5, r3
 80097d4:	f04f 0600 	mov.w	r6, #0
 80097d8:	196b      	adds	r3, r5, r5
 80097da:	eb46 0406 	adc.w	r4, r6, r6
 80097de:	461a      	mov	r2, r3
 80097e0:	4623      	mov	r3, r4
 80097e2:	f7f7 fa71 	bl	8000cc8 <__aeabi_uldivmod>
 80097e6:	4603      	mov	r3, r0
 80097e8:	460c      	mov	r4, r1
 80097ea:	461a      	mov	r2, r3
 80097ec:	4b2c      	ldr	r3, [pc, #176]	; (80098a0 <UART_SetConfig+0x384>)
 80097ee:	fba3 1302 	umull	r1, r3, r3, r2
 80097f2:	095b      	lsrs	r3, r3, #5
 80097f4:	2164      	movs	r1, #100	; 0x64
 80097f6:	fb01 f303 	mul.w	r3, r1, r3
 80097fa:	1ad3      	subs	r3, r2, r3
 80097fc:	00db      	lsls	r3, r3, #3
 80097fe:	3332      	adds	r3, #50	; 0x32
 8009800:	4a27      	ldr	r2, [pc, #156]	; (80098a0 <UART_SetConfig+0x384>)
 8009802:	fba2 2303 	umull	r2, r3, r2, r3
 8009806:	095b      	lsrs	r3, r3, #5
 8009808:	005b      	lsls	r3, r3, #1
 800980a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800980e:	4498      	add	r8, r3
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	461d      	mov	r5, r3
 8009814:	f04f 0600 	mov.w	r6, #0
 8009818:	46a9      	mov	r9, r5
 800981a:	46b2      	mov	sl, r6
 800981c:	eb19 0309 	adds.w	r3, r9, r9
 8009820:	eb4a 040a 	adc.w	r4, sl, sl
 8009824:	4699      	mov	r9, r3
 8009826:	46a2      	mov	sl, r4
 8009828:	eb19 0905 	adds.w	r9, r9, r5
 800982c:	eb4a 0a06 	adc.w	sl, sl, r6
 8009830:	f04f 0100 	mov.w	r1, #0
 8009834:	f04f 0200 	mov.w	r2, #0
 8009838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800983c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009840:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009844:	4689      	mov	r9, r1
 8009846:	4692      	mov	sl, r2
 8009848:	eb19 0005 	adds.w	r0, r9, r5
 800984c:	eb4a 0106 	adc.w	r1, sl, r6
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	461d      	mov	r5, r3
 8009856:	f04f 0600 	mov.w	r6, #0
 800985a:	196b      	adds	r3, r5, r5
 800985c:	eb46 0406 	adc.w	r4, r6, r6
 8009860:	461a      	mov	r2, r3
 8009862:	4623      	mov	r3, r4
 8009864:	f7f7 fa30 	bl	8000cc8 <__aeabi_uldivmod>
 8009868:	4603      	mov	r3, r0
 800986a:	460c      	mov	r4, r1
 800986c:	461a      	mov	r2, r3
 800986e:	4b0c      	ldr	r3, [pc, #48]	; (80098a0 <UART_SetConfig+0x384>)
 8009870:	fba3 1302 	umull	r1, r3, r3, r2
 8009874:	095b      	lsrs	r3, r3, #5
 8009876:	2164      	movs	r1, #100	; 0x64
 8009878:	fb01 f303 	mul.w	r3, r1, r3
 800987c:	1ad3      	subs	r3, r2, r3
 800987e:	00db      	lsls	r3, r3, #3
 8009880:	3332      	adds	r3, #50	; 0x32
 8009882:	4a07      	ldr	r2, [pc, #28]	; (80098a0 <UART_SetConfig+0x384>)
 8009884:	fba2 2303 	umull	r2, r3, r2, r3
 8009888:	095b      	lsrs	r3, r3, #5
 800988a:	f003 0207 	and.w	r2, r3, #7
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4442      	add	r2, r8
 8009894:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009896:	e1b2      	b.n	8009bfe <UART_SetConfig+0x6e2>
 8009898:	40011000 	.word	0x40011000
 800989c:	40011400 	.word	0x40011400
 80098a0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4ad7      	ldr	r2, [pc, #860]	; (8009c08 <UART_SetConfig+0x6ec>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d005      	beq.n	80098ba <UART_SetConfig+0x39e>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4ad6      	ldr	r2, [pc, #856]	; (8009c0c <UART_SetConfig+0x6f0>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	f040 80d1 	bne.w	8009a5c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80098ba:	f7fd fc47 	bl	800714c <HAL_RCC_GetPCLK2Freq>
 80098be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	469a      	mov	sl, r3
 80098c4:	f04f 0b00 	mov.w	fp, #0
 80098c8:	46d0      	mov	r8, sl
 80098ca:	46d9      	mov	r9, fp
 80098cc:	eb18 0308 	adds.w	r3, r8, r8
 80098d0:	eb49 0409 	adc.w	r4, r9, r9
 80098d4:	4698      	mov	r8, r3
 80098d6:	46a1      	mov	r9, r4
 80098d8:	eb18 080a 	adds.w	r8, r8, sl
 80098dc:	eb49 090b 	adc.w	r9, r9, fp
 80098e0:	f04f 0100 	mov.w	r1, #0
 80098e4:	f04f 0200 	mov.w	r2, #0
 80098e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80098ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80098f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80098f4:	4688      	mov	r8, r1
 80098f6:	4691      	mov	r9, r2
 80098f8:	eb1a 0508 	adds.w	r5, sl, r8
 80098fc:	eb4b 0609 	adc.w	r6, fp, r9
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	4619      	mov	r1, r3
 8009906:	f04f 0200 	mov.w	r2, #0
 800990a:	f04f 0300 	mov.w	r3, #0
 800990e:	f04f 0400 	mov.w	r4, #0
 8009912:	0094      	lsls	r4, r2, #2
 8009914:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009918:	008b      	lsls	r3, r1, #2
 800991a:	461a      	mov	r2, r3
 800991c:	4623      	mov	r3, r4
 800991e:	4628      	mov	r0, r5
 8009920:	4631      	mov	r1, r6
 8009922:	f7f7 f9d1 	bl	8000cc8 <__aeabi_uldivmod>
 8009926:	4603      	mov	r3, r0
 8009928:	460c      	mov	r4, r1
 800992a:	461a      	mov	r2, r3
 800992c:	4bb8      	ldr	r3, [pc, #736]	; (8009c10 <UART_SetConfig+0x6f4>)
 800992e:	fba3 2302 	umull	r2, r3, r3, r2
 8009932:	095b      	lsrs	r3, r3, #5
 8009934:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	469b      	mov	fp, r3
 800993c:	f04f 0c00 	mov.w	ip, #0
 8009940:	46d9      	mov	r9, fp
 8009942:	46e2      	mov	sl, ip
 8009944:	eb19 0309 	adds.w	r3, r9, r9
 8009948:	eb4a 040a 	adc.w	r4, sl, sl
 800994c:	4699      	mov	r9, r3
 800994e:	46a2      	mov	sl, r4
 8009950:	eb19 090b 	adds.w	r9, r9, fp
 8009954:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009958:	f04f 0100 	mov.w	r1, #0
 800995c:	f04f 0200 	mov.w	r2, #0
 8009960:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009964:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009968:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800996c:	4689      	mov	r9, r1
 800996e:	4692      	mov	sl, r2
 8009970:	eb1b 0509 	adds.w	r5, fp, r9
 8009974:	eb4c 060a 	adc.w	r6, ip, sl
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	4619      	mov	r1, r3
 800997e:	f04f 0200 	mov.w	r2, #0
 8009982:	f04f 0300 	mov.w	r3, #0
 8009986:	f04f 0400 	mov.w	r4, #0
 800998a:	0094      	lsls	r4, r2, #2
 800998c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009990:	008b      	lsls	r3, r1, #2
 8009992:	461a      	mov	r2, r3
 8009994:	4623      	mov	r3, r4
 8009996:	4628      	mov	r0, r5
 8009998:	4631      	mov	r1, r6
 800999a:	f7f7 f995 	bl	8000cc8 <__aeabi_uldivmod>
 800999e:	4603      	mov	r3, r0
 80099a0:	460c      	mov	r4, r1
 80099a2:	461a      	mov	r2, r3
 80099a4:	4b9a      	ldr	r3, [pc, #616]	; (8009c10 <UART_SetConfig+0x6f4>)
 80099a6:	fba3 1302 	umull	r1, r3, r3, r2
 80099aa:	095b      	lsrs	r3, r3, #5
 80099ac:	2164      	movs	r1, #100	; 0x64
 80099ae:	fb01 f303 	mul.w	r3, r1, r3
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	011b      	lsls	r3, r3, #4
 80099b6:	3332      	adds	r3, #50	; 0x32
 80099b8:	4a95      	ldr	r2, [pc, #596]	; (8009c10 <UART_SetConfig+0x6f4>)
 80099ba:	fba2 2303 	umull	r2, r3, r2, r3
 80099be:	095b      	lsrs	r3, r3, #5
 80099c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80099c4:	4498      	add	r8, r3
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	469b      	mov	fp, r3
 80099ca:	f04f 0c00 	mov.w	ip, #0
 80099ce:	46d9      	mov	r9, fp
 80099d0:	46e2      	mov	sl, ip
 80099d2:	eb19 0309 	adds.w	r3, r9, r9
 80099d6:	eb4a 040a 	adc.w	r4, sl, sl
 80099da:	4699      	mov	r9, r3
 80099dc:	46a2      	mov	sl, r4
 80099de:	eb19 090b 	adds.w	r9, r9, fp
 80099e2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80099e6:	f04f 0100 	mov.w	r1, #0
 80099ea:	f04f 0200 	mov.w	r2, #0
 80099ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80099f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80099f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80099fa:	4689      	mov	r9, r1
 80099fc:	4692      	mov	sl, r2
 80099fe:	eb1b 0509 	adds.w	r5, fp, r9
 8009a02:	eb4c 060a 	adc.w	r6, ip, sl
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	f04f 0200 	mov.w	r2, #0
 8009a10:	f04f 0300 	mov.w	r3, #0
 8009a14:	f04f 0400 	mov.w	r4, #0
 8009a18:	0094      	lsls	r4, r2, #2
 8009a1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a1e:	008b      	lsls	r3, r1, #2
 8009a20:	461a      	mov	r2, r3
 8009a22:	4623      	mov	r3, r4
 8009a24:	4628      	mov	r0, r5
 8009a26:	4631      	mov	r1, r6
 8009a28:	f7f7 f94e 	bl	8000cc8 <__aeabi_uldivmod>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	460c      	mov	r4, r1
 8009a30:	461a      	mov	r2, r3
 8009a32:	4b77      	ldr	r3, [pc, #476]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009a34:	fba3 1302 	umull	r1, r3, r3, r2
 8009a38:	095b      	lsrs	r3, r3, #5
 8009a3a:	2164      	movs	r1, #100	; 0x64
 8009a3c:	fb01 f303 	mul.w	r3, r1, r3
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	011b      	lsls	r3, r3, #4
 8009a44:	3332      	adds	r3, #50	; 0x32
 8009a46:	4a72      	ldr	r2, [pc, #456]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009a48:	fba2 2303 	umull	r2, r3, r2, r3
 8009a4c:	095b      	lsrs	r3, r3, #5
 8009a4e:	f003 020f 	and.w	r2, r3, #15
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4442      	add	r2, r8
 8009a58:	609a      	str	r2, [r3, #8]
 8009a5a:	e0d0      	b.n	8009bfe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009a5c:	f7fd fb62 	bl	8007124 <HAL_RCC_GetPCLK1Freq>
 8009a60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	469a      	mov	sl, r3
 8009a66:	f04f 0b00 	mov.w	fp, #0
 8009a6a:	46d0      	mov	r8, sl
 8009a6c:	46d9      	mov	r9, fp
 8009a6e:	eb18 0308 	adds.w	r3, r8, r8
 8009a72:	eb49 0409 	adc.w	r4, r9, r9
 8009a76:	4698      	mov	r8, r3
 8009a78:	46a1      	mov	r9, r4
 8009a7a:	eb18 080a 	adds.w	r8, r8, sl
 8009a7e:	eb49 090b 	adc.w	r9, r9, fp
 8009a82:	f04f 0100 	mov.w	r1, #0
 8009a86:	f04f 0200 	mov.w	r2, #0
 8009a8a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009a8e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009a92:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009a96:	4688      	mov	r8, r1
 8009a98:	4691      	mov	r9, r2
 8009a9a:	eb1a 0508 	adds.w	r5, sl, r8
 8009a9e:	eb4b 0609 	adc.w	r6, fp, r9
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	685b      	ldr	r3, [r3, #4]
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	f04f 0200 	mov.w	r2, #0
 8009aac:	f04f 0300 	mov.w	r3, #0
 8009ab0:	f04f 0400 	mov.w	r4, #0
 8009ab4:	0094      	lsls	r4, r2, #2
 8009ab6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009aba:	008b      	lsls	r3, r1, #2
 8009abc:	461a      	mov	r2, r3
 8009abe:	4623      	mov	r3, r4
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	f7f7 f900 	bl	8000cc8 <__aeabi_uldivmod>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	460c      	mov	r4, r1
 8009acc:	461a      	mov	r2, r3
 8009ace:	4b50      	ldr	r3, [pc, #320]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009ad0:	fba3 2302 	umull	r2, r3, r3, r2
 8009ad4:	095b      	lsrs	r3, r3, #5
 8009ad6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	469b      	mov	fp, r3
 8009ade:	f04f 0c00 	mov.w	ip, #0
 8009ae2:	46d9      	mov	r9, fp
 8009ae4:	46e2      	mov	sl, ip
 8009ae6:	eb19 0309 	adds.w	r3, r9, r9
 8009aea:	eb4a 040a 	adc.w	r4, sl, sl
 8009aee:	4699      	mov	r9, r3
 8009af0:	46a2      	mov	sl, r4
 8009af2:	eb19 090b 	adds.w	r9, r9, fp
 8009af6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009afa:	f04f 0100 	mov.w	r1, #0
 8009afe:	f04f 0200 	mov.w	r2, #0
 8009b02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009b0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009b0e:	4689      	mov	r9, r1
 8009b10:	4692      	mov	sl, r2
 8009b12:	eb1b 0509 	adds.w	r5, fp, r9
 8009b16:	eb4c 060a 	adc.w	r6, ip, sl
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	4619      	mov	r1, r3
 8009b20:	f04f 0200 	mov.w	r2, #0
 8009b24:	f04f 0300 	mov.w	r3, #0
 8009b28:	f04f 0400 	mov.w	r4, #0
 8009b2c:	0094      	lsls	r4, r2, #2
 8009b2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009b32:	008b      	lsls	r3, r1, #2
 8009b34:	461a      	mov	r2, r3
 8009b36:	4623      	mov	r3, r4
 8009b38:	4628      	mov	r0, r5
 8009b3a:	4631      	mov	r1, r6
 8009b3c:	f7f7 f8c4 	bl	8000cc8 <__aeabi_uldivmod>
 8009b40:	4603      	mov	r3, r0
 8009b42:	460c      	mov	r4, r1
 8009b44:	461a      	mov	r2, r3
 8009b46:	4b32      	ldr	r3, [pc, #200]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009b48:	fba3 1302 	umull	r1, r3, r3, r2
 8009b4c:	095b      	lsrs	r3, r3, #5
 8009b4e:	2164      	movs	r1, #100	; 0x64
 8009b50:	fb01 f303 	mul.w	r3, r1, r3
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	011b      	lsls	r3, r3, #4
 8009b58:	3332      	adds	r3, #50	; 0x32
 8009b5a:	4a2d      	ldr	r2, [pc, #180]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b60:	095b      	lsrs	r3, r3, #5
 8009b62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b66:	4498      	add	r8, r3
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	469b      	mov	fp, r3
 8009b6c:	f04f 0c00 	mov.w	ip, #0
 8009b70:	46d9      	mov	r9, fp
 8009b72:	46e2      	mov	sl, ip
 8009b74:	eb19 0309 	adds.w	r3, r9, r9
 8009b78:	eb4a 040a 	adc.w	r4, sl, sl
 8009b7c:	4699      	mov	r9, r3
 8009b7e:	46a2      	mov	sl, r4
 8009b80:	eb19 090b 	adds.w	r9, r9, fp
 8009b84:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009b88:	f04f 0100 	mov.w	r1, #0
 8009b8c:	f04f 0200 	mov.w	r2, #0
 8009b90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009b98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009b9c:	4689      	mov	r9, r1
 8009b9e:	4692      	mov	sl, r2
 8009ba0:	eb1b 0509 	adds.w	r5, fp, r9
 8009ba4:	eb4c 060a 	adc.w	r6, ip, sl
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	4619      	mov	r1, r3
 8009bae:	f04f 0200 	mov.w	r2, #0
 8009bb2:	f04f 0300 	mov.w	r3, #0
 8009bb6:	f04f 0400 	mov.w	r4, #0
 8009bba:	0094      	lsls	r4, r2, #2
 8009bbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009bc0:	008b      	lsls	r3, r1, #2
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	4623      	mov	r3, r4
 8009bc6:	4628      	mov	r0, r5
 8009bc8:	4631      	mov	r1, r6
 8009bca:	f7f7 f87d 	bl	8000cc8 <__aeabi_uldivmod>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	4b0e      	ldr	r3, [pc, #56]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009bd6:	fba3 1302 	umull	r1, r3, r3, r2
 8009bda:	095b      	lsrs	r3, r3, #5
 8009bdc:	2164      	movs	r1, #100	; 0x64
 8009bde:	fb01 f303 	mul.w	r3, r1, r3
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	011b      	lsls	r3, r3, #4
 8009be6:	3332      	adds	r3, #50	; 0x32
 8009be8:	4a09      	ldr	r2, [pc, #36]	; (8009c10 <UART_SetConfig+0x6f4>)
 8009bea:	fba2 2303 	umull	r2, r3, r2, r3
 8009bee:	095b      	lsrs	r3, r3, #5
 8009bf0:	f003 020f 	and.w	r2, r3, #15
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4442      	add	r2, r8
 8009bfa:	609a      	str	r2, [r3, #8]
}
 8009bfc:	e7ff      	b.n	8009bfe <UART_SetConfig+0x6e2>
 8009bfe:	bf00      	nop
 8009c00:	3714      	adds	r7, #20
 8009c02:	46bd      	mov	sp, r7
 8009c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c08:	40011000 	.word	0x40011000
 8009c0c:	40011400 	.word	0x40011400
 8009c10:	51eb851f 	.word	0x51eb851f

08009c14 <round>:
 8009c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c16:	ec57 6b10 	vmov	r6, r7, d0
 8009c1a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8009c1e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8009c22:	2c13      	cmp	r4, #19
 8009c24:	463b      	mov	r3, r7
 8009c26:	463d      	mov	r5, r7
 8009c28:	dc17      	bgt.n	8009c5a <round+0x46>
 8009c2a:	2c00      	cmp	r4, #0
 8009c2c:	da09      	bge.n	8009c42 <round+0x2e>
 8009c2e:	3401      	adds	r4, #1
 8009c30:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8009c34:	d103      	bne.n	8009c3e <round+0x2a>
 8009c36:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009c3a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009c3e:	2100      	movs	r1, #0
 8009c40:	e02c      	b.n	8009c9c <round+0x88>
 8009c42:	4a18      	ldr	r2, [pc, #96]	; (8009ca4 <round+0x90>)
 8009c44:	4122      	asrs	r2, r4
 8009c46:	4217      	tst	r7, r2
 8009c48:	d100      	bne.n	8009c4c <round+0x38>
 8009c4a:	b19e      	cbz	r6, 8009c74 <round+0x60>
 8009c4c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009c50:	4123      	asrs	r3, r4
 8009c52:	442b      	add	r3, r5
 8009c54:	ea23 0302 	bic.w	r3, r3, r2
 8009c58:	e7f1      	b.n	8009c3e <round+0x2a>
 8009c5a:	2c33      	cmp	r4, #51	; 0x33
 8009c5c:	dd0d      	ble.n	8009c7a <round+0x66>
 8009c5e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8009c62:	d107      	bne.n	8009c74 <round+0x60>
 8009c64:	4630      	mov	r0, r6
 8009c66:	4639      	mov	r1, r7
 8009c68:	ee10 2a10 	vmov	r2, s0
 8009c6c:	f7f6 fb2e 	bl	80002cc <__adddf3>
 8009c70:	4606      	mov	r6, r0
 8009c72:	460f      	mov	r7, r1
 8009c74:	ec47 6b10 	vmov	d0, r6, r7
 8009c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c7a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8009c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c82:	40d0      	lsrs	r0, r2
 8009c84:	4206      	tst	r6, r0
 8009c86:	d0f5      	beq.n	8009c74 <round+0x60>
 8009c88:	2201      	movs	r2, #1
 8009c8a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8009c8e:	fa02 f404 	lsl.w	r4, r2, r4
 8009c92:	1931      	adds	r1, r6, r4
 8009c94:	bf28      	it	cs
 8009c96:	189b      	addcs	r3, r3, r2
 8009c98:	ea21 0100 	bic.w	r1, r1, r0
 8009c9c:	461f      	mov	r7, r3
 8009c9e:	460e      	mov	r6, r1
 8009ca0:	e7e8      	b.n	8009c74 <round+0x60>
 8009ca2:	bf00      	nop
 8009ca4:	000fffff 	.word	0x000fffff

08009ca8 <cosf>:
 8009ca8:	ee10 3a10 	vmov	r3, s0
 8009cac:	b507      	push	{r0, r1, r2, lr}
 8009cae:	4a1c      	ldr	r2, [pc, #112]	; (8009d20 <cosf+0x78>)
 8009cb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	dc04      	bgt.n	8009cc2 <cosf+0x1a>
 8009cb8:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8009d24 <cosf+0x7c>
 8009cbc:	f000 fe22 	bl	800a904 <__kernel_cosf>
 8009cc0:	e004      	b.n	8009ccc <cosf+0x24>
 8009cc2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009cc6:	db04      	blt.n	8009cd2 <cosf+0x2a>
 8009cc8:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009ccc:	b003      	add	sp, #12
 8009cce:	f85d fb04 	ldr.w	pc, [sp], #4
 8009cd2:	4668      	mov	r0, sp
 8009cd4:	f000 fce6 	bl	800a6a4 <__ieee754_rem_pio2f>
 8009cd8:	f000 0003 	and.w	r0, r0, #3
 8009cdc:	2801      	cmp	r0, #1
 8009cde:	d007      	beq.n	8009cf0 <cosf+0x48>
 8009ce0:	2802      	cmp	r0, #2
 8009ce2:	d00e      	beq.n	8009d02 <cosf+0x5a>
 8009ce4:	b9a0      	cbnz	r0, 8009d10 <cosf+0x68>
 8009ce6:	eddd 0a01 	vldr	s1, [sp, #4]
 8009cea:	ed9d 0a00 	vldr	s0, [sp]
 8009cee:	e7e5      	b.n	8009cbc <cosf+0x14>
 8009cf0:	eddd 0a01 	vldr	s1, [sp, #4]
 8009cf4:	ed9d 0a00 	vldr	s0, [sp]
 8009cf8:	f001 f8e4 	bl	800aec4 <__kernel_sinf>
 8009cfc:	eeb1 0a40 	vneg.f32	s0, s0
 8009d00:	e7e4      	b.n	8009ccc <cosf+0x24>
 8009d02:	eddd 0a01 	vldr	s1, [sp, #4]
 8009d06:	ed9d 0a00 	vldr	s0, [sp]
 8009d0a:	f000 fdfb 	bl	800a904 <__kernel_cosf>
 8009d0e:	e7f5      	b.n	8009cfc <cosf+0x54>
 8009d10:	2001      	movs	r0, #1
 8009d12:	eddd 0a01 	vldr	s1, [sp, #4]
 8009d16:	ed9d 0a00 	vldr	s0, [sp]
 8009d1a:	f001 f8d3 	bl	800aec4 <__kernel_sinf>
 8009d1e:	e7d5      	b.n	8009ccc <cosf+0x24>
 8009d20:	3f490fd8 	.word	0x3f490fd8
 8009d24:	00000000 	.word	0x00000000

08009d28 <fmaxf>:
 8009d28:	b508      	push	{r3, lr}
 8009d2a:	ed2d 8b02 	vpush	{d8}
 8009d2e:	eeb0 8a40 	vmov.f32	s16, s0
 8009d32:	eef0 8a60 	vmov.f32	s17, s1
 8009d36:	f000 f82d 	bl	8009d94 <__fpclassifyf>
 8009d3a:	b148      	cbz	r0, 8009d50 <fmaxf+0x28>
 8009d3c:	eeb0 0a68 	vmov.f32	s0, s17
 8009d40:	f000 f828 	bl	8009d94 <__fpclassifyf>
 8009d44:	b130      	cbz	r0, 8009d54 <fmaxf+0x2c>
 8009d46:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d4e:	dc01      	bgt.n	8009d54 <fmaxf+0x2c>
 8009d50:	eeb0 8a68 	vmov.f32	s16, s17
 8009d54:	eeb0 0a48 	vmov.f32	s0, s16
 8009d58:	ecbd 8b02 	vpop	{d8}
 8009d5c:	bd08      	pop	{r3, pc}

08009d5e <fminf>:
 8009d5e:	b508      	push	{r3, lr}
 8009d60:	ed2d 8b02 	vpush	{d8}
 8009d64:	eeb0 8a40 	vmov.f32	s16, s0
 8009d68:	eef0 8a60 	vmov.f32	s17, s1
 8009d6c:	f000 f812 	bl	8009d94 <__fpclassifyf>
 8009d70:	b148      	cbz	r0, 8009d86 <fminf+0x28>
 8009d72:	eeb0 0a68 	vmov.f32	s0, s17
 8009d76:	f000 f80d 	bl	8009d94 <__fpclassifyf>
 8009d7a:	b130      	cbz	r0, 8009d8a <fminf+0x2c>
 8009d7c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d84:	d401      	bmi.n	8009d8a <fminf+0x2c>
 8009d86:	eeb0 8a68 	vmov.f32	s16, s17
 8009d8a:	eeb0 0a48 	vmov.f32	s0, s16
 8009d8e:	ecbd 8b02 	vpop	{d8}
 8009d92:	bd08      	pop	{r3, pc}

08009d94 <__fpclassifyf>:
 8009d94:	ee10 3a10 	vmov	r3, s0
 8009d98:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8009d9c:	d00d      	beq.n	8009dba <__fpclassifyf+0x26>
 8009d9e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8009da2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009da6:	d30a      	bcc.n	8009dbe <__fpclassifyf+0x2a>
 8009da8:	4b07      	ldr	r3, [pc, #28]	; (8009dc8 <__fpclassifyf+0x34>)
 8009daa:	1e42      	subs	r2, r0, #1
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d908      	bls.n	8009dc2 <__fpclassifyf+0x2e>
 8009db0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8009db4:	4258      	negs	r0, r3
 8009db6:	4158      	adcs	r0, r3
 8009db8:	4770      	bx	lr
 8009dba:	2002      	movs	r0, #2
 8009dbc:	4770      	bx	lr
 8009dbe:	2004      	movs	r0, #4
 8009dc0:	4770      	bx	lr
 8009dc2:	2003      	movs	r0, #3
 8009dc4:	4770      	bx	lr
 8009dc6:	bf00      	nop
 8009dc8:	007ffffe 	.word	0x007ffffe

08009dcc <sinf>:
 8009dcc:	ee10 3a10 	vmov	r3, s0
 8009dd0:	b507      	push	{r0, r1, r2, lr}
 8009dd2:	4a1d      	ldr	r2, [pc, #116]	; (8009e48 <sinf+0x7c>)
 8009dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	dc05      	bgt.n	8009de8 <sinf+0x1c>
 8009ddc:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8009e4c <sinf+0x80>
 8009de0:	2000      	movs	r0, #0
 8009de2:	f001 f86f 	bl	800aec4 <__kernel_sinf>
 8009de6:	e004      	b.n	8009df2 <sinf+0x26>
 8009de8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009dec:	db04      	blt.n	8009df8 <sinf+0x2c>
 8009dee:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009df2:	b003      	add	sp, #12
 8009df4:	f85d fb04 	ldr.w	pc, [sp], #4
 8009df8:	4668      	mov	r0, sp
 8009dfa:	f000 fc53 	bl	800a6a4 <__ieee754_rem_pio2f>
 8009dfe:	f000 0003 	and.w	r0, r0, #3
 8009e02:	2801      	cmp	r0, #1
 8009e04:	d008      	beq.n	8009e18 <sinf+0x4c>
 8009e06:	2802      	cmp	r0, #2
 8009e08:	d00d      	beq.n	8009e26 <sinf+0x5a>
 8009e0a:	b9b0      	cbnz	r0, 8009e3a <sinf+0x6e>
 8009e0c:	2001      	movs	r0, #1
 8009e0e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009e12:	ed9d 0a00 	vldr	s0, [sp]
 8009e16:	e7e4      	b.n	8009de2 <sinf+0x16>
 8009e18:	eddd 0a01 	vldr	s1, [sp, #4]
 8009e1c:	ed9d 0a00 	vldr	s0, [sp]
 8009e20:	f000 fd70 	bl	800a904 <__kernel_cosf>
 8009e24:	e7e5      	b.n	8009df2 <sinf+0x26>
 8009e26:	2001      	movs	r0, #1
 8009e28:	eddd 0a01 	vldr	s1, [sp, #4]
 8009e2c:	ed9d 0a00 	vldr	s0, [sp]
 8009e30:	f001 f848 	bl	800aec4 <__kernel_sinf>
 8009e34:	eeb1 0a40 	vneg.f32	s0, s0
 8009e38:	e7db      	b.n	8009df2 <sinf+0x26>
 8009e3a:	eddd 0a01 	vldr	s1, [sp, #4]
 8009e3e:	ed9d 0a00 	vldr	s0, [sp]
 8009e42:	f000 fd5f 	bl	800a904 <__kernel_cosf>
 8009e46:	e7f5      	b.n	8009e34 <sinf+0x68>
 8009e48:	3f490fd8 	.word	0x3f490fd8
 8009e4c:	00000000 	.word	0x00000000

08009e50 <exp>:
 8009e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e52:	ed2d 8b02 	vpush	{d8}
 8009e56:	4e38      	ldr	r6, [pc, #224]	; (8009f38 <exp+0xe8>)
 8009e58:	b08b      	sub	sp, #44	; 0x2c
 8009e5a:	ec55 4b10 	vmov	r4, r5, d0
 8009e5e:	f000 f97b 	bl	800a158 <__ieee754_exp>
 8009e62:	f996 3000 	ldrsb.w	r3, [r6]
 8009e66:	eeb0 8a40 	vmov.f32	s16, s0
 8009e6a:	eef0 8a60 	vmov.f32	s17, s1
 8009e6e:	3301      	adds	r3, #1
 8009e70:	d02c      	beq.n	8009ecc <exp+0x7c>
 8009e72:	ec45 4b10 	vmov	d0, r4, r5
 8009e76:	f001 f86d 	bl	800af54 <finite>
 8009e7a:	b338      	cbz	r0, 8009ecc <exp+0x7c>
 8009e7c:	a32a      	add	r3, pc, #168	; (adr r3, 8009f28 <exp+0xd8>)
 8009e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e82:	4620      	mov	r0, r4
 8009e84:	4629      	mov	r1, r5
 8009e86:	f7f6 fe67 	bl	8000b58 <__aeabi_dcmpgt>
 8009e8a:	4607      	mov	r7, r0
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	d030      	beq.n	8009ef2 <exp+0xa2>
 8009e90:	2303      	movs	r3, #3
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	4b29      	ldr	r3, [pc, #164]	; (8009f3c <exp+0xec>)
 8009e96:	9301      	str	r3, [sp, #4]
 8009e98:	2300      	movs	r3, #0
 8009e9a:	9308      	str	r3, [sp, #32]
 8009e9c:	f996 3000 	ldrsb.w	r3, [r6]
 8009ea0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009ea4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009ea8:	b9c3      	cbnz	r3, 8009edc <exp+0x8c>
 8009eaa:	4b25      	ldr	r3, [pc, #148]	; (8009f40 <exp+0xf0>)
 8009eac:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009eb0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009eb4:	4668      	mov	r0, sp
 8009eb6:	f001 f855 	bl	800af64 <matherr>
 8009eba:	b1a8      	cbz	r0, 8009ee8 <exp+0x98>
 8009ebc:	9b08      	ldr	r3, [sp, #32]
 8009ebe:	b11b      	cbz	r3, 8009ec8 <exp+0x78>
 8009ec0:	f001 f910 	bl	800b0e4 <__errno>
 8009ec4:	9b08      	ldr	r3, [sp, #32]
 8009ec6:	6003      	str	r3, [r0, #0]
 8009ec8:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009ecc:	eeb0 0a48 	vmov.f32	s0, s16
 8009ed0:	eef0 0a68 	vmov.f32	s1, s17
 8009ed4:	b00b      	add	sp, #44	; 0x2c
 8009ed6:	ecbd 8b02 	vpop	{d8}
 8009eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009edc:	4919      	ldr	r1, [pc, #100]	; (8009f44 <exp+0xf4>)
 8009ede:	2000      	movs	r0, #0
 8009ee0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	d1e5      	bne.n	8009eb4 <exp+0x64>
 8009ee8:	f001 f8fc 	bl	800b0e4 <__errno>
 8009eec:	2322      	movs	r3, #34	; 0x22
 8009eee:	6003      	str	r3, [r0, #0]
 8009ef0:	e7e4      	b.n	8009ebc <exp+0x6c>
 8009ef2:	a30f      	add	r3, pc, #60	; (adr r3, 8009f30 <exp+0xe0>)
 8009ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef8:	4620      	mov	r0, r4
 8009efa:	4629      	mov	r1, r5
 8009efc:	f7f6 fe0e 	bl	8000b1c <__aeabi_dcmplt>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d0e3      	beq.n	8009ecc <exp+0x7c>
 8009f04:	2304      	movs	r3, #4
 8009f06:	9300      	str	r3, [sp, #0]
 8009f08:	4b0c      	ldr	r3, [pc, #48]	; (8009f3c <exp+0xec>)
 8009f0a:	9301      	str	r3, [sp, #4]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	2300      	movs	r3, #0
 8009f10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f14:	9708      	str	r7, [sp, #32]
 8009f16:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009f1a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009f1e:	f996 3000 	ldrsb.w	r3, [r6]
 8009f22:	e7df      	b.n	8009ee4 <exp+0x94>
 8009f24:	f3af 8000 	nop.w
 8009f28:	fefa39ef 	.word	0xfefa39ef
 8009f2c:	40862e42 	.word	0x40862e42
 8009f30:	d52d3051 	.word	0xd52d3051
 8009f34:	c0874910 	.word	0xc0874910
 8009f38:	20000049 	.word	0x20000049
 8009f3c:	0800f520 	.word	0x0800f520
 8009f40:	47efffff 	.word	0x47efffff
 8009f44:	7ff00000 	.word	0x7ff00000

08009f48 <sqrt>:
 8009f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f4c:	ed2d 8b02 	vpush	{d8}
 8009f50:	b08b      	sub	sp, #44	; 0x2c
 8009f52:	ec55 4b10 	vmov	r4, r5, d0
 8009f56:	f000 fa6d 	bl	800a434 <__ieee754_sqrt>
 8009f5a:	4b26      	ldr	r3, [pc, #152]	; (8009ff4 <sqrt+0xac>)
 8009f5c:	eeb0 8a40 	vmov.f32	s16, s0
 8009f60:	eef0 8a60 	vmov.f32	s17, s1
 8009f64:	f993 6000 	ldrsb.w	r6, [r3]
 8009f68:	1c73      	adds	r3, r6, #1
 8009f6a:	d02a      	beq.n	8009fc2 <sqrt+0x7a>
 8009f6c:	4622      	mov	r2, r4
 8009f6e:	462b      	mov	r3, r5
 8009f70:	4620      	mov	r0, r4
 8009f72:	4629      	mov	r1, r5
 8009f74:	f7f6 fdfa 	bl	8000b6c <__aeabi_dcmpun>
 8009f78:	4607      	mov	r7, r0
 8009f7a:	bb10      	cbnz	r0, 8009fc2 <sqrt+0x7a>
 8009f7c:	f04f 0800 	mov.w	r8, #0
 8009f80:	f04f 0900 	mov.w	r9, #0
 8009f84:	4642      	mov	r2, r8
 8009f86:	464b      	mov	r3, r9
 8009f88:	4620      	mov	r0, r4
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	f7f6 fdc6 	bl	8000b1c <__aeabi_dcmplt>
 8009f90:	b1b8      	cbz	r0, 8009fc2 <sqrt+0x7a>
 8009f92:	2301      	movs	r3, #1
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	4b18      	ldr	r3, [pc, #96]	; (8009ff8 <sqrt+0xb0>)
 8009f98:	9301      	str	r3, [sp, #4]
 8009f9a:	9708      	str	r7, [sp, #32]
 8009f9c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009fa0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009fa4:	b9b6      	cbnz	r6, 8009fd4 <sqrt+0x8c>
 8009fa6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009faa:	4668      	mov	r0, sp
 8009fac:	f000 ffda 	bl	800af64 <matherr>
 8009fb0:	b1d0      	cbz	r0, 8009fe8 <sqrt+0xa0>
 8009fb2:	9b08      	ldr	r3, [sp, #32]
 8009fb4:	b11b      	cbz	r3, 8009fbe <sqrt+0x76>
 8009fb6:	f001 f895 	bl	800b0e4 <__errno>
 8009fba:	9b08      	ldr	r3, [sp, #32]
 8009fbc:	6003      	str	r3, [r0, #0]
 8009fbe:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009fc2:	eeb0 0a48 	vmov.f32	s0, s16
 8009fc6:	eef0 0a68 	vmov.f32	s1, s17
 8009fca:	b00b      	add	sp, #44	; 0x2c
 8009fcc:	ecbd 8b02 	vpop	{d8}
 8009fd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fd4:	4642      	mov	r2, r8
 8009fd6:	464b      	mov	r3, r9
 8009fd8:	4640      	mov	r0, r8
 8009fda:	4649      	mov	r1, r9
 8009fdc:	f7f6 fc56 	bl	800088c <__aeabi_ddiv>
 8009fe0:	2e02      	cmp	r6, #2
 8009fe2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009fe6:	d1e0      	bne.n	8009faa <sqrt+0x62>
 8009fe8:	f001 f87c 	bl	800b0e4 <__errno>
 8009fec:	2321      	movs	r3, #33	; 0x21
 8009fee:	6003      	str	r3, [r0, #0]
 8009ff0:	e7df      	b.n	8009fb2 <sqrt+0x6a>
 8009ff2:	bf00      	nop
 8009ff4:	20000049 	.word	0x20000049
 8009ff8:	0800f524 	.word	0x0800f524

08009ffc <fmodf>:
 8009ffc:	b5d0      	push	{r4, r6, r7, lr}
 8009ffe:	ed2d 8b02 	vpush	{d8}
 800a002:	b08a      	sub	sp, #40	; 0x28
 800a004:	eef0 8a40 	vmov.f32	s17, s0
 800a008:	eeb0 8a60 	vmov.f32	s16, s1
 800a00c:	f000 fac2 	bl	800a594 <__ieee754_fmodf>
 800a010:	4b26      	ldr	r3, [pc, #152]	; (800a0ac <fmodf+0xb0>)
 800a012:	f993 4000 	ldrsb.w	r4, [r3]
 800a016:	1c63      	adds	r3, r4, #1
 800a018:	d035      	beq.n	800a086 <fmodf+0x8a>
 800a01a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a022:	d630      	bvs.n	800a086 <fmodf+0x8a>
 800a024:	eef4 8a68 	vcmp.f32	s17, s17
 800a028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a02c:	d62b      	bvs.n	800a086 <fmodf+0x8a>
 800a02e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a036:	d126      	bne.n	800a086 <fmodf+0x8a>
 800a038:	2301      	movs	r3, #1
 800a03a:	9300      	str	r3, [sp, #0]
 800a03c:	4b1c      	ldr	r3, [pc, #112]	; (800a0b0 <fmodf+0xb4>)
 800a03e:	9301      	str	r3, [sp, #4]
 800a040:	ee18 0a90 	vmov	r0, s17
 800a044:	2300      	movs	r3, #0
 800a046:	9308      	str	r3, [sp, #32]
 800a048:	f7f6 fa9e 	bl	8000588 <__aeabi_f2d>
 800a04c:	4606      	mov	r6, r0
 800a04e:	460f      	mov	r7, r1
 800a050:	ee18 0a10 	vmov	r0, s16
 800a054:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a058:	f7f6 fa96 	bl	8000588 <__aeabi_f2d>
 800a05c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a060:	b9ac      	cbnz	r4, 800a08e <fmodf+0x92>
 800a062:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a066:	4668      	mov	r0, sp
 800a068:	f000 ff7c 	bl	800af64 <matherr>
 800a06c:	b1c8      	cbz	r0, 800a0a2 <fmodf+0xa6>
 800a06e:	9b08      	ldr	r3, [sp, #32]
 800a070:	b11b      	cbz	r3, 800a07a <fmodf+0x7e>
 800a072:	f001 f837 	bl	800b0e4 <__errno>
 800a076:	9b08      	ldr	r3, [sp, #32]
 800a078:	6003      	str	r3, [r0, #0]
 800a07a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a07e:	f7f6 fdd3 	bl	8000c28 <__aeabi_d2f>
 800a082:	ee00 0a10 	vmov	s0, r0
 800a086:	b00a      	add	sp, #40	; 0x28
 800a088:	ecbd 8b02 	vpop	{d8}
 800a08c:	bdd0      	pop	{r4, r6, r7, pc}
 800a08e:	2200      	movs	r2, #0
 800a090:	2300      	movs	r3, #0
 800a092:	4610      	mov	r0, r2
 800a094:	4619      	mov	r1, r3
 800a096:	f7f6 fbf9 	bl	800088c <__aeabi_ddiv>
 800a09a:	2c02      	cmp	r4, #2
 800a09c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a0a0:	d1e1      	bne.n	800a066 <fmodf+0x6a>
 800a0a2:	f001 f81f 	bl	800b0e4 <__errno>
 800a0a6:	2321      	movs	r3, #33	; 0x21
 800a0a8:	6003      	str	r3, [r0, #0]
 800a0aa:	e7e0      	b.n	800a06e <fmodf+0x72>
 800a0ac:	20000049 	.word	0x20000049
 800a0b0:	0800f529 	.word	0x0800f529

0800a0b4 <sqrtf>:
 800a0b4:	b510      	push	{r4, lr}
 800a0b6:	ed2d 8b02 	vpush	{d8}
 800a0ba:	b08a      	sub	sp, #40	; 0x28
 800a0bc:	eeb0 8a40 	vmov.f32	s16, s0
 800a0c0:	f000 fc1c 	bl	800a8fc <__ieee754_sqrtf>
 800a0c4:	4b21      	ldr	r3, [pc, #132]	; (800a14c <sqrtf+0x98>)
 800a0c6:	f993 4000 	ldrsb.w	r4, [r3]
 800a0ca:	1c63      	adds	r3, r4, #1
 800a0cc:	d02c      	beq.n	800a128 <sqrtf+0x74>
 800a0ce:	eeb4 8a48 	vcmp.f32	s16, s16
 800a0d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0d6:	d627      	bvs.n	800a128 <sqrtf+0x74>
 800a0d8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a0dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e0:	d522      	bpl.n	800a128 <sqrtf+0x74>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	4b1a      	ldr	r3, [pc, #104]	; (800a150 <sqrtf+0x9c>)
 800a0e8:	9301      	str	r3, [sp, #4]
 800a0ea:	ee18 0a10 	vmov	r0, s16
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	9308      	str	r3, [sp, #32]
 800a0f2:	f7f6 fa49 	bl	8000588 <__aeabi_f2d>
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a100:	2300      	movs	r3, #0
 800a102:	b9ac      	cbnz	r4, 800a130 <sqrtf+0x7c>
 800a104:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a108:	4668      	mov	r0, sp
 800a10a:	f000 ff2b 	bl	800af64 <matherr>
 800a10e:	b1b8      	cbz	r0, 800a140 <sqrtf+0x8c>
 800a110:	9b08      	ldr	r3, [sp, #32]
 800a112:	b11b      	cbz	r3, 800a11c <sqrtf+0x68>
 800a114:	f000 ffe6 	bl	800b0e4 <__errno>
 800a118:	9b08      	ldr	r3, [sp, #32]
 800a11a:	6003      	str	r3, [r0, #0]
 800a11c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a120:	f7f6 fd82 	bl	8000c28 <__aeabi_d2f>
 800a124:	ee00 0a10 	vmov	s0, r0
 800a128:	b00a      	add	sp, #40	; 0x28
 800a12a:	ecbd 8b02 	vpop	{d8}
 800a12e:	bd10      	pop	{r4, pc}
 800a130:	4610      	mov	r0, r2
 800a132:	4619      	mov	r1, r3
 800a134:	f7f6 fbaa 	bl	800088c <__aeabi_ddiv>
 800a138:	2c02      	cmp	r4, #2
 800a13a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a13e:	d1e3      	bne.n	800a108 <sqrtf+0x54>
 800a140:	f000 ffd0 	bl	800b0e4 <__errno>
 800a144:	2321      	movs	r3, #33	; 0x21
 800a146:	6003      	str	r3, [r0, #0]
 800a148:	e7e2      	b.n	800a110 <sqrtf+0x5c>
 800a14a:	bf00      	nop
 800a14c:	20000049 	.word	0x20000049
 800a150:	0800f52f 	.word	0x0800f52f
 800a154:	00000000 	.word	0x00000000

0800a158 <__ieee754_exp>:
 800a158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a15c:	ec55 4b10 	vmov	r4, r5, d0
 800a160:	4aab      	ldr	r2, [pc, #684]	; (800a410 <__ieee754_exp+0x2b8>)
 800a162:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a166:	4296      	cmp	r6, r2
 800a168:	ea4f 77d5 	mov.w	r7, r5, lsr #31
 800a16c:	d932      	bls.n	800a1d4 <__ieee754_exp+0x7c>
 800a16e:	4aa9      	ldr	r2, [pc, #676]	; (800a414 <__ieee754_exp+0x2bc>)
 800a170:	4296      	cmp	r6, r2
 800a172:	d913      	bls.n	800a19c <__ieee754_exp+0x44>
 800a174:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a178:	4323      	orrs	r3, r4
 800a17a:	ee10 2a10 	vmov	r2, s0
 800a17e:	d007      	beq.n	800a190 <__ieee754_exp+0x38>
 800a180:	462b      	mov	r3, r5
 800a182:	4620      	mov	r0, r4
 800a184:	4629      	mov	r1, r5
 800a186:	f7f6 f8a1 	bl	80002cc <__adddf3>
 800a18a:	4604      	mov	r4, r0
 800a18c:	460d      	mov	r5, r1
 800a18e:	e000      	b.n	800a192 <__ieee754_exp+0x3a>
 800a190:	b9ef      	cbnz	r7, 800a1ce <__ieee754_exp+0x76>
 800a192:	ec45 4b10 	vmov	d0, r4, r5
 800a196:	b004      	add	sp, #16
 800a198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19c:	a386      	add	r3, pc, #536	; (adr r3, 800a3b8 <__ieee754_exp+0x260>)
 800a19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a2:	ee10 0a10 	vmov	r0, s0
 800a1a6:	4629      	mov	r1, r5
 800a1a8:	f7f6 fcd6 	bl	8000b58 <__aeabi_dcmpgt>
 800a1ac:	b138      	cbz	r0, 800a1be <__ieee754_exp+0x66>
 800a1ae:	a384      	add	r3, pc, #528	; (adr r3, 800a3c0 <__ieee754_exp+0x268>)
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	4619      	mov	r1, r3
 800a1b8:	f7f6 fa3e 	bl	8000638 <__aeabi_dmul>
 800a1bc:	e7e5      	b.n	800a18a <__ieee754_exp+0x32>
 800a1be:	a382      	add	r3, pc, #520	; (adr r3, 800a3c8 <__ieee754_exp+0x270>)
 800a1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c4:	4620      	mov	r0, r4
 800a1c6:	4629      	mov	r1, r5
 800a1c8:	f7f6 fca8 	bl	8000b1c <__aeabi_dcmplt>
 800a1cc:	b130      	cbz	r0, 800a1dc <__ieee754_exp+0x84>
 800a1ce:	2400      	movs	r4, #0
 800a1d0:	2500      	movs	r5, #0
 800a1d2:	e7de      	b.n	800a192 <__ieee754_exp+0x3a>
 800a1d4:	4b90      	ldr	r3, [pc, #576]	; (800a418 <__ieee754_exp+0x2c0>)
 800a1d6:	429e      	cmp	r6, r3
 800a1d8:	f240 80a6 	bls.w	800a328 <__ieee754_exp+0x1d0>
 800a1dc:	4b8f      	ldr	r3, [pc, #572]	; (800a41c <__ieee754_exp+0x2c4>)
 800a1de:	429e      	cmp	r6, r3
 800a1e0:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 800a1e4:	d875      	bhi.n	800a2d2 <__ieee754_exp+0x17a>
 800a1e6:	4b8e      	ldr	r3, [pc, #568]	; (800a420 <__ieee754_exp+0x2c8>)
 800a1e8:	4e8e      	ldr	r6, [pc, #568]	; (800a424 <__ieee754_exp+0x2cc>)
 800a1ea:	4443      	add	r3, r8
 800a1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	4629      	mov	r1, r5
 800a1f4:	f7f6 f868 	bl	80002c8 <__aeabi_dsub>
 800a1f8:	4446      	add	r6, r8
 800a1fa:	e9cd 0100 	strd	r0, r1, [sp]
 800a1fe:	e9d6 8900 	ldrd	r8, r9, [r6]
 800a202:	f1c7 0a01 	rsb	sl, r7, #1
 800a206:	ebaa 0a07 	sub.w	sl, sl, r7
 800a20a:	4642      	mov	r2, r8
 800a20c:	464b      	mov	r3, r9
 800a20e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a212:	f7f6 f859 	bl	80002c8 <__aeabi_dsub>
 800a216:	4604      	mov	r4, r0
 800a218:	460d      	mov	r5, r1
 800a21a:	4622      	mov	r2, r4
 800a21c:	462b      	mov	r3, r5
 800a21e:	4620      	mov	r0, r4
 800a220:	4629      	mov	r1, r5
 800a222:	f7f6 fa09 	bl	8000638 <__aeabi_dmul>
 800a226:	a36a      	add	r3, pc, #424	; (adr r3, 800a3d0 <__ieee754_exp+0x278>)
 800a228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a22c:	4606      	mov	r6, r0
 800a22e:	460f      	mov	r7, r1
 800a230:	f7f6 fa02 	bl	8000638 <__aeabi_dmul>
 800a234:	a368      	add	r3, pc, #416	; (adr r3, 800a3d8 <__ieee754_exp+0x280>)
 800a236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23a:	f7f6 f845 	bl	80002c8 <__aeabi_dsub>
 800a23e:	4632      	mov	r2, r6
 800a240:	463b      	mov	r3, r7
 800a242:	f7f6 f9f9 	bl	8000638 <__aeabi_dmul>
 800a246:	a366      	add	r3, pc, #408	; (adr r3, 800a3e0 <__ieee754_exp+0x288>)
 800a248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24c:	f7f6 f83e 	bl	80002cc <__adddf3>
 800a250:	4632      	mov	r2, r6
 800a252:	463b      	mov	r3, r7
 800a254:	f7f6 f9f0 	bl	8000638 <__aeabi_dmul>
 800a258:	a363      	add	r3, pc, #396	; (adr r3, 800a3e8 <__ieee754_exp+0x290>)
 800a25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25e:	f7f6 f833 	bl	80002c8 <__aeabi_dsub>
 800a262:	4632      	mov	r2, r6
 800a264:	463b      	mov	r3, r7
 800a266:	f7f6 f9e7 	bl	8000638 <__aeabi_dmul>
 800a26a:	a361      	add	r3, pc, #388	; (adr r3, 800a3f0 <__ieee754_exp+0x298>)
 800a26c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a270:	f7f6 f82c 	bl	80002cc <__adddf3>
 800a274:	4632      	mov	r2, r6
 800a276:	463b      	mov	r3, r7
 800a278:	f7f6 f9de 	bl	8000638 <__aeabi_dmul>
 800a27c:	4602      	mov	r2, r0
 800a27e:	460b      	mov	r3, r1
 800a280:	4620      	mov	r0, r4
 800a282:	4629      	mov	r1, r5
 800a284:	f7f6 f820 	bl	80002c8 <__aeabi_dsub>
 800a288:	4602      	mov	r2, r0
 800a28a:	460b      	mov	r3, r1
 800a28c:	4606      	mov	r6, r0
 800a28e:	460f      	mov	r7, r1
 800a290:	4620      	mov	r0, r4
 800a292:	4629      	mov	r1, r5
 800a294:	f7f6 f9d0 	bl	8000638 <__aeabi_dmul>
 800a298:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a29c:	f1ba 0f00 	cmp.w	sl, #0
 800a2a0:	d15c      	bne.n	800a35c <__ieee754_exp+0x204>
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	4639      	mov	r1, r7
 800a2ac:	f7f6 f80c 	bl	80002c8 <__aeabi_dsub>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2b8:	f7f6 fae8 	bl	800088c <__aeabi_ddiv>
 800a2bc:	4622      	mov	r2, r4
 800a2be:	462b      	mov	r3, r5
 800a2c0:	f7f6 f802 	bl	80002c8 <__aeabi_dsub>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	4957      	ldr	r1, [pc, #348]	; (800a428 <__ieee754_exp+0x2d0>)
 800a2cc:	f7f5 fffc 	bl	80002c8 <__aeabi_dsub>
 800a2d0:	e75b      	b.n	800a18a <__ieee754_exp+0x32>
 800a2d2:	4e56      	ldr	r6, [pc, #344]	; (800a42c <__ieee754_exp+0x2d4>)
 800a2d4:	a348      	add	r3, pc, #288	; (adr r3, 800a3f8 <__ieee754_exp+0x2a0>)
 800a2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2da:	4446      	add	r6, r8
 800a2dc:	4620      	mov	r0, r4
 800a2de:	4629      	mov	r1, r5
 800a2e0:	f7f6 f9aa 	bl	8000638 <__aeabi_dmul>
 800a2e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a2e8:	f7f5 fff0 	bl	80002cc <__adddf3>
 800a2ec:	f7f6 fc54 	bl	8000b98 <__aeabi_d2iz>
 800a2f0:	4682      	mov	sl, r0
 800a2f2:	f7f6 f937 	bl	8000564 <__aeabi_i2d>
 800a2f6:	a342      	add	r3, pc, #264	; (adr r3, 800a400 <__ieee754_exp+0x2a8>)
 800a2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fc:	4606      	mov	r6, r0
 800a2fe:	460f      	mov	r7, r1
 800a300:	f7f6 f99a 	bl	8000638 <__aeabi_dmul>
 800a304:	4602      	mov	r2, r0
 800a306:	460b      	mov	r3, r1
 800a308:	4620      	mov	r0, r4
 800a30a:	4629      	mov	r1, r5
 800a30c:	f7f5 ffdc 	bl	80002c8 <__aeabi_dsub>
 800a310:	a33d      	add	r3, pc, #244	; (adr r3, 800a408 <__ieee754_exp+0x2b0>)
 800a312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a316:	e9cd 0100 	strd	r0, r1, [sp]
 800a31a:	4630      	mov	r0, r6
 800a31c:	4639      	mov	r1, r7
 800a31e:	f7f6 f98b 	bl	8000638 <__aeabi_dmul>
 800a322:	4680      	mov	r8, r0
 800a324:	4689      	mov	r9, r1
 800a326:	e770      	b.n	800a20a <__ieee754_exp+0xb2>
 800a328:	4b41      	ldr	r3, [pc, #260]	; (800a430 <__ieee754_exp+0x2d8>)
 800a32a:	429e      	cmp	r6, r3
 800a32c:	d811      	bhi.n	800a352 <__ieee754_exp+0x1fa>
 800a32e:	a324      	add	r3, pc, #144	; (adr r3, 800a3c0 <__ieee754_exp+0x268>)
 800a330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a334:	ee10 0a10 	vmov	r0, s0
 800a338:	4629      	mov	r1, r5
 800a33a:	f7f5 ffc7 	bl	80002cc <__adddf3>
 800a33e:	2200      	movs	r2, #0
 800a340:	4b39      	ldr	r3, [pc, #228]	; (800a428 <__ieee754_exp+0x2d0>)
 800a342:	f7f6 fc09 	bl	8000b58 <__aeabi_dcmpgt>
 800a346:	b138      	cbz	r0, 800a358 <__ieee754_exp+0x200>
 800a348:	2200      	movs	r2, #0
 800a34a:	4b37      	ldr	r3, [pc, #220]	; (800a428 <__ieee754_exp+0x2d0>)
 800a34c:	4620      	mov	r0, r4
 800a34e:	4629      	mov	r1, r5
 800a350:	e719      	b.n	800a186 <__ieee754_exp+0x2e>
 800a352:	f04f 0a00 	mov.w	sl, #0
 800a356:	e760      	b.n	800a21a <__ieee754_exp+0xc2>
 800a358:	4682      	mov	sl, r0
 800a35a:	e75e      	b.n	800a21a <__ieee754_exp+0xc2>
 800a35c:	4632      	mov	r2, r6
 800a35e:	463b      	mov	r3, r7
 800a360:	2000      	movs	r0, #0
 800a362:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800a366:	f7f5 ffaf 	bl	80002c8 <__aeabi_dsub>
 800a36a:	4602      	mov	r2, r0
 800a36c:	460b      	mov	r3, r1
 800a36e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a372:	f7f6 fa8b 	bl	800088c <__aeabi_ddiv>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4640      	mov	r0, r8
 800a37c:	4649      	mov	r1, r9
 800a37e:	f7f5 ffa3 	bl	80002c8 <__aeabi_dsub>
 800a382:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a386:	f7f5 ff9f 	bl	80002c8 <__aeabi_dsub>
 800a38a:	4602      	mov	r2, r0
 800a38c:	460b      	mov	r3, r1
 800a38e:	2000      	movs	r0, #0
 800a390:	4925      	ldr	r1, [pc, #148]	; (800a428 <__ieee754_exp+0x2d0>)
 800a392:	f7f5 ff99 	bl	80002c8 <__aeabi_dsub>
 800a396:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800a39a:	4592      	cmp	sl, r2
 800a39c:	db02      	blt.n	800a3a4 <__ieee754_exp+0x24c>
 800a39e:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800a3a2:	e6f2      	b.n	800a18a <__ieee754_exp+0x32>
 800a3a4:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800a3a8:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800a3b2:	e701      	b.n	800a1b8 <__ieee754_exp+0x60>
 800a3b4:	f3af 8000 	nop.w
 800a3b8:	fefa39ef 	.word	0xfefa39ef
 800a3bc:	40862e42 	.word	0x40862e42
 800a3c0:	8800759c 	.word	0x8800759c
 800a3c4:	7e37e43c 	.word	0x7e37e43c
 800a3c8:	d52d3051 	.word	0xd52d3051
 800a3cc:	c0874910 	.word	0xc0874910
 800a3d0:	72bea4d0 	.word	0x72bea4d0
 800a3d4:	3e663769 	.word	0x3e663769
 800a3d8:	c5d26bf1 	.word	0xc5d26bf1
 800a3dc:	3ebbbd41 	.word	0x3ebbbd41
 800a3e0:	af25de2c 	.word	0xaf25de2c
 800a3e4:	3f11566a 	.word	0x3f11566a
 800a3e8:	16bebd93 	.word	0x16bebd93
 800a3ec:	3f66c16c 	.word	0x3f66c16c
 800a3f0:	5555553e 	.word	0x5555553e
 800a3f4:	3fc55555 	.word	0x3fc55555
 800a3f8:	652b82fe 	.word	0x652b82fe
 800a3fc:	3ff71547 	.word	0x3ff71547
 800a400:	fee00000 	.word	0xfee00000
 800a404:	3fe62e42 	.word	0x3fe62e42
 800a408:	35793c76 	.word	0x35793c76
 800a40c:	3dea39ef 	.word	0x3dea39ef
 800a410:	40862e41 	.word	0x40862e41
 800a414:	7fefffff 	.word	0x7fefffff
 800a418:	3fd62e42 	.word	0x3fd62e42
 800a41c:	3ff0a2b1 	.word	0x3ff0a2b1
 800a420:	0800f548 	.word	0x0800f548
 800a424:	0800f558 	.word	0x0800f558
 800a428:	3ff00000 	.word	0x3ff00000
 800a42c:	0800f538 	.word	0x0800f538
 800a430:	3e2fffff 	.word	0x3e2fffff

0800a434 <__ieee754_sqrt>:
 800a434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a438:	4955      	ldr	r1, [pc, #340]	; (800a590 <__ieee754_sqrt+0x15c>)
 800a43a:	ec55 4b10 	vmov	r4, r5, d0
 800a43e:	43a9      	bics	r1, r5
 800a440:	462b      	mov	r3, r5
 800a442:	462a      	mov	r2, r5
 800a444:	d112      	bne.n	800a46c <__ieee754_sqrt+0x38>
 800a446:	ee10 2a10 	vmov	r2, s0
 800a44a:	ee10 0a10 	vmov	r0, s0
 800a44e:	4629      	mov	r1, r5
 800a450:	f7f6 f8f2 	bl	8000638 <__aeabi_dmul>
 800a454:	4602      	mov	r2, r0
 800a456:	460b      	mov	r3, r1
 800a458:	4620      	mov	r0, r4
 800a45a:	4629      	mov	r1, r5
 800a45c:	f7f5 ff36 	bl	80002cc <__adddf3>
 800a460:	4604      	mov	r4, r0
 800a462:	460d      	mov	r5, r1
 800a464:	ec45 4b10 	vmov	d0, r4, r5
 800a468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a46c:	2d00      	cmp	r5, #0
 800a46e:	ee10 0a10 	vmov	r0, s0
 800a472:	4621      	mov	r1, r4
 800a474:	dc0f      	bgt.n	800a496 <__ieee754_sqrt+0x62>
 800a476:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a47a:	4330      	orrs	r0, r6
 800a47c:	d0f2      	beq.n	800a464 <__ieee754_sqrt+0x30>
 800a47e:	b155      	cbz	r5, 800a496 <__ieee754_sqrt+0x62>
 800a480:	ee10 2a10 	vmov	r2, s0
 800a484:	4620      	mov	r0, r4
 800a486:	4629      	mov	r1, r5
 800a488:	f7f5 ff1e 	bl	80002c8 <__aeabi_dsub>
 800a48c:	4602      	mov	r2, r0
 800a48e:	460b      	mov	r3, r1
 800a490:	f7f6 f9fc 	bl	800088c <__aeabi_ddiv>
 800a494:	e7e4      	b.n	800a460 <__ieee754_sqrt+0x2c>
 800a496:	151b      	asrs	r3, r3, #20
 800a498:	d073      	beq.n	800a582 <__ieee754_sqrt+0x14e>
 800a49a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a49e:	07dd      	lsls	r5, r3, #31
 800a4a0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a4a4:	bf48      	it	mi
 800a4a6:	0fc8      	lsrmi	r0, r1, #31
 800a4a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a4ac:	bf44      	itt	mi
 800a4ae:	0049      	lslmi	r1, r1, #1
 800a4b0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a4b4:	2500      	movs	r5, #0
 800a4b6:	1058      	asrs	r0, r3, #1
 800a4b8:	0fcb      	lsrs	r3, r1, #31
 800a4ba:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a4be:	0049      	lsls	r1, r1, #1
 800a4c0:	2316      	movs	r3, #22
 800a4c2:	462c      	mov	r4, r5
 800a4c4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a4c8:	19a7      	adds	r7, r4, r6
 800a4ca:	4297      	cmp	r7, r2
 800a4cc:	bfde      	ittt	le
 800a4ce:	19bc      	addle	r4, r7, r6
 800a4d0:	1bd2      	suble	r2, r2, r7
 800a4d2:	19ad      	addle	r5, r5, r6
 800a4d4:	0fcf      	lsrs	r7, r1, #31
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a4dc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a4e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a4e4:	d1f0      	bne.n	800a4c8 <__ieee754_sqrt+0x94>
 800a4e6:	f04f 0c20 	mov.w	ip, #32
 800a4ea:	469e      	mov	lr, r3
 800a4ec:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a4f0:	42a2      	cmp	r2, r4
 800a4f2:	eb06 070e 	add.w	r7, r6, lr
 800a4f6:	dc02      	bgt.n	800a4fe <__ieee754_sqrt+0xca>
 800a4f8:	d112      	bne.n	800a520 <__ieee754_sqrt+0xec>
 800a4fa:	428f      	cmp	r7, r1
 800a4fc:	d810      	bhi.n	800a520 <__ieee754_sqrt+0xec>
 800a4fe:	2f00      	cmp	r7, #0
 800a500:	eb07 0e06 	add.w	lr, r7, r6
 800a504:	da42      	bge.n	800a58c <__ieee754_sqrt+0x158>
 800a506:	f1be 0f00 	cmp.w	lr, #0
 800a50a:	db3f      	blt.n	800a58c <__ieee754_sqrt+0x158>
 800a50c:	f104 0801 	add.w	r8, r4, #1
 800a510:	1b12      	subs	r2, r2, r4
 800a512:	428f      	cmp	r7, r1
 800a514:	bf88      	it	hi
 800a516:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a51a:	1bc9      	subs	r1, r1, r7
 800a51c:	4433      	add	r3, r6
 800a51e:	4644      	mov	r4, r8
 800a520:	0052      	lsls	r2, r2, #1
 800a522:	f1bc 0c01 	subs.w	ip, ip, #1
 800a526:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a52a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a52e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a532:	d1dd      	bne.n	800a4f0 <__ieee754_sqrt+0xbc>
 800a534:	430a      	orrs	r2, r1
 800a536:	d006      	beq.n	800a546 <__ieee754_sqrt+0x112>
 800a538:	1c5c      	adds	r4, r3, #1
 800a53a:	bf13      	iteet	ne
 800a53c:	3301      	addne	r3, #1
 800a53e:	3501      	addeq	r5, #1
 800a540:	4663      	moveq	r3, ip
 800a542:	f023 0301 	bicne.w	r3, r3, #1
 800a546:	106a      	asrs	r2, r5, #1
 800a548:	085b      	lsrs	r3, r3, #1
 800a54a:	07e9      	lsls	r1, r5, #31
 800a54c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a550:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a554:	bf48      	it	mi
 800a556:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a55a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a55e:	461c      	mov	r4, r3
 800a560:	e780      	b.n	800a464 <__ieee754_sqrt+0x30>
 800a562:	0aca      	lsrs	r2, r1, #11
 800a564:	3815      	subs	r0, #21
 800a566:	0549      	lsls	r1, r1, #21
 800a568:	2a00      	cmp	r2, #0
 800a56a:	d0fa      	beq.n	800a562 <__ieee754_sqrt+0x12e>
 800a56c:	02d6      	lsls	r6, r2, #11
 800a56e:	d50a      	bpl.n	800a586 <__ieee754_sqrt+0x152>
 800a570:	f1c3 0420 	rsb	r4, r3, #32
 800a574:	fa21 f404 	lsr.w	r4, r1, r4
 800a578:	1e5d      	subs	r5, r3, #1
 800a57a:	4099      	lsls	r1, r3
 800a57c:	4322      	orrs	r2, r4
 800a57e:	1b43      	subs	r3, r0, r5
 800a580:	e78b      	b.n	800a49a <__ieee754_sqrt+0x66>
 800a582:	4618      	mov	r0, r3
 800a584:	e7f0      	b.n	800a568 <__ieee754_sqrt+0x134>
 800a586:	0052      	lsls	r2, r2, #1
 800a588:	3301      	adds	r3, #1
 800a58a:	e7ef      	b.n	800a56c <__ieee754_sqrt+0x138>
 800a58c:	46a0      	mov	r8, r4
 800a58e:	e7bf      	b.n	800a510 <__ieee754_sqrt+0xdc>
 800a590:	7ff00000 	.word	0x7ff00000

0800a594 <__ieee754_fmodf>:
 800a594:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a596:	ee10 6a90 	vmov	r6, s1
 800a59a:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800a59e:	ee10 3a10 	vmov	r3, s0
 800a5a2:	d009      	beq.n	800a5b8 <__ieee754_fmodf+0x24>
 800a5a4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a5a8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a5ac:	ee10 7a10 	vmov	r7, s0
 800a5b0:	da02      	bge.n	800a5b8 <__ieee754_fmodf+0x24>
 800a5b2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a5b6:	dd0a      	ble.n	800a5ce <__ieee754_fmodf+0x3a>
 800a5b8:	ee07 3a90 	vmov	s15, r3
 800a5bc:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800a5c0:	eec0 7aa0 	vdiv.f32	s15, s1, s1
 800a5c4:	ee17 3a90 	vmov	r3, s15
 800a5c8:	ee00 3a10 	vmov	s0, r3
 800a5cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5ce:	42a9      	cmp	r1, r5
 800a5d0:	dbfa      	blt.n	800a5c8 <__ieee754_fmodf+0x34>
 800a5d2:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 800a5d6:	d105      	bne.n	800a5e4 <__ieee754_fmodf+0x50>
 800a5d8:	4a30      	ldr	r2, [pc, #192]	; (800a69c <__ieee754_fmodf+0x108>)
 800a5da:	0fe3      	lsrs	r3, r4, #31
 800a5dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	e7f1      	b.n	800a5c8 <__ieee754_fmodf+0x34>
 800a5e4:	4b2e      	ldr	r3, [pc, #184]	; (800a6a0 <__ieee754_fmodf+0x10c>)
 800a5e6:	4299      	cmp	r1, r3
 800a5e8:	dc3e      	bgt.n	800a668 <__ieee754_fmodf+0xd4>
 800a5ea:	020a      	lsls	r2, r1, #8
 800a5ec:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800a5f0:	2a00      	cmp	r2, #0
 800a5f2:	dc36      	bgt.n	800a662 <__ieee754_fmodf+0xce>
 800a5f4:	429d      	cmp	r5, r3
 800a5f6:	dc3a      	bgt.n	800a66e <__ieee754_fmodf+0xda>
 800a5f8:	022b      	lsls	r3, r5, #8
 800a5fa:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 800a5fe:	005b      	lsls	r3, r3, #1
 800a600:	f102 32ff 	add.w	r2, r2, #4294967295
 800a604:	d5fb      	bpl.n	800a5fe <__ieee754_fmodf+0x6a>
 800a606:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800a60a:	bfbb      	ittet	lt
 800a60c:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 800a610:	1a1b      	sublt	r3, r3, r0
 800a612:	f3c7 0116 	ubfxge	r1, r7, #0, #23
 800a616:	4099      	lsllt	r1, r3
 800a618:	bfa8      	it	ge
 800a61a:	f441 0100 	orrge.w	r1, r1, #8388608	; 0x800000
 800a61e:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 800a622:	bfb5      	itete	lt
 800a624:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 800a628:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800a62c:	1a9b      	sublt	r3, r3, r2
 800a62e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800a632:	bfb8      	it	lt
 800a634:	409d      	lsllt	r5, r3
 800a636:	1a80      	subs	r0, r0, r2
 800a638:	1b4b      	subs	r3, r1, r5
 800a63a:	b9d8      	cbnz	r0, 800a674 <__ieee754_fmodf+0xe0>
 800a63c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800a640:	bf28      	it	cs
 800a642:	460b      	movcs	r3, r1
 800a644:	2b00      	cmp	r3, #0
 800a646:	d0c7      	beq.n	800a5d8 <__ieee754_fmodf+0x44>
 800a648:	4915      	ldr	r1, [pc, #84]	; (800a6a0 <__ieee754_fmodf+0x10c>)
 800a64a:	428b      	cmp	r3, r1
 800a64c:	dd1a      	ble.n	800a684 <__ieee754_fmodf+0xf0>
 800a64e:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 800a652:	db1a      	blt.n	800a68a <__ieee754_fmodf+0xf6>
 800a654:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800a658:	4323      	orrs	r3, r4
 800a65a:	327f      	adds	r2, #127	; 0x7f
 800a65c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800a660:	e7b2      	b.n	800a5c8 <__ieee754_fmodf+0x34>
 800a662:	3801      	subs	r0, #1
 800a664:	0052      	lsls	r2, r2, #1
 800a666:	e7c3      	b.n	800a5f0 <__ieee754_fmodf+0x5c>
 800a668:	15c8      	asrs	r0, r1, #23
 800a66a:	387f      	subs	r0, #127	; 0x7f
 800a66c:	e7c2      	b.n	800a5f4 <__ieee754_fmodf+0x60>
 800a66e:	15ea      	asrs	r2, r5, #23
 800a670:	3a7f      	subs	r2, #127	; 0x7f
 800a672:	e7c8      	b.n	800a606 <__ieee754_fmodf+0x72>
 800a674:	2b00      	cmp	r3, #0
 800a676:	da02      	bge.n	800a67e <__ieee754_fmodf+0xea>
 800a678:	0049      	lsls	r1, r1, #1
 800a67a:	3801      	subs	r0, #1
 800a67c:	e7dc      	b.n	800a638 <__ieee754_fmodf+0xa4>
 800a67e:	d0ab      	beq.n	800a5d8 <__ieee754_fmodf+0x44>
 800a680:	0059      	lsls	r1, r3, #1
 800a682:	e7fa      	b.n	800a67a <__ieee754_fmodf+0xe6>
 800a684:	005b      	lsls	r3, r3, #1
 800a686:	3a01      	subs	r2, #1
 800a688:	e7df      	b.n	800a64a <__ieee754_fmodf+0xb6>
 800a68a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a68e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a692:	3282      	adds	r2, #130	; 0x82
 800a694:	4113      	asrs	r3, r2
 800a696:	4323      	orrs	r3, r4
 800a698:	e796      	b.n	800a5c8 <__ieee754_fmodf+0x34>
 800a69a:	bf00      	nop
 800a69c:	0800f568 	.word	0x0800f568
 800a6a0:	007fffff 	.word	0x007fffff

0800a6a4 <__ieee754_rem_pio2f>:
 800a6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6a6:	ee10 6a10 	vmov	r6, s0
 800a6aa:	4b86      	ldr	r3, [pc, #536]	; (800a8c4 <__ieee754_rem_pio2f+0x220>)
 800a6ac:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800a6b0:	429c      	cmp	r4, r3
 800a6b2:	b087      	sub	sp, #28
 800a6b4:	4605      	mov	r5, r0
 800a6b6:	dc05      	bgt.n	800a6c4 <__ieee754_rem_pio2f+0x20>
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	ed85 0a00 	vstr	s0, [r5]
 800a6be:	6043      	str	r3, [r0, #4]
 800a6c0:	2000      	movs	r0, #0
 800a6c2:	e020      	b.n	800a706 <__ieee754_rem_pio2f+0x62>
 800a6c4:	4b80      	ldr	r3, [pc, #512]	; (800a8c8 <__ieee754_rem_pio2f+0x224>)
 800a6c6:	429c      	cmp	r4, r3
 800a6c8:	dc38      	bgt.n	800a73c <__ieee754_rem_pio2f+0x98>
 800a6ca:	2e00      	cmp	r6, #0
 800a6cc:	f024 040f 	bic.w	r4, r4, #15
 800a6d0:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800a8cc <__ieee754_rem_pio2f+0x228>
 800a6d4:	4b7e      	ldr	r3, [pc, #504]	; (800a8d0 <__ieee754_rem_pio2f+0x22c>)
 800a6d6:	dd18      	ble.n	800a70a <__ieee754_rem_pio2f+0x66>
 800a6d8:	429c      	cmp	r4, r3
 800a6da:	ee70 7a47 	vsub.f32	s15, s0, s14
 800a6de:	bf09      	itett	eq
 800a6e0:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800a8d4 <__ieee754_rem_pio2f+0x230>
 800a6e4:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800a8d8 <__ieee754_rem_pio2f+0x234>
 800a6e8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a6ec:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800a8dc <__ieee754_rem_pio2f+0x238>
 800a6f0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a6f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a6f8:	edc0 6a00 	vstr	s13, [r0]
 800a6fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a700:	edc0 7a01 	vstr	s15, [r0, #4]
 800a704:	2001      	movs	r0, #1
 800a706:	b007      	add	sp, #28
 800a708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a70a:	429c      	cmp	r4, r3
 800a70c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a710:	bf09      	itett	eq
 800a712:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800a8d4 <__ieee754_rem_pio2f+0x230>
 800a716:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800a8d8 <__ieee754_rem_pio2f+0x234>
 800a71a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a71e:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800a8dc <__ieee754_rem_pio2f+0x238>
 800a722:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a726:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a72a:	edc0 6a00 	vstr	s13, [r0]
 800a72e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a732:	edc0 7a01 	vstr	s15, [r0, #4]
 800a736:	f04f 30ff 	mov.w	r0, #4294967295
 800a73a:	e7e4      	b.n	800a706 <__ieee754_rem_pio2f+0x62>
 800a73c:	4b68      	ldr	r3, [pc, #416]	; (800a8e0 <__ieee754_rem_pio2f+0x23c>)
 800a73e:	429c      	cmp	r4, r3
 800a740:	dc71      	bgt.n	800a826 <__ieee754_rem_pio2f+0x182>
 800a742:	f000 fc11 	bl	800af68 <fabsf>
 800a746:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800a8e4 <__ieee754_rem_pio2f+0x240>
 800a74a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a74e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a752:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a756:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800a75a:	ee17 0a90 	vmov	r0, s15
 800a75e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a8cc <__ieee754_rem_pio2f+0x228>
 800a762:	eeb1 7a46 	vneg.f32	s14, s12
 800a766:	eea7 0a27 	vfma.f32	s0, s14, s15
 800a76a:	281f      	cmp	r0, #31
 800a76c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800a8d8 <__ieee754_rem_pio2f+0x234>
 800a770:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a774:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a778:	ee16 3a90 	vmov	r3, s13
 800a77c:	dc1c      	bgt.n	800a7b8 <__ieee754_rem_pio2f+0x114>
 800a77e:	1e47      	subs	r7, r0, #1
 800a780:	4959      	ldr	r1, [pc, #356]	; (800a8e8 <__ieee754_rem_pio2f+0x244>)
 800a782:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800a786:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800a78a:	428a      	cmp	r2, r1
 800a78c:	d014      	beq.n	800a7b8 <__ieee754_rem_pio2f+0x114>
 800a78e:	602b      	str	r3, [r5, #0]
 800a790:	ed95 7a00 	vldr	s14, [r5]
 800a794:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a798:	2e00      	cmp	r6, #0
 800a79a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a79e:	ed85 0a01 	vstr	s0, [r5, #4]
 800a7a2:	dab0      	bge.n	800a706 <__ieee754_rem_pio2f+0x62>
 800a7a4:	eeb1 7a47 	vneg.f32	s14, s14
 800a7a8:	eeb1 0a40 	vneg.f32	s0, s0
 800a7ac:	ed85 7a00 	vstr	s14, [r5]
 800a7b0:	ed85 0a01 	vstr	s0, [r5, #4]
 800a7b4:	4240      	negs	r0, r0
 800a7b6:	e7a6      	b.n	800a706 <__ieee754_rem_pio2f+0x62>
 800a7b8:	15e4      	asrs	r4, r4, #23
 800a7ba:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a7be:	1aa2      	subs	r2, r4, r2
 800a7c0:	2a08      	cmp	r2, #8
 800a7c2:	dde4      	ble.n	800a78e <__ieee754_rem_pio2f+0xea>
 800a7c4:	eddf 7a43 	vldr	s15, [pc, #268]	; 800a8d4 <__ieee754_rem_pio2f+0x230>
 800a7c8:	eef0 6a40 	vmov.f32	s13, s0
 800a7cc:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a7d0:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a7d4:	eea7 0a27 	vfma.f32	s0, s14, s15
 800a7d8:	eddf 7a40 	vldr	s15, [pc, #256]	; 800a8dc <__ieee754_rem_pio2f+0x238>
 800a7dc:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800a7e0:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800a7e4:	eef0 7a40 	vmov.f32	s15, s0
 800a7e8:	ee15 3a90 	vmov	r3, s11
 800a7ec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a7f0:	1aa4      	subs	r4, r4, r2
 800a7f2:	2c19      	cmp	r4, #25
 800a7f4:	dc04      	bgt.n	800a800 <__ieee754_rem_pio2f+0x15c>
 800a7f6:	edc5 5a00 	vstr	s11, [r5]
 800a7fa:	eeb0 0a66 	vmov.f32	s0, s13
 800a7fe:	e7c7      	b.n	800a790 <__ieee754_rem_pio2f+0xec>
 800a800:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800a8ec <__ieee754_rem_pio2f+0x248>
 800a804:	eeb0 0a66 	vmov.f32	s0, s13
 800a808:	eea7 0a25 	vfma.f32	s0, s14, s11
 800a80c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a810:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a814:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a8f0 <__ieee754_rem_pio2f+0x24c>
 800a818:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800a81c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a820:	ed85 7a00 	vstr	s14, [r5]
 800a824:	e7b4      	b.n	800a790 <__ieee754_rem_pio2f+0xec>
 800a826:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a82a:	db06      	blt.n	800a83a <__ieee754_rem_pio2f+0x196>
 800a82c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a830:	edc0 7a01 	vstr	s15, [r0, #4]
 800a834:	edc0 7a00 	vstr	s15, [r0]
 800a838:	e742      	b.n	800a6c0 <__ieee754_rem_pio2f+0x1c>
 800a83a:	15e2      	asrs	r2, r4, #23
 800a83c:	3a86      	subs	r2, #134	; 0x86
 800a83e:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800a842:	ee07 3a90 	vmov	s15, r3
 800a846:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a84a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800a8f4 <__ieee754_rem_pio2f+0x250>
 800a84e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a852:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a856:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a85a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a85e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a862:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a866:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a86a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a86e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a872:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a87a:	edcd 7a05 	vstr	s15, [sp, #20]
 800a87e:	d11e      	bne.n	800a8be <__ieee754_rem_pio2f+0x21a>
 800a880:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a888:	bf0c      	ite	eq
 800a88a:	2301      	moveq	r3, #1
 800a88c:	2302      	movne	r3, #2
 800a88e:	491a      	ldr	r1, [pc, #104]	; (800a8f8 <__ieee754_rem_pio2f+0x254>)
 800a890:	9101      	str	r1, [sp, #4]
 800a892:	2102      	movs	r1, #2
 800a894:	9100      	str	r1, [sp, #0]
 800a896:	a803      	add	r0, sp, #12
 800a898:	4629      	mov	r1, r5
 800a89a:	f000 f891 	bl	800a9c0 <__kernel_rem_pio2f>
 800a89e:	2e00      	cmp	r6, #0
 800a8a0:	f6bf af31 	bge.w	800a706 <__ieee754_rem_pio2f+0x62>
 800a8a4:	edd5 7a00 	vldr	s15, [r5]
 800a8a8:	eef1 7a67 	vneg.f32	s15, s15
 800a8ac:	edc5 7a00 	vstr	s15, [r5]
 800a8b0:	edd5 7a01 	vldr	s15, [r5, #4]
 800a8b4:	eef1 7a67 	vneg.f32	s15, s15
 800a8b8:	edc5 7a01 	vstr	s15, [r5, #4]
 800a8bc:	e77a      	b.n	800a7b4 <__ieee754_rem_pio2f+0x110>
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e7e5      	b.n	800a88e <__ieee754_rem_pio2f+0x1ea>
 800a8c2:	bf00      	nop
 800a8c4:	3f490fd8 	.word	0x3f490fd8
 800a8c8:	4016cbe3 	.word	0x4016cbe3
 800a8cc:	3fc90f80 	.word	0x3fc90f80
 800a8d0:	3fc90fd0 	.word	0x3fc90fd0
 800a8d4:	37354400 	.word	0x37354400
 800a8d8:	37354443 	.word	0x37354443
 800a8dc:	2e85a308 	.word	0x2e85a308
 800a8e0:	43490f80 	.word	0x43490f80
 800a8e4:	3f22f984 	.word	0x3f22f984
 800a8e8:	0800f570 	.word	0x0800f570
 800a8ec:	2e85a300 	.word	0x2e85a300
 800a8f0:	248d3132 	.word	0x248d3132
 800a8f4:	43800000 	.word	0x43800000
 800a8f8:	0800f5f0 	.word	0x0800f5f0

0800a8fc <__ieee754_sqrtf>:
 800a8fc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a900:	4770      	bx	lr
	...

0800a904 <__kernel_cosf>:
 800a904:	ee10 3a10 	vmov	r3, s0
 800a908:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a90c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a910:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a914:	da05      	bge.n	800a922 <__kernel_cosf+0x1e>
 800a916:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a91a:	ee17 2a90 	vmov	r2, s15
 800a91e:	2a00      	cmp	r2, #0
 800a920:	d03b      	beq.n	800a99a <__kernel_cosf+0x96>
 800a922:	ee20 6a00 	vmul.f32	s12, s0, s0
 800a926:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800a92a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a9a0 <__kernel_cosf+0x9c>
 800a92e:	4a1d      	ldr	r2, [pc, #116]	; (800a9a4 <__kernel_cosf+0xa0>)
 800a930:	ee66 7a07 	vmul.f32	s15, s12, s14
 800a934:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800a9a8 <__kernel_cosf+0xa4>
 800a938:	eea6 7a25 	vfma.f32	s14, s12, s11
 800a93c:	4293      	cmp	r3, r2
 800a93e:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800a9ac <__kernel_cosf+0xa8>
 800a942:	eee7 5a06 	vfma.f32	s11, s14, s12
 800a946:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800a9b0 <__kernel_cosf+0xac>
 800a94a:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a94e:	eddf 5a19 	vldr	s11, [pc, #100]	; 800a9b4 <__kernel_cosf+0xb0>
 800a952:	eee7 5a06 	vfma.f32	s11, s14, s12
 800a956:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800a9b8 <__kernel_cosf+0xb4>
 800a95a:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a95e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800a962:	ee27 7a06 	vmul.f32	s14, s14, s12
 800a966:	eee6 0a07 	vfma.f32	s1, s12, s14
 800a96a:	dc04      	bgt.n	800a976 <__kernel_cosf+0x72>
 800a96c:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800a970:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800a974:	4770      	bx	lr
 800a976:	4a11      	ldr	r2, [pc, #68]	; (800a9bc <__kernel_cosf+0xb8>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	bfda      	itte	le
 800a97c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800a980:	ee07 3a10 	vmovle	s14, r3
 800a984:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800a988:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a98c:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800a990:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a994:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a998:	4770      	bx	lr
 800a99a:	eeb0 0a66 	vmov.f32	s0, s13
 800a99e:	4770      	bx	lr
 800a9a0:	ad47d74e 	.word	0xad47d74e
 800a9a4:	3e999999 	.word	0x3e999999
 800a9a8:	310f74f6 	.word	0x310f74f6
 800a9ac:	b493f27c 	.word	0xb493f27c
 800a9b0:	37d00d01 	.word	0x37d00d01
 800a9b4:	bab60b61 	.word	0xbab60b61
 800a9b8:	3d2aaaab 	.word	0x3d2aaaab
 800a9bc:	3f480000 	.word	0x3f480000

0800a9c0 <__kernel_rem_pio2f>:
 800a9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c4:	ed2d 8b04 	vpush	{d8-d9}
 800a9c8:	b0d7      	sub	sp, #348	; 0x15c
 800a9ca:	469b      	mov	fp, r3
 800a9cc:	460e      	mov	r6, r1
 800a9ce:	4bbe      	ldr	r3, [pc, #760]	; (800acc8 <__kernel_rem_pio2f+0x308>)
 800a9d0:	9964      	ldr	r1, [sp, #400]	; 0x190
 800a9d2:	9002      	str	r0, [sp, #8]
 800a9d4:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800a9d8:	9865      	ldr	r0, [sp, #404]	; 0x194
 800a9da:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800a9de:	1ed1      	subs	r1, r2, #3
 800a9e0:	2308      	movs	r3, #8
 800a9e2:	fb91 f1f3 	sdiv	r1, r1, r3
 800a9e6:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800a9ea:	f10b 3aff 	add.w	sl, fp, #4294967295
 800a9ee:	1c4c      	adds	r4, r1, #1
 800a9f0:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800a9f4:	eba1 050a 	sub.w	r5, r1, sl
 800a9f8:	aa1a      	add	r2, sp, #104	; 0x68
 800a9fa:	eb09 070a 	add.w	r7, r9, sl
 800a9fe:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800aa02:	4696      	mov	lr, r2
 800aa04:	2300      	movs	r3, #0
 800aa06:	42bb      	cmp	r3, r7
 800aa08:	dd0f      	ble.n	800aa2a <__kernel_rem_pio2f+0x6a>
 800aa0a:	af42      	add	r7, sp, #264	; 0x108
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	454a      	cmp	r2, r9
 800aa10:	dc27      	bgt.n	800aa62 <__kernel_rem_pio2f+0xa2>
 800aa12:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800aa16:	eb0b 0302 	add.w	r3, fp, r2
 800aa1a:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800aa1e:	9d02      	ldr	r5, [sp, #8]
 800aa20:	eddf 7aad 	vldr	s15, [pc, #692]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800aa24:	f04f 0c00 	mov.w	ip, #0
 800aa28:	e015      	b.n	800aa56 <__kernel_rem_pio2f+0x96>
 800aa2a:	42dd      	cmn	r5, r3
 800aa2c:	bf5d      	ittte	pl
 800aa2e:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800aa32:	ee07 2a90 	vmovpl	s15, r2
 800aa36:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800aa3a:	eef0 7a47 	vmovmi.f32	s15, s14
 800aa3e:	ecee 7a01 	vstmia	lr!, {s15}
 800aa42:	3301      	adds	r3, #1
 800aa44:	e7df      	b.n	800aa06 <__kernel_rem_pio2f+0x46>
 800aa46:	ecf5 6a01 	vldmia	r5!, {s13}
 800aa4a:	ed33 7a01 	vldmdb	r3!, {s14}
 800aa4e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800aa52:	f10c 0c01 	add.w	ip, ip, #1
 800aa56:	45d4      	cmp	ip, sl
 800aa58:	ddf5      	ble.n	800aa46 <__kernel_rem_pio2f+0x86>
 800aa5a:	ece7 7a01 	vstmia	r7!, {s15}
 800aa5e:	3201      	adds	r2, #1
 800aa60:	e7d5      	b.n	800aa0e <__kernel_rem_pio2f+0x4e>
 800aa62:	ab06      	add	r3, sp, #24
 800aa64:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800aa68:	9304      	str	r3, [sp, #16]
 800aa6a:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800acd4 <__kernel_rem_pio2f+0x314>
 800aa6e:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800acd0 <__kernel_rem_pio2f+0x310>
 800aa72:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800aa76:	9303      	str	r3, [sp, #12]
 800aa78:	464d      	mov	r5, r9
 800aa7a:	ab56      	add	r3, sp, #344	; 0x158
 800aa7c:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800aa80:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800aa84:	3f01      	subs	r7, #1
 800aa86:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800aa8a:	00bf      	lsls	r7, r7, #2
 800aa8c:	ab56      	add	r3, sp, #344	; 0x158
 800aa8e:	19da      	adds	r2, r3, r7
 800aa90:	3a4c      	subs	r2, #76	; 0x4c
 800aa92:	2300      	movs	r3, #0
 800aa94:	1ae9      	subs	r1, r5, r3
 800aa96:	2900      	cmp	r1, #0
 800aa98:	dc4c      	bgt.n	800ab34 <__kernel_rem_pio2f+0x174>
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f000 faae 	bl	800affc <scalbnf>
 800aaa0:	eeb0 8a40 	vmov.f32	s16, s0
 800aaa4:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800aaa8:	ee28 0a00 	vmul.f32	s0, s16, s0
 800aaac:	f000 fa64 	bl	800af78 <floorf>
 800aab0:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800aab4:	eea0 8a67 	vfms.f32	s16, s0, s15
 800aab8:	2c00      	cmp	r4, #0
 800aaba:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800aabe:	edcd 7a01 	vstr	s15, [sp, #4]
 800aac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aac6:	ee38 8a67 	vsub.f32	s16, s16, s15
 800aaca:	dd48      	ble.n	800ab5e <__kernel_rem_pio2f+0x19e>
 800aacc:	1e69      	subs	r1, r5, #1
 800aace:	ab06      	add	r3, sp, #24
 800aad0:	f1c4 0008 	rsb	r0, r4, #8
 800aad4:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800aad8:	9a01      	ldr	r2, [sp, #4]
 800aada:	fa4c f300 	asr.w	r3, ip, r0
 800aade:	441a      	add	r2, r3
 800aae0:	4083      	lsls	r3, r0
 800aae2:	9201      	str	r2, [sp, #4]
 800aae4:	ebac 0203 	sub.w	r2, ip, r3
 800aae8:	ab06      	add	r3, sp, #24
 800aaea:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800aaee:	f1c4 0307 	rsb	r3, r4, #7
 800aaf2:	fa42 f803 	asr.w	r8, r2, r3
 800aaf6:	f1b8 0f00 	cmp.w	r8, #0
 800aafa:	dd41      	ble.n	800ab80 <__kernel_rem_pio2f+0x1c0>
 800aafc:	9b01      	ldr	r3, [sp, #4]
 800aafe:	2000      	movs	r0, #0
 800ab00:	3301      	adds	r3, #1
 800ab02:	9301      	str	r3, [sp, #4]
 800ab04:	4601      	mov	r1, r0
 800ab06:	4285      	cmp	r5, r0
 800ab08:	dc6d      	bgt.n	800abe6 <__kernel_rem_pio2f+0x226>
 800ab0a:	2c00      	cmp	r4, #0
 800ab0c:	dd04      	ble.n	800ab18 <__kernel_rem_pio2f+0x158>
 800ab0e:	2c01      	cmp	r4, #1
 800ab10:	d07e      	beq.n	800ac10 <__kernel_rem_pio2f+0x250>
 800ab12:	2c02      	cmp	r4, #2
 800ab14:	f000 8086 	beq.w	800ac24 <__kernel_rem_pio2f+0x264>
 800ab18:	f1b8 0f02 	cmp.w	r8, #2
 800ab1c:	d130      	bne.n	800ab80 <__kernel_rem_pio2f+0x1c0>
 800ab1e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ab22:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ab26:	b359      	cbz	r1, 800ab80 <__kernel_rem_pio2f+0x1c0>
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f000 fa67 	bl	800affc <scalbnf>
 800ab2e:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ab32:	e025      	b.n	800ab80 <__kernel_rem_pio2f+0x1c0>
 800ab34:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ab38:	a806      	add	r0, sp, #24
 800ab3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ab3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab42:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ab46:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ab4a:	ee10 1a10 	vmov	r1, s0
 800ab4e:	ed32 0a01 	vldmdb	r2!, {s0}
 800ab52:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800ab56:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	e79a      	b.n	800aa94 <__kernel_rem_pio2f+0xd4>
 800ab5e:	d106      	bne.n	800ab6e <__kernel_rem_pio2f+0x1ae>
 800ab60:	1e6b      	subs	r3, r5, #1
 800ab62:	aa06      	add	r2, sp, #24
 800ab64:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ab68:	ea4f 2822 	mov.w	r8, r2, asr #8
 800ab6c:	e7c3      	b.n	800aaf6 <__kernel_rem_pio2f+0x136>
 800ab6e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ab72:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ab76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab7a:	da31      	bge.n	800abe0 <__kernel_rem_pio2f+0x220>
 800ab7c:	f04f 0800 	mov.w	r8, #0
 800ab80:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ab84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab88:	f040 80a8 	bne.w	800acdc <__kernel_rem_pio2f+0x31c>
 800ab8c:	1e6b      	subs	r3, r5, #1
 800ab8e:	4618      	mov	r0, r3
 800ab90:	2200      	movs	r2, #0
 800ab92:	4548      	cmp	r0, r9
 800ab94:	da4d      	bge.n	800ac32 <__kernel_rem_pio2f+0x272>
 800ab96:	2a00      	cmp	r2, #0
 800ab98:	f000 8087 	beq.w	800acaa <__kernel_rem_pio2f+0x2ea>
 800ab9c:	aa06      	add	r2, sp, #24
 800ab9e:	3c08      	subs	r4, #8
 800aba0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aba4:	2900      	cmp	r1, #0
 800aba6:	f000 808d 	beq.w	800acc4 <__kernel_rem_pio2f+0x304>
 800abaa:	4620      	mov	r0, r4
 800abac:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800abb0:	9302      	str	r3, [sp, #8]
 800abb2:	f000 fa23 	bl	800affc <scalbnf>
 800abb6:	9b02      	ldr	r3, [sp, #8]
 800abb8:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800acd4 <__kernel_rem_pio2f+0x314>
 800abbc:	0099      	lsls	r1, r3, #2
 800abbe:	aa42      	add	r2, sp, #264	; 0x108
 800abc0:	1850      	adds	r0, r2, r1
 800abc2:	1d05      	adds	r5, r0, #4
 800abc4:	461c      	mov	r4, r3
 800abc6:	2c00      	cmp	r4, #0
 800abc8:	f280 80b8 	bge.w	800ad3c <__kernel_rem_pio2f+0x37c>
 800abcc:	2500      	movs	r5, #0
 800abce:	1b5c      	subs	r4, r3, r5
 800abd0:	2c00      	cmp	r4, #0
 800abd2:	f2c0 80d8 	blt.w	800ad86 <__kernel_rem_pio2f+0x3c6>
 800abd6:	4f3d      	ldr	r7, [pc, #244]	; (800accc <__kernel_rem_pio2f+0x30c>)
 800abd8:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800abdc:	2400      	movs	r4, #0
 800abde:	e0c6      	b.n	800ad6e <__kernel_rem_pio2f+0x3ae>
 800abe0:	f04f 0802 	mov.w	r8, #2
 800abe4:	e78a      	b.n	800aafc <__kernel_rem_pio2f+0x13c>
 800abe6:	ab06      	add	r3, sp, #24
 800abe8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800abec:	b949      	cbnz	r1, 800ac02 <__kernel_rem_pio2f+0x242>
 800abee:	b12b      	cbz	r3, 800abfc <__kernel_rem_pio2f+0x23c>
 800abf0:	aa06      	add	r2, sp, #24
 800abf2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800abf6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800abfa:	2301      	movs	r3, #1
 800abfc:	3001      	adds	r0, #1
 800abfe:	4619      	mov	r1, r3
 800ac00:	e781      	b.n	800ab06 <__kernel_rem_pio2f+0x146>
 800ac02:	aa06      	add	r2, sp, #24
 800ac04:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800ac08:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	e7f5      	b.n	800abfc <__kernel_rem_pio2f+0x23c>
 800ac10:	1e68      	subs	r0, r5, #1
 800ac12:	ab06      	add	r3, sp, #24
 800ac14:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ac18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac1c:	aa06      	add	r2, sp, #24
 800ac1e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800ac22:	e779      	b.n	800ab18 <__kernel_rem_pio2f+0x158>
 800ac24:	1e68      	subs	r0, r5, #1
 800ac26:	ab06      	add	r3, sp, #24
 800ac28:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800ac2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ac30:	e7f4      	b.n	800ac1c <__kernel_rem_pio2f+0x25c>
 800ac32:	a906      	add	r1, sp, #24
 800ac34:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ac38:	3801      	subs	r0, #1
 800ac3a:	430a      	orrs	r2, r1
 800ac3c:	e7a9      	b.n	800ab92 <__kernel_rem_pio2f+0x1d2>
 800ac3e:	f10c 0c01 	add.w	ip, ip, #1
 800ac42:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ac46:	2a00      	cmp	r2, #0
 800ac48:	d0f9      	beq.n	800ac3e <__kernel_rem_pio2f+0x27e>
 800ac4a:	eb0b 0305 	add.w	r3, fp, r5
 800ac4e:	aa1a      	add	r2, sp, #104	; 0x68
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	1898      	adds	r0, r3, r2
 800ac54:	3004      	adds	r0, #4
 800ac56:	1c69      	adds	r1, r5, #1
 800ac58:	3704      	adds	r7, #4
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	4465      	add	r5, ip
 800ac5e:	9005      	str	r0, [sp, #20]
 800ac60:	428d      	cmp	r5, r1
 800ac62:	f6ff af0a 	blt.w	800aa7a <__kernel_rem_pio2f+0xba>
 800ac66:	a81a      	add	r0, sp, #104	; 0x68
 800ac68:	eb02 0c03 	add.w	ip, r2, r3
 800ac6c:	4484      	add	ip, r0
 800ac6e:	9803      	ldr	r0, [sp, #12]
 800ac70:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ac74:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800ac78:	9001      	str	r0, [sp, #4]
 800ac7a:	ee07 0a90 	vmov	s15, r0
 800ac7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac82:	9805      	ldr	r0, [sp, #20]
 800ac84:	edcc 7a00 	vstr	s15, [ip]
 800ac88:	eddf 7a13 	vldr	s15, [pc, #76]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800ac8c:	eb00 0802 	add.w	r8, r0, r2
 800ac90:	f04f 0c00 	mov.w	ip, #0
 800ac94:	45d4      	cmp	ip, sl
 800ac96:	dd0c      	ble.n	800acb2 <__kernel_rem_pio2f+0x2f2>
 800ac98:	eb02 0c07 	add.w	ip, r2, r7
 800ac9c:	a842      	add	r0, sp, #264	; 0x108
 800ac9e:	4484      	add	ip, r0
 800aca0:	edcc 7a01 	vstr	s15, [ip, #4]
 800aca4:	3101      	adds	r1, #1
 800aca6:	3204      	adds	r2, #4
 800aca8:	e7da      	b.n	800ac60 <__kernel_rem_pio2f+0x2a0>
 800acaa:	9b04      	ldr	r3, [sp, #16]
 800acac:	f04f 0c01 	mov.w	ip, #1
 800acb0:	e7c7      	b.n	800ac42 <__kernel_rem_pio2f+0x282>
 800acb2:	ecfe 6a01 	vldmia	lr!, {s13}
 800acb6:	ed38 7a01 	vldmdb	r8!, {s14}
 800acba:	f10c 0c01 	add.w	ip, ip, #1
 800acbe:	eee6 7a87 	vfma.f32	s15, s13, s14
 800acc2:	e7e7      	b.n	800ac94 <__kernel_rem_pio2f+0x2d4>
 800acc4:	3b01      	subs	r3, #1
 800acc6:	e769      	b.n	800ab9c <__kernel_rem_pio2f+0x1dc>
 800acc8:	0800f934 	.word	0x0800f934
 800accc:	0800f908 	.word	0x0800f908
 800acd0:	43800000 	.word	0x43800000
 800acd4:	3b800000 	.word	0x3b800000
 800acd8:	00000000 	.word	0x00000000
 800acdc:	4260      	negs	r0, r4
 800acde:	eeb0 0a48 	vmov.f32	s0, s16
 800ace2:	f000 f98b 	bl	800affc <scalbnf>
 800ace6:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800acd0 <__kernel_rem_pio2f+0x310>
 800acea:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800acee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acf2:	db1a      	blt.n	800ad2a <__kernel_rem_pio2f+0x36a>
 800acf4:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800acd4 <__kernel_rem_pio2f+0x314>
 800acf8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800acfc:	aa06      	add	r2, sp, #24
 800acfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ad02:	a906      	add	r1, sp, #24
 800ad04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad08:	3408      	adds	r4, #8
 800ad0a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ad0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ad12:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ad16:	ee10 3a10 	vmov	r3, s0
 800ad1a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800ad1e:	1c6b      	adds	r3, r5, #1
 800ad20:	ee17 2a90 	vmov	r2, s15
 800ad24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ad28:	e73f      	b.n	800abaa <__kernel_rem_pio2f+0x1ea>
 800ad2a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ad2e:	aa06      	add	r2, sp, #24
 800ad30:	ee10 3a10 	vmov	r3, s0
 800ad34:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800ad38:	462b      	mov	r3, r5
 800ad3a:	e736      	b.n	800abaa <__kernel_rem_pio2f+0x1ea>
 800ad3c:	aa06      	add	r2, sp, #24
 800ad3e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800ad42:	9202      	str	r2, [sp, #8]
 800ad44:	ee07 2a90 	vmov	s15, r2
 800ad48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad4c:	3c01      	subs	r4, #1
 800ad4e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ad52:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ad56:	ed65 7a01 	vstmdb	r5!, {s15}
 800ad5a:	e734      	b.n	800abc6 <__kernel_rem_pio2f+0x206>
 800ad5c:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800ad60:	ecf7 6a01 	vldmia	r7!, {s13}
 800ad64:	ed9c 7a00 	vldr	s14, [ip]
 800ad68:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ad6c:	3401      	adds	r4, #1
 800ad6e:	454c      	cmp	r4, r9
 800ad70:	dc01      	bgt.n	800ad76 <__kernel_rem_pio2f+0x3b6>
 800ad72:	42a5      	cmp	r5, r4
 800ad74:	daf2      	bge.n	800ad5c <__kernel_rem_pio2f+0x39c>
 800ad76:	aa56      	add	r2, sp, #344	; 0x158
 800ad78:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800ad7c:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800ad80:	3501      	adds	r5, #1
 800ad82:	3804      	subs	r0, #4
 800ad84:	e723      	b.n	800abce <__kernel_rem_pio2f+0x20e>
 800ad86:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800ad88:	2a03      	cmp	r2, #3
 800ad8a:	d84d      	bhi.n	800ae28 <__kernel_rem_pio2f+0x468>
 800ad8c:	e8df f002 	tbb	[pc, r2]
 800ad90:	021f1f3e 	.word	0x021f1f3e
 800ad94:	aa56      	add	r2, sp, #344	; 0x158
 800ad96:	4411      	add	r1, r2
 800ad98:	399c      	subs	r1, #156	; 0x9c
 800ad9a:	4608      	mov	r0, r1
 800ad9c:	461c      	mov	r4, r3
 800ad9e:	2c00      	cmp	r4, #0
 800ada0:	dc5f      	bgt.n	800ae62 <__kernel_rem_pio2f+0x4a2>
 800ada2:	4608      	mov	r0, r1
 800ada4:	461c      	mov	r4, r3
 800ada6:	2c01      	cmp	r4, #1
 800ada8:	dc6b      	bgt.n	800ae82 <__kernel_rem_pio2f+0x4c2>
 800adaa:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800adae:	2b01      	cmp	r3, #1
 800adb0:	dc77      	bgt.n	800aea2 <__kernel_rem_pio2f+0x4e2>
 800adb2:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800adb6:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800adba:	f1b8 0f00 	cmp.w	r8, #0
 800adbe:	d176      	bne.n	800aeae <__kernel_rem_pio2f+0x4ee>
 800adc0:	edc6 6a00 	vstr	s13, [r6]
 800adc4:	ed86 7a01 	vstr	s14, [r6, #4]
 800adc8:	edc6 7a02 	vstr	s15, [r6, #8]
 800adcc:	e02c      	b.n	800ae28 <__kernel_rem_pio2f+0x468>
 800adce:	aa56      	add	r2, sp, #344	; 0x158
 800add0:	4411      	add	r1, r2
 800add2:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800add6:	399c      	subs	r1, #156	; 0x9c
 800add8:	4618      	mov	r0, r3
 800adda:	2800      	cmp	r0, #0
 800addc:	da32      	bge.n	800ae44 <__kernel_rem_pio2f+0x484>
 800adde:	f1b8 0f00 	cmp.w	r8, #0
 800ade2:	d035      	beq.n	800ae50 <__kernel_rem_pio2f+0x490>
 800ade4:	eef1 7a47 	vneg.f32	s15, s14
 800ade8:	edc6 7a00 	vstr	s15, [r6]
 800adec:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800adf0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800adf4:	a82f      	add	r0, sp, #188	; 0xbc
 800adf6:	2101      	movs	r1, #1
 800adf8:	428b      	cmp	r3, r1
 800adfa:	da2c      	bge.n	800ae56 <__kernel_rem_pio2f+0x496>
 800adfc:	f1b8 0f00 	cmp.w	r8, #0
 800ae00:	d001      	beq.n	800ae06 <__kernel_rem_pio2f+0x446>
 800ae02:	eef1 7a67 	vneg.f32	s15, s15
 800ae06:	edc6 7a01 	vstr	s15, [r6, #4]
 800ae0a:	e00d      	b.n	800ae28 <__kernel_rem_pio2f+0x468>
 800ae0c:	aa56      	add	r2, sp, #344	; 0x158
 800ae0e:	4411      	add	r1, r2
 800ae10:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800acd8 <__kernel_rem_pio2f+0x318>
 800ae14:	399c      	subs	r1, #156	; 0x9c
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	da0e      	bge.n	800ae38 <__kernel_rem_pio2f+0x478>
 800ae1a:	f1b8 0f00 	cmp.w	r8, #0
 800ae1e:	d001      	beq.n	800ae24 <__kernel_rem_pio2f+0x464>
 800ae20:	eef1 7a67 	vneg.f32	s15, s15
 800ae24:	edc6 7a00 	vstr	s15, [r6]
 800ae28:	9b01      	ldr	r3, [sp, #4]
 800ae2a:	f003 0007 	and.w	r0, r3, #7
 800ae2e:	b057      	add	sp, #348	; 0x15c
 800ae30:	ecbd 8b04 	vpop	{d8-d9}
 800ae34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae38:	ed31 7a01 	vldmdb	r1!, {s14}
 800ae3c:	3b01      	subs	r3, #1
 800ae3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae42:	e7e8      	b.n	800ae16 <__kernel_rem_pio2f+0x456>
 800ae44:	ed71 7a01 	vldmdb	r1!, {s15}
 800ae48:	3801      	subs	r0, #1
 800ae4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ae4e:	e7c4      	b.n	800adda <__kernel_rem_pio2f+0x41a>
 800ae50:	eef0 7a47 	vmov.f32	s15, s14
 800ae54:	e7c8      	b.n	800ade8 <__kernel_rem_pio2f+0x428>
 800ae56:	ecb0 7a01 	vldmia	r0!, {s14}
 800ae5a:	3101      	adds	r1, #1
 800ae5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae60:	e7ca      	b.n	800adf8 <__kernel_rem_pio2f+0x438>
 800ae62:	ed50 7a02 	vldr	s15, [r0, #-8]
 800ae66:	ed70 6a01 	vldmdb	r0!, {s13}
 800ae6a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ae6e:	3c01      	subs	r4, #1
 800ae70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae74:	ed00 7a01 	vstr	s14, [r0, #-4]
 800ae78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae7c:	edc0 7a00 	vstr	s15, [r0]
 800ae80:	e78d      	b.n	800ad9e <__kernel_rem_pio2f+0x3de>
 800ae82:	ed50 7a02 	vldr	s15, [r0, #-8]
 800ae86:	ed70 6a01 	vldmdb	r0!, {s13}
 800ae8a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ae8e:	3c01      	subs	r4, #1
 800ae90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae94:	ed00 7a01 	vstr	s14, [r0, #-4]
 800ae98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae9c:	edc0 7a00 	vstr	s15, [r0]
 800aea0:	e781      	b.n	800ada6 <__kernel_rem_pio2f+0x3e6>
 800aea2:	ed31 7a01 	vldmdb	r1!, {s14}
 800aea6:	3b01      	subs	r3, #1
 800aea8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aeac:	e77f      	b.n	800adae <__kernel_rem_pio2f+0x3ee>
 800aeae:	eef1 6a66 	vneg.f32	s13, s13
 800aeb2:	eeb1 7a47 	vneg.f32	s14, s14
 800aeb6:	edc6 6a00 	vstr	s13, [r6]
 800aeba:	ed86 7a01 	vstr	s14, [r6, #4]
 800aebe:	eef1 7a67 	vneg.f32	s15, s15
 800aec2:	e781      	b.n	800adc8 <__kernel_rem_pio2f+0x408>

0800aec4 <__kernel_sinf>:
 800aec4:	ee10 3a10 	vmov	r3, s0
 800aec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aecc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800aed0:	da04      	bge.n	800aedc <__kernel_sinf+0x18>
 800aed2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800aed6:	ee17 3a90 	vmov	r3, s15
 800aeda:	b35b      	cbz	r3, 800af34 <__kernel_sinf+0x70>
 800aedc:	ee20 7a00 	vmul.f32	s14, s0, s0
 800aee0:	eddf 7a15 	vldr	s15, [pc, #84]	; 800af38 <__kernel_sinf+0x74>
 800aee4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800af3c <__kernel_sinf+0x78>
 800aee8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aeec:	eddf 7a14 	vldr	s15, [pc, #80]	; 800af40 <__kernel_sinf+0x7c>
 800aef0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aef4:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800af44 <__kernel_sinf+0x80>
 800aef8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aefc:	eddf 7a12 	vldr	s15, [pc, #72]	; 800af48 <__kernel_sinf+0x84>
 800af00:	ee60 6a07 	vmul.f32	s13, s0, s14
 800af04:	eee6 7a07 	vfma.f32	s15, s12, s14
 800af08:	b930      	cbnz	r0, 800af18 <__kernel_sinf+0x54>
 800af0a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800af4c <__kernel_sinf+0x88>
 800af0e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800af12:	eea6 0a26 	vfma.f32	s0, s12, s13
 800af16:	4770      	bx	lr
 800af18:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800af1c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800af20:	eee0 7a86 	vfma.f32	s15, s1, s12
 800af24:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800af28:	eddf 7a09 	vldr	s15, [pc, #36]	; 800af50 <__kernel_sinf+0x8c>
 800af2c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800af30:	ee30 0a60 	vsub.f32	s0, s0, s1
 800af34:	4770      	bx	lr
 800af36:	bf00      	nop
 800af38:	2f2ec9d3 	.word	0x2f2ec9d3
 800af3c:	b2d72f34 	.word	0xb2d72f34
 800af40:	3638ef1b 	.word	0x3638ef1b
 800af44:	b9500d01 	.word	0xb9500d01
 800af48:	3c088889 	.word	0x3c088889
 800af4c:	be2aaaab 	.word	0xbe2aaaab
 800af50:	3e2aaaab 	.word	0x3e2aaaab

0800af54 <finite>:
 800af54:	ee10 3a90 	vmov	r3, s1
 800af58:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800af5c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800af60:	0fc0      	lsrs	r0, r0, #31
 800af62:	4770      	bx	lr

0800af64 <matherr>:
 800af64:	2000      	movs	r0, #0
 800af66:	4770      	bx	lr

0800af68 <fabsf>:
 800af68:	ee10 3a10 	vmov	r3, s0
 800af6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af70:	ee00 3a10 	vmov	s0, r3
 800af74:	4770      	bx	lr
	...

0800af78 <floorf>:
 800af78:	ee10 3a10 	vmov	r3, s0
 800af7c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800af80:	0dca      	lsrs	r2, r1, #23
 800af82:	3a7f      	subs	r2, #127	; 0x7f
 800af84:	2a16      	cmp	r2, #22
 800af86:	dc2a      	bgt.n	800afde <floorf+0x66>
 800af88:	2a00      	cmp	r2, #0
 800af8a:	da11      	bge.n	800afb0 <floorf+0x38>
 800af8c:	eddf 7a18 	vldr	s15, [pc, #96]	; 800aff0 <floorf+0x78>
 800af90:	ee30 0a27 	vadd.f32	s0, s0, s15
 800af94:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800af98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af9c:	dd05      	ble.n	800afaa <floorf+0x32>
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	da23      	bge.n	800afea <floorf+0x72>
 800afa2:	4a14      	ldr	r2, [pc, #80]	; (800aff4 <floorf+0x7c>)
 800afa4:	2900      	cmp	r1, #0
 800afa6:	bf18      	it	ne
 800afa8:	4613      	movne	r3, r2
 800afaa:	ee00 3a10 	vmov	s0, r3
 800afae:	4770      	bx	lr
 800afb0:	4911      	ldr	r1, [pc, #68]	; (800aff8 <floorf+0x80>)
 800afb2:	4111      	asrs	r1, r2
 800afb4:	420b      	tst	r3, r1
 800afb6:	d0fa      	beq.n	800afae <floorf+0x36>
 800afb8:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800aff0 <floorf+0x78>
 800afbc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800afc0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800afc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afc8:	ddef      	ble.n	800afaa <floorf+0x32>
 800afca:	2b00      	cmp	r3, #0
 800afcc:	bfbe      	ittt	lt
 800afce:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800afd2:	fa40 f202 	asrlt.w	r2, r0, r2
 800afd6:	189b      	addlt	r3, r3, r2
 800afd8:	ea23 0301 	bic.w	r3, r3, r1
 800afdc:	e7e5      	b.n	800afaa <floorf+0x32>
 800afde:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800afe2:	d3e4      	bcc.n	800afae <floorf+0x36>
 800afe4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800afe8:	4770      	bx	lr
 800afea:	2300      	movs	r3, #0
 800afec:	e7dd      	b.n	800afaa <floorf+0x32>
 800afee:	bf00      	nop
 800aff0:	7149f2ca 	.word	0x7149f2ca
 800aff4:	bf800000 	.word	0xbf800000
 800aff8:	007fffff 	.word	0x007fffff

0800affc <scalbnf>:
 800affc:	b508      	push	{r3, lr}
 800affe:	ee10 2a10 	vmov	r2, s0
 800b002:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800b006:	ed2d 8b02 	vpush	{d8}
 800b00a:	eef0 0a40 	vmov.f32	s1, s0
 800b00e:	d004      	beq.n	800b01a <scalbnf+0x1e>
 800b010:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b014:	d306      	bcc.n	800b024 <scalbnf+0x28>
 800b016:	ee70 0a00 	vadd.f32	s1, s0, s0
 800b01a:	ecbd 8b02 	vpop	{d8}
 800b01e:	eeb0 0a60 	vmov.f32	s0, s1
 800b022:	bd08      	pop	{r3, pc}
 800b024:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b028:	d21c      	bcs.n	800b064 <scalbnf+0x68>
 800b02a:	4b1f      	ldr	r3, [pc, #124]	; (800b0a8 <scalbnf+0xac>)
 800b02c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b0ac <scalbnf+0xb0>
 800b030:	4298      	cmp	r0, r3
 800b032:	ee60 0a27 	vmul.f32	s1, s0, s15
 800b036:	db10      	blt.n	800b05a <scalbnf+0x5e>
 800b038:	ee10 2a90 	vmov	r2, s1
 800b03c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800b040:	3b19      	subs	r3, #25
 800b042:	4403      	add	r3, r0
 800b044:	2bfe      	cmp	r3, #254	; 0xfe
 800b046:	dd0f      	ble.n	800b068 <scalbnf+0x6c>
 800b048:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800b0b0 <scalbnf+0xb4>
 800b04c:	eeb0 0a48 	vmov.f32	s0, s16
 800b050:	f000 f834 	bl	800b0bc <copysignf>
 800b054:	ee60 0a08 	vmul.f32	s1, s0, s16
 800b058:	e7df      	b.n	800b01a <scalbnf+0x1e>
 800b05a:	eddf 7a16 	vldr	s15, [pc, #88]	; 800b0b4 <scalbnf+0xb8>
 800b05e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800b062:	e7da      	b.n	800b01a <scalbnf+0x1e>
 800b064:	0ddb      	lsrs	r3, r3, #23
 800b066:	e7ec      	b.n	800b042 <scalbnf+0x46>
 800b068:	2b00      	cmp	r3, #0
 800b06a:	dd06      	ble.n	800b07a <scalbnf+0x7e>
 800b06c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b070:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b074:	ee00 3a90 	vmov	s1, r3
 800b078:	e7cf      	b.n	800b01a <scalbnf+0x1e>
 800b07a:	f113 0f16 	cmn.w	r3, #22
 800b07e:	da06      	bge.n	800b08e <scalbnf+0x92>
 800b080:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b084:	4298      	cmp	r0, r3
 800b086:	dcdf      	bgt.n	800b048 <scalbnf+0x4c>
 800b088:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800b0b4 <scalbnf+0xb8>
 800b08c:	e7de      	b.n	800b04c <scalbnf+0x50>
 800b08e:	3319      	adds	r3, #25
 800b090:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b094:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b098:	eddf 7a07 	vldr	s15, [pc, #28]	; 800b0b8 <scalbnf+0xbc>
 800b09c:	ee07 3a10 	vmov	s14, r3
 800b0a0:	ee67 0a27 	vmul.f32	s1, s14, s15
 800b0a4:	e7b9      	b.n	800b01a <scalbnf+0x1e>
 800b0a6:	bf00      	nop
 800b0a8:	ffff3cb0 	.word	0xffff3cb0
 800b0ac:	4c000000 	.word	0x4c000000
 800b0b0:	7149f2ca 	.word	0x7149f2ca
 800b0b4:	0da24260 	.word	0x0da24260
 800b0b8:	33000000 	.word	0x33000000

0800b0bc <copysignf>:
 800b0bc:	ee10 3a10 	vmov	r3, s0
 800b0c0:	ee10 2a90 	vmov	r2, s1
 800b0c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0c8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	ee00 3a10 	vmov	s0, r3
 800b0d2:	4770      	bx	lr

0800b0d4 <atof>:
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	f001 bb2b 	b.w	800c730 <strtod>

0800b0da <atoi>:
 800b0da:	220a      	movs	r2, #10
 800b0dc:	2100      	movs	r1, #0
 800b0de:	f001 bbb7 	b.w	800c850 <strtol>
	...

0800b0e4 <__errno>:
 800b0e4:	4b01      	ldr	r3, [pc, #4]	; (800b0ec <__errno+0x8>)
 800b0e6:	6818      	ldr	r0, [r3, #0]
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	2000004c 	.word	0x2000004c

0800b0f0 <__libc_init_array>:
 800b0f0:	b570      	push	{r4, r5, r6, lr}
 800b0f2:	4e0d      	ldr	r6, [pc, #52]	; (800b128 <__libc_init_array+0x38>)
 800b0f4:	4c0d      	ldr	r4, [pc, #52]	; (800b12c <__libc_init_array+0x3c>)
 800b0f6:	1ba4      	subs	r4, r4, r6
 800b0f8:	10a4      	asrs	r4, r4, #2
 800b0fa:	2500      	movs	r5, #0
 800b0fc:	42a5      	cmp	r5, r4
 800b0fe:	d109      	bne.n	800b114 <__libc_init_array+0x24>
 800b100:	4e0b      	ldr	r6, [pc, #44]	; (800b130 <__libc_init_array+0x40>)
 800b102:	4c0c      	ldr	r4, [pc, #48]	; (800b134 <__libc_init_array+0x44>)
 800b104:	f003 fec4 	bl	800ee90 <_init>
 800b108:	1ba4      	subs	r4, r4, r6
 800b10a:	10a4      	asrs	r4, r4, #2
 800b10c:	2500      	movs	r5, #0
 800b10e:	42a5      	cmp	r5, r4
 800b110:	d105      	bne.n	800b11e <__libc_init_array+0x2e>
 800b112:	bd70      	pop	{r4, r5, r6, pc}
 800b114:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b118:	4798      	blx	r3
 800b11a:	3501      	adds	r5, #1
 800b11c:	e7ee      	b.n	800b0fc <__libc_init_array+0xc>
 800b11e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b122:	4798      	blx	r3
 800b124:	3501      	adds	r5, #1
 800b126:	e7f2      	b.n	800b10e <__libc_init_array+0x1e>
 800b128:	0800fc60 	.word	0x0800fc60
 800b12c:	0800fc60 	.word	0x0800fc60
 800b130:	0800fc60 	.word	0x0800fc60
 800b134:	0800fc64 	.word	0x0800fc64

0800b138 <memcpy>:
 800b138:	b510      	push	{r4, lr}
 800b13a:	1e43      	subs	r3, r0, #1
 800b13c:	440a      	add	r2, r1
 800b13e:	4291      	cmp	r1, r2
 800b140:	d100      	bne.n	800b144 <memcpy+0xc>
 800b142:	bd10      	pop	{r4, pc}
 800b144:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b148:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b14c:	e7f7      	b.n	800b13e <memcpy+0x6>

0800b14e <memset>:
 800b14e:	4402      	add	r2, r0
 800b150:	4603      	mov	r3, r0
 800b152:	4293      	cmp	r3, r2
 800b154:	d100      	bne.n	800b158 <memset+0xa>
 800b156:	4770      	bx	lr
 800b158:	f803 1b01 	strb.w	r1, [r3], #1
 800b15c:	e7f9      	b.n	800b152 <memset+0x4>

0800b15e <__cvt>:
 800b15e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b162:	ec55 4b10 	vmov	r4, r5, d0
 800b166:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b168:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b16c:	2d00      	cmp	r5, #0
 800b16e:	460e      	mov	r6, r1
 800b170:	4691      	mov	r9, r2
 800b172:	4619      	mov	r1, r3
 800b174:	bfb8      	it	lt
 800b176:	4622      	movlt	r2, r4
 800b178:	462b      	mov	r3, r5
 800b17a:	f027 0720 	bic.w	r7, r7, #32
 800b17e:	bfbb      	ittet	lt
 800b180:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b184:	461d      	movlt	r5, r3
 800b186:	2300      	movge	r3, #0
 800b188:	232d      	movlt	r3, #45	; 0x2d
 800b18a:	bfb8      	it	lt
 800b18c:	4614      	movlt	r4, r2
 800b18e:	2f46      	cmp	r7, #70	; 0x46
 800b190:	700b      	strb	r3, [r1, #0]
 800b192:	d004      	beq.n	800b19e <__cvt+0x40>
 800b194:	2f45      	cmp	r7, #69	; 0x45
 800b196:	d100      	bne.n	800b19a <__cvt+0x3c>
 800b198:	3601      	adds	r6, #1
 800b19a:	2102      	movs	r1, #2
 800b19c:	e000      	b.n	800b1a0 <__cvt+0x42>
 800b19e:	2103      	movs	r1, #3
 800b1a0:	ab03      	add	r3, sp, #12
 800b1a2:	9301      	str	r3, [sp, #4]
 800b1a4:	ab02      	add	r3, sp, #8
 800b1a6:	9300      	str	r3, [sp, #0]
 800b1a8:	4632      	mov	r2, r6
 800b1aa:	4653      	mov	r3, sl
 800b1ac:	ec45 4b10 	vmov	d0, r4, r5
 800b1b0:	f001 fcb2 	bl	800cb18 <_dtoa_r>
 800b1b4:	2f47      	cmp	r7, #71	; 0x47
 800b1b6:	4680      	mov	r8, r0
 800b1b8:	d102      	bne.n	800b1c0 <__cvt+0x62>
 800b1ba:	f019 0f01 	tst.w	r9, #1
 800b1be:	d026      	beq.n	800b20e <__cvt+0xb0>
 800b1c0:	2f46      	cmp	r7, #70	; 0x46
 800b1c2:	eb08 0906 	add.w	r9, r8, r6
 800b1c6:	d111      	bne.n	800b1ec <__cvt+0x8e>
 800b1c8:	f898 3000 	ldrb.w	r3, [r8]
 800b1cc:	2b30      	cmp	r3, #48	; 0x30
 800b1ce:	d10a      	bne.n	800b1e6 <__cvt+0x88>
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	4629      	mov	r1, r5
 800b1d8:	f7f5 fc96 	bl	8000b08 <__aeabi_dcmpeq>
 800b1dc:	b918      	cbnz	r0, 800b1e6 <__cvt+0x88>
 800b1de:	f1c6 0601 	rsb	r6, r6, #1
 800b1e2:	f8ca 6000 	str.w	r6, [sl]
 800b1e6:	f8da 3000 	ldr.w	r3, [sl]
 800b1ea:	4499      	add	r9, r3
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	4629      	mov	r1, r5
 800b1f4:	f7f5 fc88 	bl	8000b08 <__aeabi_dcmpeq>
 800b1f8:	b938      	cbnz	r0, 800b20a <__cvt+0xac>
 800b1fa:	2230      	movs	r2, #48	; 0x30
 800b1fc:	9b03      	ldr	r3, [sp, #12]
 800b1fe:	454b      	cmp	r3, r9
 800b200:	d205      	bcs.n	800b20e <__cvt+0xb0>
 800b202:	1c59      	adds	r1, r3, #1
 800b204:	9103      	str	r1, [sp, #12]
 800b206:	701a      	strb	r2, [r3, #0]
 800b208:	e7f8      	b.n	800b1fc <__cvt+0x9e>
 800b20a:	f8cd 900c 	str.w	r9, [sp, #12]
 800b20e:	9b03      	ldr	r3, [sp, #12]
 800b210:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b212:	eba3 0308 	sub.w	r3, r3, r8
 800b216:	4640      	mov	r0, r8
 800b218:	6013      	str	r3, [r2, #0]
 800b21a:	b004      	add	sp, #16
 800b21c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b220 <__exponent>:
 800b220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b222:	2900      	cmp	r1, #0
 800b224:	4604      	mov	r4, r0
 800b226:	bfba      	itte	lt
 800b228:	4249      	neglt	r1, r1
 800b22a:	232d      	movlt	r3, #45	; 0x2d
 800b22c:	232b      	movge	r3, #43	; 0x2b
 800b22e:	2909      	cmp	r1, #9
 800b230:	f804 2b02 	strb.w	r2, [r4], #2
 800b234:	7043      	strb	r3, [r0, #1]
 800b236:	dd20      	ble.n	800b27a <__exponent+0x5a>
 800b238:	f10d 0307 	add.w	r3, sp, #7
 800b23c:	461f      	mov	r7, r3
 800b23e:	260a      	movs	r6, #10
 800b240:	fb91 f5f6 	sdiv	r5, r1, r6
 800b244:	fb06 1115 	mls	r1, r6, r5, r1
 800b248:	3130      	adds	r1, #48	; 0x30
 800b24a:	2d09      	cmp	r5, #9
 800b24c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b250:	f103 32ff 	add.w	r2, r3, #4294967295
 800b254:	4629      	mov	r1, r5
 800b256:	dc09      	bgt.n	800b26c <__exponent+0x4c>
 800b258:	3130      	adds	r1, #48	; 0x30
 800b25a:	3b02      	subs	r3, #2
 800b25c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b260:	42bb      	cmp	r3, r7
 800b262:	4622      	mov	r2, r4
 800b264:	d304      	bcc.n	800b270 <__exponent+0x50>
 800b266:	1a10      	subs	r0, r2, r0
 800b268:	b003      	add	sp, #12
 800b26a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b26c:	4613      	mov	r3, r2
 800b26e:	e7e7      	b.n	800b240 <__exponent+0x20>
 800b270:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b274:	f804 2b01 	strb.w	r2, [r4], #1
 800b278:	e7f2      	b.n	800b260 <__exponent+0x40>
 800b27a:	2330      	movs	r3, #48	; 0x30
 800b27c:	4419      	add	r1, r3
 800b27e:	7083      	strb	r3, [r0, #2]
 800b280:	1d02      	adds	r2, r0, #4
 800b282:	70c1      	strb	r1, [r0, #3]
 800b284:	e7ef      	b.n	800b266 <__exponent+0x46>
	...

0800b288 <_printf_float>:
 800b288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b28c:	b08d      	sub	sp, #52	; 0x34
 800b28e:	460c      	mov	r4, r1
 800b290:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b294:	4616      	mov	r6, r2
 800b296:	461f      	mov	r7, r3
 800b298:	4605      	mov	r5, r0
 800b29a:	f002 fe9b 	bl	800dfd4 <_localeconv_r>
 800b29e:	6803      	ldr	r3, [r0, #0]
 800b2a0:	9304      	str	r3, [sp, #16]
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f7f4 ffb4 	bl	8000210 <strlen>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	930a      	str	r3, [sp, #40]	; 0x28
 800b2ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b2b0:	9005      	str	r0, [sp, #20]
 800b2b2:	3307      	adds	r3, #7
 800b2b4:	f023 0307 	bic.w	r3, r3, #7
 800b2b8:	f103 0208 	add.w	r2, r3, #8
 800b2bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b2c0:	f8d4 b000 	ldr.w	fp, [r4]
 800b2c4:	f8c8 2000 	str.w	r2, [r8]
 800b2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2cc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b2d0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b2d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b2d8:	9307      	str	r3, [sp, #28]
 800b2da:	f8cd 8018 	str.w	r8, [sp, #24]
 800b2de:	f04f 32ff 	mov.w	r2, #4294967295
 800b2e2:	4ba7      	ldr	r3, [pc, #668]	; (800b580 <_printf_float+0x2f8>)
 800b2e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2e8:	f7f5 fc40 	bl	8000b6c <__aeabi_dcmpun>
 800b2ec:	bb70      	cbnz	r0, 800b34c <_printf_float+0xc4>
 800b2ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b2f2:	4ba3      	ldr	r3, [pc, #652]	; (800b580 <_printf_float+0x2f8>)
 800b2f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2f8:	f7f5 fc1a 	bl	8000b30 <__aeabi_dcmple>
 800b2fc:	bb30      	cbnz	r0, 800b34c <_printf_float+0xc4>
 800b2fe:	2200      	movs	r2, #0
 800b300:	2300      	movs	r3, #0
 800b302:	4640      	mov	r0, r8
 800b304:	4649      	mov	r1, r9
 800b306:	f7f5 fc09 	bl	8000b1c <__aeabi_dcmplt>
 800b30a:	b110      	cbz	r0, 800b312 <_printf_float+0x8a>
 800b30c:	232d      	movs	r3, #45	; 0x2d
 800b30e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b312:	4a9c      	ldr	r2, [pc, #624]	; (800b584 <_printf_float+0x2fc>)
 800b314:	4b9c      	ldr	r3, [pc, #624]	; (800b588 <_printf_float+0x300>)
 800b316:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b31a:	bf8c      	ite	hi
 800b31c:	4690      	movhi	r8, r2
 800b31e:	4698      	movls	r8, r3
 800b320:	2303      	movs	r3, #3
 800b322:	f02b 0204 	bic.w	r2, fp, #4
 800b326:	6123      	str	r3, [r4, #16]
 800b328:	6022      	str	r2, [r4, #0]
 800b32a:	f04f 0900 	mov.w	r9, #0
 800b32e:	9700      	str	r7, [sp, #0]
 800b330:	4633      	mov	r3, r6
 800b332:	aa0b      	add	r2, sp, #44	; 0x2c
 800b334:	4621      	mov	r1, r4
 800b336:	4628      	mov	r0, r5
 800b338:	f000 f9e6 	bl	800b708 <_printf_common>
 800b33c:	3001      	adds	r0, #1
 800b33e:	f040 808d 	bne.w	800b45c <_printf_float+0x1d4>
 800b342:	f04f 30ff 	mov.w	r0, #4294967295
 800b346:	b00d      	add	sp, #52	; 0x34
 800b348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34c:	4642      	mov	r2, r8
 800b34e:	464b      	mov	r3, r9
 800b350:	4640      	mov	r0, r8
 800b352:	4649      	mov	r1, r9
 800b354:	f7f5 fc0a 	bl	8000b6c <__aeabi_dcmpun>
 800b358:	b110      	cbz	r0, 800b360 <_printf_float+0xd8>
 800b35a:	4a8c      	ldr	r2, [pc, #560]	; (800b58c <_printf_float+0x304>)
 800b35c:	4b8c      	ldr	r3, [pc, #560]	; (800b590 <_printf_float+0x308>)
 800b35e:	e7da      	b.n	800b316 <_printf_float+0x8e>
 800b360:	6861      	ldr	r1, [r4, #4]
 800b362:	1c4b      	adds	r3, r1, #1
 800b364:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b368:	a80a      	add	r0, sp, #40	; 0x28
 800b36a:	d13e      	bne.n	800b3ea <_printf_float+0x162>
 800b36c:	2306      	movs	r3, #6
 800b36e:	6063      	str	r3, [r4, #4]
 800b370:	2300      	movs	r3, #0
 800b372:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b376:	ab09      	add	r3, sp, #36	; 0x24
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	ec49 8b10 	vmov	d0, r8, r9
 800b37e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b382:	6022      	str	r2, [r4, #0]
 800b384:	f8cd a004 	str.w	sl, [sp, #4]
 800b388:	6861      	ldr	r1, [r4, #4]
 800b38a:	4628      	mov	r0, r5
 800b38c:	f7ff fee7 	bl	800b15e <__cvt>
 800b390:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b394:	2b47      	cmp	r3, #71	; 0x47
 800b396:	4680      	mov	r8, r0
 800b398:	d109      	bne.n	800b3ae <_printf_float+0x126>
 800b39a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b39c:	1cd8      	adds	r0, r3, #3
 800b39e:	db02      	blt.n	800b3a6 <_printf_float+0x11e>
 800b3a0:	6862      	ldr	r2, [r4, #4]
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	dd47      	ble.n	800b436 <_printf_float+0x1ae>
 800b3a6:	f1aa 0a02 	sub.w	sl, sl, #2
 800b3aa:	fa5f fa8a 	uxtb.w	sl, sl
 800b3ae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b3b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3b4:	d824      	bhi.n	800b400 <_printf_float+0x178>
 800b3b6:	3901      	subs	r1, #1
 800b3b8:	4652      	mov	r2, sl
 800b3ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b3be:	9109      	str	r1, [sp, #36]	; 0x24
 800b3c0:	f7ff ff2e 	bl	800b220 <__exponent>
 800b3c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3c6:	1813      	adds	r3, r2, r0
 800b3c8:	2a01      	cmp	r2, #1
 800b3ca:	4681      	mov	r9, r0
 800b3cc:	6123      	str	r3, [r4, #16]
 800b3ce:	dc02      	bgt.n	800b3d6 <_printf_float+0x14e>
 800b3d0:	6822      	ldr	r2, [r4, #0]
 800b3d2:	07d1      	lsls	r1, r2, #31
 800b3d4:	d501      	bpl.n	800b3da <_printf_float+0x152>
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	6123      	str	r3, [r4, #16]
 800b3da:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d0a5      	beq.n	800b32e <_printf_float+0xa6>
 800b3e2:	232d      	movs	r3, #45	; 0x2d
 800b3e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3e8:	e7a1      	b.n	800b32e <_printf_float+0xa6>
 800b3ea:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b3ee:	f000 8177 	beq.w	800b6e0 <_printf_float+0x458>
 800b3f2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b3f6:	d1bb      	bne.n	800b370 <_printf_float+0xe8>
 800b3f8:	2900      	cmp	r1, #0
 800b3fa:	d1b9      	bne.n	800b370 <_printf_float+0xe8>
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	e7b6      	b.n	800b36e <_printf_float+0xe6>
 800b400:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b404:	d119      	bne.n	800b43a <_printf_float+0x1b2>
 800b406:	2900      	cmp	r1, #0
 800b408:	6863      	ldr	r3, [r4, #4]
 800b40a:	dd0c      	ble.n	800b426 <_printf_float+0x19e>
 800b40c:	6121      	str	r1, [r4, #16]
 800b40e:	b913      	cbnz	r3, 800b416 <_printf_float+0x18e>
 800b410:	6822      	ldr	r2, [r4, #0]
 800b412:	07d2      	lsls	r2, r2, #31
 800b414:	d502      	bpl.n	800b41c <_printf_float+0x194>
 800b416:	3301      	adds	r3, #1
 800b418:	440b      	add	r3, r1
 800b41a:	6123      	str	r3, [r4, #16]
 800b41c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b41e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b420:	f04f 0900 	mov.w	r9, #0
 800b424:	e7d9      	b.n	800b3da <_printf_float+0x152>
 800b426:	b913      	cbnz	r3, 800b42e <_printf_float+0x1a6>
 800b428:	6822      	ldr	r2, [r4, #0]
 800b42a:	07d0      	lsls	r0, r2, #31
 800b42c:	d501      	bpl.n	800b432 <_printf_float+0x1aa>
 800b42e:	3302      	adds	r3, #2
 800b430:	e7f3      	b.n	800b41a <_printf_float+0x192>
 800b432:	2301      	movs	r3, #1
 800b434:	e7f1      	b.n	800b41a <_printf_float+0x192>
 800b436:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b43a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b43e:	4293      	cmp	r3, r2
 800b440:	db05      	blt.n	800b44e <_printf_float+0x1c6>
 800b442:	6822      	ldr	r2, [r4, #0]
 800b444:	6123      	str	r3, [r4, #16]
 800b446:	07d1      	lsls	r1, r2, #31
 800b448:	d5e8      	bpl.n	800b41c <_printf_float+0x194>
 800b44a:	3301      	adds	r3, #1
 800b44c:	e7e5      	b.n	800b41a <_printf_float+0x192>
 800b44e:	2b00      	cmp	r3, #0
 800b450:	bfd4      	ite	le
 800b452:	f1c3 0302 	rsble	r3, r3, #2
 800b456:	2301      	movgt	r3, #1
 800b458:	4413      	add	r3, r2
 800b45a:	e7de      	b.n	800b41a <_printf_float+0x192>
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	055a      	lsls	r2, r3, #21
 800b460:	d407      	bmi.n	800b472 <_printf_float+0x1ea>
 800b462:	6923      	ldr	r3, [r4, #16]
 800b464:	4642      	mov	r2, r8
 800b466:	4631      	mov	r1, r6
 800b468:	4628      	mov	r0, r5
 800b46a:	47b8      	blx	r7
 800b46c:	3001      	adds	r0, #1
 800b46e:	d12b      	bne.n	800b4c8 <_printf_float+0x240>
 800b470:	e767      	b.n	800b342 <_printf_float+0xba>
 800b472:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b476:	f240 80dc 	bls.w	800b632 <_printf_float+0x3aa>
 800b47a:	2200      	movs	r2, #0
 800b47c:	2300      	movs	r3, #0
 800b47e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b482:	f7f5 fb41 	bl	8000b08 <__aeabi_dcmpeq>
 800b486:	2800      	cmp	r0, #0
 800b488:	d033      	beq.n	800b4f2 <_printf_float+0x26a>
 800b48a:	2301      	movs	r3, #1
 800b48c:	4a41      	ldr	r2, [pc, #260]	; (800b594 <_printf_float+0x30c>)
 800b48e:	4631      	mov	r1, r6
 800b490:	4628      	mov	r0, r5
 800b492:	47b8      	blx	r7
 800b494:	3001      	adds	r0, #1
 800b496:	f43f af54 	beq.w	800b342 <_printf_float+0xba>
 800b49a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	db02      	blt.n	800b4a8 <_printf_float+0x220>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	07d8      	lsls	r0, r3, #31
 800b4a6:	d50f      	bpl.n	800b4c8 <_printf_float+0x240>
 800b4a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ac:	4631      	mov	r1, r6
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	47b8      	blx	r7
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	f43f af45 	beq.w	800b342 <_printf_float+0xba>
 800b4b8:	f04f 0800 	mov.w	r8, #0
 800b4bc:	f104 091a 	add.w	r9, r4, #26
 800b4c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	4543      	cmp	r3, r8
 800b4c6:	dc09      	bgt.n	800b4dc <_printf_float+0x254>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	079b      	lsls	r3, r3, #30
 800b4cc:	f100 8103 	bmi.w	800b6d6 <_printf_float+0x44e>
 800b4d0:	68e0      	ldr	r0, [r4, #12]
 800b4d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4d4:	4298      	cmp	r0, r3
 800b4d6:	bfb8      	it	lt
 800b4d8:	4618      	movlt	r0, r3
 800b4da:	e734      	b.n	800b346 <_printf_float+0xbe>
 800b4dc:	2301      	movs	r3, #1
 800b4de:	464a      	mov	r2, r9
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	47b8      	blx	r7
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	f43f af2b 	beq.w	800b342 <_printf_float+0xba>
 800b4ec:	f108 0801 	add.w	r8, r8, #1
 800b4f0:	e7e6      	b.n	800b4c0 <_printf_float+0x238>
 800b4f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	dc2b      	bgt.n	800b550 <_printf_float+0x2c8>
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	4a26      	ldr	r2, [pc, #152]	; (800b594 <_printf_float+0x30c>)
 800b4fc:	4631      	mov	r1, r6
 800b4fe:	4628      	mov	r0, r5
 800b500:	47b8      	blx	r7
 800b502:	3001      	adds	r0, #1
 800b504:	f43f af1d 	beq.w	800b342 <_printf_float+0xba>
 800b508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b50a:	b923      	cbnz	r3, 800b516 <_printf_float+0x28e>
 800b50c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b50e:	b913      	cbnz	r3, 800b516 <_printf_float+0x28e>
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	07d9      	lsls	r1, r3, #31
 800b514:	d5d8      	bpl.n	800b4c8 <_printf_float+0x240>
 800b516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b51a:	4631      	mov	r1, r6
 800b51c:	4628      	mov	r0, r5
 800b51e:	47b8      	blx	r7
 800b520:	3001      	adds	r0, #1
 800b522:	f43f af0e 	beq.w	800b342 <_printf_float+0xba>
 800b526:	f04f 0900 	mov.w	r9, #0
 800b52a:	f104 0a1a 	add.w	sl, r4, #26
 800b52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b530:	425b      	negs	r3, r3
 800b532:	454b      	cmp	r3, r9
 800b534:	dc01      	bgt.n	800b53a <_printf_float+0x2b2>
 800b536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b538:	e794      	b.n	800b464 <_printf_float+0x1dc>
 800b53a:	2301      	movs	r3, #1
 800b53c:	4652      	mov	r2, sl
 800b53e:	4631      	mov	r1, r6
 800b540:	4628      	mov	r0, r5
 800b542:	47b8      	blx	r7
 800b544:	3001      	adds	r0, #1
 800b546:	f43f aefc 	beq.w	800b342 <_printf_float+0xba>
 800b54a:	f109 0901 	add.w	r9, r9, #1
 800b54e:	e7ee      	b.n	800b52e <_printf_float+0x2a6>
 800b550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b552:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b554:	429a      	cmp	r2, r3
 800b556:	bfa8      	it	ge
 800b558:	461a      	movge	r2, r3
 800b55a:	2a00      	cmp	r2, #0
 800b55c:	4691      	mov	r9, r2
 800b55e:	dd07      	ble.n	800b570 <_printf_float+0x2e8>
 800b560:	4613      	mov	r3, r2
 800b562:	4631      	mov	r1, r6
 800b564:	4642      	mov	r2, r8
 800b566:	4628      	mov	r0, r5
 800b568:	47b8      	blx	r7
 800b56a:	3001      	adds	r0, #1
 800b56c:	f43f aee9 	beq.w	800b342 <_printf_float+0xba>
 800b570:	f104 031a 	add.w	r3, r4, #26
 800b574:	f04f 0b00 	mov.w	fp, #0
 800b578:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b57c:	9306      	str	r3, [sp, #24]
 800b57e:	e015      	b.n	800b5ac <_printf_float+0x324>
 800b580:	7fefffff 	.word	0x7fefffff
 800b584:	0800f948 	.word	0x0800f948
 800b588:	0800f944 	.word	0x0800f944
 800b58c:	0800f950 	.word	0x0800f950
 800b590:	0800f94c 	.word	0x0800f94c
 800b594:	0800f954 	.word	0x0800f954
 800b598:	2301      	movs	r3, #1
 800b59a:	9a06      	ldr	r2, [sp, #24]
 800b59c:	4631      	mov	r1, r6
 800b59e:	4628      	mov	r0, r5
 800b5a0:	47b8      	blx	r7
 800b5a2:	3001      	adds	r0, #1
 800b5a4:	f43f aecd 	beq.w	800b342 <_printf_float+0xba>
 800b5a8:	f10b 0b01 	add.w	fp, fp, #1
 800b5ac:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b5b0:	ebaa 0309 	sub.w	r3, sl, r9
 800b5b4:	455b      	cmp	r3, fp
 800b5b6:	dcef      	bgt.n	800b598 <_printf_float+0x310>
 800b5b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	44d0      	add	r8, sl
 800b5c0:	db15      	blt.n	800b5ee <_printf_float+0x366>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	07da      	lsls	r2, r3, #31
 800b5c6:	d412      	bmi.n	800b5ee <_printf_float+0x366>
 800b5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5cc:	eba3 020a 	sub.w	r2, r3, sl
 800b5d0:	eba3 0a01 	sub.w	sl, r3, r1
 800b5d4:	4592      	cmp	sl, r2
 800b5d6:	bfa8      	it	ge
 800b5d8:	4692      	movge	sl, r2
 800b5da:	f1ba 0f00 	cmp.w	sl, #0
 800b5de:	dc0e      	bgt.n	800b5fe <_printf_float+0x376>
 800b5e0:	f04f 0800 	mov.w	r8, #0
 800b5e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5e8:	f104 091a 	add.w	r9, r4, #26
 800b5ec:	e019      	b.n	800b622 <_printf_float+0x39a>
 800b5ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5f2:	4631      	mov	r1, r6
 800b5f4:	4628      	mov	r0, r5
 800b5f6:	47b8      	blx	r7
 800b5f8:	3001      	adds	r0, #1
 800b5fa:	d1e5      	bne.n	800b5c8 <_printf_float+0x340>
 800b5fc:	e6a1      	b.n	800b342 <_printf_float+0xba>
 800b5fe:	4653      	mov	r3, sl
 800b600:	4642      	mov	r2, r8
 800b602:	4631      	mov	r1, r6
 800b604:	4628      	mov	r0, r5
 800b606:	47b8      	blx	r7
 800b608:	3001      	adds	r0, #1
 800b60a:	d1e9      	bne.n	800b5e0 <_printf_float+0x358>
 800b60c:	e699      	b.n	800b342 <_printf_float+0xba>
 800b60e:	2301      	movs	r3, #1
 800b610:	464a      	mov	r2, r9
 800b612:	4631      	mov	r1, r6
 800b614:	4628      	mov	r0, r5
 800b616:	47b8      	blx	r7
 800b618:	3001      	adds	r0, #1
 800b61a:	f43f ae92 	beq.w	800b342 <_printf_float+0xba>
 800b61e:	f108 0801 	add.w	r8, r8, #1
 800b622:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b626:	1a9b      	subs	r3, r3, r2
 800b628:	eba3 030a 	sub.w	r3, r3, sl
 800b62c:	4543      	cmp	r3, r8
 800b62e:	dcee      	bgt.n	800b60e <_printf_float+0x386>
 800b630:	e74a      	b.n	800b4c8 <_printf_float+0x240>
 800b632:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b634:	2a01      	cmp	r2, #1
 800b636:	dc01      	bgt.n	800b63c <_printf_float+0x3b4>
 800b638:	07db      	lsls	r3, r3, #31
 800b63a:	d53a      	bpl.n	800b6b2 <_printf_float+0x42a>
 800b63c:	2301      	movs	r3, #1
 800b63e:	4642      	mov	r2, r8
 800b640:	4631      	mov	r1, r6
 800b642:	4628      	mov	r0, r5
 800b644:	47b8      	blx	r7
 800b646:	3001      	adds	r0, #1
 800b648:	f43f ae7b 	beq.w	800b342 <_printf_float+0xba>
 800b64c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b650:	4631      	mov	r1, r6
 800b652:	4628      	mov	r0, r5
 800b654:	47b8      	blx	r7
 800b656:	3001      	adds	r0, #1
 800b658:	f108 0801 	add.w	r8, r8, #1
 800b65c:	f43f ae71 	beq.w	800b342 <_printf_float+0xba>
 800b660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b662:	2200      	movs	r2, #0
 800b664:	f103 3aff 	add.w	sl, r3, #4294967295
 800b668:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b66c:	2300      	movs	r3, #0
 800b66e:	f7f5 fa4b 	bl	8000b08 <__aeabi_dcmpeq>
 800b672:	b9c8      	cbnz	r0, 800b6a8 <_printf_float+0x420>
 800b674:	4653      	mov	r3, sl
 800b676:	4642      	mov	r2, r8
 800b678:	4631      	mov	r1, r6
 800b67a:	4628      	mov	r0, r5
 800b67c:	47b8      	blx	r7
 800b67e:	3001      	adds	r0, #1
 800b680:	d10e      	bne.n	800b6a0 <_printf_float+0x418>
 800b682:	e65e      	b.n	800b342 <_printf_float+0xba>
 800b684:	2301      	movs	r3, #1
 800b686:	4652      	mov	r2, sl
 800b688:	4631      	mov	r1, r6
 800b68a:	4628      	mov	r0, r5
 800b68c:	47b8      	blx	r7
 800b68e:	3001      	adds	r0, #1
 800b690:	f43f ae57 	beq.w	800b342 <_printf_float+0xba>
 800b694:	f108 0801 	add.w	r8, r8, #1
 800b698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b69a:	3b01      	subs	r3, #1
 800b69c:	4543      	cmp	r3, r8
 800b69e:	dcf1      	bgt.n	800b684 <_printf_float+0x3fc>
 800b6a0:	464b      	mov	r3, r9
 800b6a2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b6a6:	e6de      	b.n	800b466 <_printf_float+0x1de>
 800b6a8:	f04f 0800 	mov.w	r8, #0
 800b6ac:	f104 0a1a 	add.w	sl, r4, #26
 800b6b0:	e7f2      	b.n	800b698 <_printf_float+0x410>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e7df      	b.n	800b676 <_printf_float+0x3ee>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	464a      	mov	r2, r9
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	4628      	mov	r0, r5
 800b6be:	47b8      	blx	r7
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f43f ae3e 	beq.w	800b342 <_printf_float+0xba>
 800b6c6:	f108 0801 	add.w	r8, r8, #1
 800b6ca:	68e3      	ldr	r3, [r4, #12]
 800b6cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6ce:	1a9b      	subs	r3, r3, r2
 800b6d0:	4543      	cmp	r3, r8
 800b6d2:	dcf0      	bgt.n	800b6b6 <_printf_float+0x42e>
 800b6d4:	e6fc      	b.n	800b4d0 <_printf_float+0x248>
 800b6d6:	f04f 0800 	mov.w	r8, #0
 800b6da:	f104 0919 	add.w	r9, r4, #25
 800b6de:	e7f4      	b.n	800b6ca <_printf_float+0x442>
 800b6e0:	2900      	cmp	r1, #0
 800b6e2:	f43f ae8b 	beq.w	800b3fc <_printf_float+0x174>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b6ec:	ab09      	add	r3, sp, #36	; 0x24
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	ec49 8b10 	vmov	d0, r8, r9
 800b6f4:	6022      	str	r2, [r4, #0]
 800b6f6:	f8cd a004 	str.w	sl, [sp, #4]
 800b6fa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b6fe:	4628      	mov	r0, r5
 800b700:	f7ff fd2d 	bl	800b15e <__cvt>
 800b704:	4680      	mov	r8, r0
 800b706:	e648      	b.n	800b39a <_printf_float+0x112>

0800b708 <_printf_common>:
 800b708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b70c:	4691      	mov	r9, r2
 800b70e:	461f      	mov	r7, r3
 800b710:	688a      	ldr	r2, [r1, #8]
 800b712:	690b      	ldr	r3, [r1, #16]
 800b714:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b718:	4293      	cmp	r3, r2
 800b71a:	bfb8      	it	lt
 800b71c:	4613      	movlt	r3, r2
 800b71e:	f8c9 3000 	str.w	r3, [r9]
 800b722:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b726:	4606      	mov	r6, r0
 800b728:	460c      	mov	r4, r1
 800b72a:	b112      	cbz	r2, 800b732 <_printf_common+0x2a>
 800b72c:	3301      	adds	r3, #1
 800b72e:	f8c9 3000 	str.w	r3, [r9]
 800b732:	6823      	ldr	r3, [r4, #0]
 800b734:	0699      	lsls	r1, r3, #26
 800b736:	bf42      	ittt	mi
 800b738:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b73c:	3302      	addmi	r3, #2
 800b73e:	f8c9 3000 	strmi.w	r3, [r9]
 800b742:	6825      	ldr	r5, [r4, #0]
 800b744:	f015 0506 	ands.w	r5, r5, #6
 800b748:	d107      	bne.n	800b75a <_printf_common+0x52>
 800b74a:	f104 0a19 	add.w	sl, r4, #25
 800b74e:	68e3      	ldr	r3, [r4, #12]
 800b750:	f8d9 2000 	ldr.w	r2, [r9]
 800b754:	1a9b      	subs	r3, r3, r2
 800b756:	42ab      	cmp	r3, r5
 800b758:	dc28      	bgt.n	800b7ac <_printf_common+0xa4>
 800b75a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b75e:	6822      	ldr	r2, [r4, #0]
 800b760:	3300      	adds	r3, #0
 800b762:	bf18      	it	ne
 800b764:	2301      	movne	r3, #1
 800b766:	0692      	lsls	r2, r2, #26
 800b768:	d42d      	bmi.n	800b7c6 <_printf_common+0xbe>
 800b76a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b76e:	4639      	mov	r1, r7
 800b770:	4630      	mov	r0, r6
 800b772:	47c0      	blx	r8
 800b774:	3001      	adds	r0, #1
 800b776:	d020      	beq.n	800b7ba <_printf_common+0xb2>
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	68e5      	ldr	r5, [r4, #12]
 800b77c:	f8d9 2000 	ldr.w	r2, [r9]
 800b780:	f003 0306 	and.w	r3, r3, #6
 800b784:	2b04      	cmp	r3, #4
 800b786:	bf08      	it	eq
 800b788:	1aad      	subeq	r5, r5, r2
 800b78a:	68a3      	ldr	r3, [r4, #8]
 800b78c:	6922      	ldr	r2, [r4, #16]
 800b78e:	bf0c      	ite	eq
 800b790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b794:	2500      	movne	r5, #0
 800b796:	4293      	cmp	r3, r2
 800b798:	bfc4      	itt	gt
 800b79a:	1a9b      	subgt	r3, r3, r2
 800b79c:	18ed      	addgt	r5, r5, r3
 800b79e:	f04f 0900 	mov.w	r9, #0
 800b7a2:	341a      	adds	r4, #26
 800b7a4:	454d      	cmp	r5, r9
 800b7a6:	d11a      	bne.n	800b7de <_printf_common+0xd6>
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	e008      	b.n	800b7be <_printf_common+0xb6>
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	4652      	mov	r2, sl
 800b7b0:	4639      	mov	r1, r7
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	47c0      	blx	r8
 800b7b6:	3001      	adds	r0, #1
 800b7b8:	d103      	bne.n	800b7c2 <_printf_common+0xba>
 800b7ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b7be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7c2:	3501      	adds	r5, #1
 800b7c4:	e7c3      	b.n	800b74e <_printf_common+0x46>
 800b7c6:	18e1      	adds	r1, r4, r3
 800b7c8:	1c5a      	adds	r2, r3, #1
 800b7ca:	2030      	movs	r0, #48	; 0x30
 800b7cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b7d0:	4422      	add	r2, r4
 800b7d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b7d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b7da:	3302      	adds	r3, #2
 800b7dc:	e7c5      	b.n	800b76a <_printf_common+0x62>
 800b7de:	2301      	movs	r3, #1
 800b7e0:	4622      	mov	r2, r4
 800b7e2:	4639      	mov	r1, r7
 800b7e4:	4630      	mov	r0, r6
 800b7e6:	47c0      	blx	r8
 800b7e8:	3001      	adds	r0, #1
 800b7ea:	d0e6      	beq.n	800b7ba <_printf_common+0xb2>
 800b7ec:	f109 0901 	add.w	r9, r9, #1
 800b7f0:	e7d8      	b.n	800b7a4 <_printf_common+0x9c>
	...

0800b7f4 <_printf_i>:
 800b7f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7f8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b7fc:	460c      	mov	r4, r1
 800b7fe:	7e09      	ldrb	r1, [r1, #24]
 800b800:	b085      	sub	sp, #20
 800b802:	296e      	cmp	r1, #110	; 0x6e
 800b804:	4617      	mov	r7, r2
 800b806:	4606      	mov	r6, r0
 800b808:	4698      	mov	r8, r3
 800b80a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b80c:	f000 80b3 	beq.w	800b976 <_printf_i+0x182>
 800b810:	d822      	bhi.n	800b858 <_printf_i+0x64>
 800b812:	2963      	cmp	r1, #99	; 0x63
 800b814:	d036      	beq.n	800b884 <_printf_i+0x90>
 800b816:	d80a      	bhi.n	800b82e <_printf_i+0x3a>
 800b818:	2900      	cmp	r1, #0
 800b81a:	f000 80b9 	beq.w	800b990 <_printf_i+0x19c>
 800b81e:	2958      	cmp	r1, #88	; 0x58
 800b820:	f000 8083 	beq.w	800b92a <_printf_i+0x136>
 800b824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b828:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b82c:	e032      	b.n	800b894 <_printf_i+0xa0>
 800b82e:	2964      	cmp	r1, #100	; 0x64
 800b830:	d001      	beq.n	800b836 <_printf_i+0x42>
 800b832:	2969      	cmp	r1, #105	; 0x69
 800b834:	d1f6      	bne.n	800b824 <_printf_i+0x30>
 800b836:	6820      	ldr	r0, [r4, #0]
 800b838:	6813      	ldr	r3, [r2, #0]
 800b83a:	0605      	lsls	r5, r0, #24
 800b83c:	f103 0104 	add.w	r1, r3, #4
 800b840:	d52a      	bpl.n	800b898 <_printf_i+0xa4>
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	6011      	str	r1, [r2, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	da03      	bge.n	800b852 <_printf_i+0x5e>
 800b84a:	222d      	movs	r2, #45	; 0x2d
 800b84c:	425b      	negs	r3, r3
 800b84e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b852:	486f      	ldr	r0, [pc, #444]	; (800ba10 <_printf_i+0x21c>)
 800b854:	220a      	movs	r2, #10
 800b856:	e039      	b.n	800b8cc <_printf_i+0xd8>
 800b858:	2973      	cmp	r1, #115	; 0x73
 800b85a:	f000 809d 	beq.w	800b998 <_printf_i+0x1a4>
 800b85e:	d808      	bhi.n	800b872 <_printf_i+0x7e>
 800b860:	296f      	cmp	r1, #111	; 0x6f
 800b862:	d020      	beq.n	800b8a6 <_printf_i+0xb2>
 800b864:	2970      	cmp	r1, #112	; 0x70
 800b866:	d1dd      	bne.n	800b824 <_printf_i+0x30>
 800b868:	6823      	ldr	r3, [r4, #0]
 800b86a:	f043 0320 	orr.w	r3, r3, #32
 800b86e:	6023      	str	r3, [r4, #0]
 800b870:	e003      	b.n	800b87a <_printf_i+0x86>
 800b872:	2975      	cmp	r1, #117	; 0x75
 800b874:	d017      	beq.n	800b8a6 <_printf_i+0xb2>
 800b876:	2978      	cmp	r1, #120	; 0x78
 800b878:	d1d4      	bne.n	800b824 <_printf_i+0x30>
 800b87a:	2378      	movs	r3, #120	; 0x78
 800b87c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b880:	4864      	ldr	r0, [pc, #400]	; (800ba14 <_printf_i+0x220>)
 800b882:	e055      	b.n	800b930 <_printf_i+0x13c>
 800b884:	6813      	ldr	r3, [r2, #0]
 800b886:	1d19      	adds	r1, r3, #4
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	6011      	str	r1, [r2, #0]
 800b88c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b890:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b894:	2301      	movs	r3, #1
 800b896:	e08c      	b.n	800b9b2 <_printf_i+0x1be>
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	6011      	str	r1, [r2, #0]
 800b89c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b8a0:	bf18      	it	ne
 800b8a2:	b21b      	sxthne	r3, r3
 800b8a4:	e7cf      	b.n	800b846 <_printf_i+0x52>
 800b8a6:	6813      	ldr	r3, [r2, #0]
 800b8a8:	6825      	ldr	r5, [r4, #0]
 800b8aa:	1d18      	adds	r0, r3, #4
 800b8ac:	6010      	str	r0, [r2, #0]
 800b8ae:	0628      	lsls	r0, r5, #24
 800b8b0:	d501      	bpl.n	800b8b6 <_printf_i+0xc2>
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	e002      	b.n	800b8bc <_printf_i+0xc8>
 800b8b6:	0668      	lsls	r0, r5, #25
 800b8b8:	d5fb      	bpl.n	800b8b2 <_printf_i+0xbe>
 800b8ba:	881b      	ldrh	r3, [r3, #0]
 800b8bc:	4854      	ldr	r0, [pc, #336]	; (800ba10 <_printf_i+0x21c>)
 800b8be:	296f      	cmp	r1, #111	; 0x6f
 800b8c0:	bf14      	ite	ne
 800b8c2:	220a      	movne	r2, #10
 800b8c4:	2208      	moveq	r2, #8
 800b8c6:	2100      	movs	r1, #0
 800b8c8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b8cc:	6865      	ldr	r5, [r4, #4]
 800b8ce:	60a5      	str	r5, [r4, #8]
 800b8d0:	2d00      	cmp	r5, #0
 800b8d2:	f2c0 8095 	blt.w	800ba00 <_printf_i+0x20c>
 800b8d6:	6821      	ldr	r1, [r4, #0]
 800b8d8:	f021 0104 	bic.w	r1, r1, #4
 800b8dc:	6021      	str	r1, [r4, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d13d      	bne.n	800b95e <_printf_i+0x16a>
 800b8e2:	2d00      	cmp	r5, #0
 800b8e4:	f040 808e 	bne.w	800ba04 <_printf_i+0x210>
 800b8e8:	4665      	mov	r5, ip
 800b8ea:	2a08      	cmp	r2, #8
 800b8ec:	d10b      	bne.n	800b906 <_printf_i+0x112>
 800b8ee:	6823      	ldr	r3, [r4, #0]
 800b8f0:	07db      	lsls	r3, r3, #31
 800b8f2:	d508      	bpl.n	800b906 <_printf_i+0x112>
 800b8f4:	6923      	ldr	r3, [r4, #16]
 800b8f6:	6862      	ldr	r2, [r4, #4]
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	bfde      	ittt	le
 800b8fc:	2330      	movle	r3, #48	; 0x30
 800b8fe:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b902:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b906:	ebac 0305 	sub.w	r3, ip, r5
 800b90a:	6123      	str	r3, [r4, #16]
 800b90c:	f8cd 8000 	str.w	r8, [sp]
 800b910:	463b      	mov	r3, r7
 800b912:	aa03      	add	r2, sp, #12
 800b914:	4621      	mov	r1, r4
 800b916:	4630      	mov	r0, r6
 800b918:	f7ff fef6 	bl	800b708 <_printf_common>
 800b91c:	3001      	adds	r0, #1
 800b91e:	d14d      	bne.n	800b9bc <_printf_i+0x1c8>
 800b920:	f04f 30ff 	mov.w	r0, #4294967295
 800b924:	b005      	add	sp, #20
 800b926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b92a:	4839      	ldr	r0, [pc, #228]	; (800ba10 <_printf_i+0x21c>)
 800b92c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b930:	6813      	ldr	r3, [r2, #0]
 800b932:	6821      	ldr	r1, [r4, #0]
 800b934:	1d1d      	adds	r5, r3, #4
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	6015      	str	r5, [r2, #0]
 800b93a:	060a      	lsls	r2, r1, #24
 800b93c:	d50b      	bpl.n	800b956 <_printf_i+0x162>
 800b93e:	07ca      	lsls	r2, r1, #31
 800b940:	bf44      	itt	mi
 800b942:	f041 0120 	orrmi.w	r1, r1, #32
 800b946:	6021      	strmi	r1, [r4, #0]
 800b948:	b91b      	cbnz	r3, 800b952 <_printf_i+0x15e>
 800b94a:	6822      	ldr	r2, [r4, #0]
 800b94c:	f022 0220 	bic.w	r2, r2, #32
 800b950:	6022      	str	r2, [r4, #0]
 800b952:	2210      	movs	r2, #16
 800b954:	e7b7      	b.n	800b8c6 <_printf_i+0xd2>
 800b956:	064d      	lsls	r5, r1, #25
 800b958:	bf48      	it	mi
 800b95a:	b29b      	uxthmi	r3, r3
 800b95c:	e7ef      	b.n	800b93e <_printf_i+0x14a>
 800b95e:	4665      	mov	r5, ip
 800b960:	fbb3 f1f2 	udiv	r1, r3, r2
 800b964:	fb02 3311 	mls	r3, r2, r1, r3
 800b968:	5cc3      	ldrb	r3, [r0, r3]
 800b96a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b96e:	460b      	mov	r3, r1
 800b970:	2900      	cmp	r1, #0
 800b972:	d1f5      	bne.n	800b960 <_printf_i+0x16c>
 800b974:	e7b9      	b.n	800b8ea <_printf_i+0xf6>
 800b976:	6813      	ldr	r3, [r2, #0]
 800b978:	6825      	ldr	r5, [r4, #0]
 800b97a:	6961      	ldr	r1, [r4, #20]
 800b97c:	1d18      	adds	r0, r3, #4
 800b97e:	6010      	str	r0, [r2, #0]
 800b980:	0628      	lsls	r0, r5, #24
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	d501      	bpl.n	800b98a <_printf_i+0x196>
 800b986:	6019      	str	r1, [r3, #0]
 800b988:	e002      	b.n	800b990 <_printf_i+0x19c>
 800b98a:	066a      	lsls	r2, r5, #25
 800b98c:	d5fb      	bpl.n	800b986 <_printf_i+0x192>
 800b98e:	8019      	strh	r1, [r3, #0]
 800b990:	2300      	movs	r3, #0
 800b992:	6123      	str	r3, [r4, #16]
 800b994:	4665      	mov	r5, ip
 800b996:	e7b9      	b.n	800b90c <_printf_i+0x118>
 800b998:	6813      	ldr	r3, [r2, #0]
 800b99a:	1d19      	adds	r1, r3, #4
 800b99c:	6011      	str	r1, [r2, #0]
 800b99e:	681d      	ldr	r5, [r3, #0]
 800b9a0:	6862      	ldr	r2, [r4, #4]
 800b9a2:	2100      	movs	r1, #0
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	f7f4 fc3b 	bl	8000220 <memchr>
 800b9aa:	b108      	cbz	r0, 800b9b0 <_printf_i+0x1bc>
 800b9ac:	1b40      	subs	r0, r0, r5
 800b9ae:	6060      	str	r0, [r4, #4]
 800b9b0:	6863      	ldr	r3, [r4, #4]
 800b9b2:	6123      	str	r3, [r4, #16]
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9ba:	e7a7      	b.n	800b90c <_printf_i+0x118>
 800b9bc:	6923      	ldr	r3, [r4, #16]
 800b9be:	462a      	mov	r2, r5
 800b9c0:	4639      	mov	r1, r7
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	47c0      	blx	r8
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d0aa      	beq.n	800b920 <_printf_i+0x12c>
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	079b      	lsls	r3, r3, #30
 800b9ce:	d413      	bmi.n	800b9f8 <_printf_i+0x204>
 800b9d0:	68e0      	ldr	r0, [r4, #12]
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	4298      	cmp	r0, r3
 800b9d6:	bfb8      	it	lt
 800b9d8:	4618      	movlt	r0, r3
 800b9da:	e7a3      	b.n	800b924 <_printf_i+0x130>
 800b9dc:	2301      	movs	r3, #1
 800b9de:	464a      	mov	r2, r9
 800b9e0:	4639      	mov	r1, r7
 800b9e2:	4630      	mov	r0, r6
 800b9e4:	47c0      	blx	r8
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	d09a      	beq.n	800b920 <_printf_i+0x12c>
 800b9ea:	3501      	adds	r5, #1
 800b9ec:	68e3      	ldr	r3, [r4, #12]
 800b9ee:	9a03      	ldr	r2, [sp, #12]
 800b9f0:	1a9b      	subs	r3, r3, r2
 800b9f2:	42ab      	cmp	r3, r5
 800b9f4:	dcf2      	bgt.n	800b9dc <_printf_i+0x1e8>
 800b9f6:	e7eb      	b.n	800b9d0 <_printf_i+0x1dc>
 800b9f8:	2500      	movs	r5, #0
 800b9fa:	f104 0919 	add.w	r9, r4, #25
 800b9fe:	e7f5      	b.n	800b9ec <_printf_i+0x1f8>
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d1ac      	bne.n	800b95e <_printf_i+0x16a>
 800ba04:	7803      	ldrb	r3, [r0, #0]
 800ba06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba0e:	e76c      	b.n	800b8ea <_printf_i+0xf6>
 800ba10:	0800f956 	.word	0x0800f956
 800ba14:	0800f967 	.word	0x0800f967

0800ba18 <iprintf>:
 800ba18:	b40f      	push	{r0, r1, r2, r3}
 800ba1a:	4b0a      	ldr	r3, [pc, #40]	; (800ba44 <iprintf+0x2c>)
 800ba1c:	b513      	push	{r0, r1, r4, lr}
 800ba1e:	681c      	ldr	r4, [r3, #0]
 800ba20:	b124      	cbz	r4, 800ba2c <iprintf+0x14>
 800ba22:	69a3      	ldr	r3, [r4, #24]
 800ba24:	b913      	cbnz	r3, 800ba2c <iprintf+0x14>
 800ba26:	4620      	mov	r0, r4
 800ba28:	f001 ff1e 	bl	800d868 <__sinit>
 800ba2c:	ab05      	add	r3, sp, #20
 800ba2e:	9a04      	ldr	r2, [sp, #16]
 800ba30:	68a1      	ldr	r1, [r4, #8]
 800ba32:	9301      	str	r3, [sp, #4]
 800ba34:	4620      	mov	r0, r4
 800ba36:	f003 f839 	bl	800eaac <_vfiprintf_r>
 800ba3a:	b002      	add	sp, #8
 800ba3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba40:	b004      	add	sp, #16
 800ba42:	4770      	bx	lr
 800ba44:	2000004c 	.word	0x2000004c

0800ba48 <_puts_r>:
 800ba48:	b570      	push	{r4, r5, r6, lr}
 800ba4a:	460e      	mov	r6, r1
 800ba4c:	4605      	mov	r5, r0
 800ba4e:	b118      	cbz	r0, 800ba58 <_puts_r+0x10>
 800ba50:	6983      	ldr	r3, [r0, #24]
 800ba52:	b90b      	cbnz	r3, 800ba58 <_puts_r+0x10>
 800ba54:	f001 ff08 	bl	800d868 <__sinit>
 800ba58:	69ab      	ldr	r3, [r5, #24]
 800ba5a:	68ac      	ldr	r4, [r5, #8]
 800ba5c:	b913      	cbnz	r3, 800ba64 <_puts_r+0x1c>
 800ba5e:	4628      	mov	r0, r5
 800ba60:	f001 ff02 	bl	800d868 <__sinit>
 800ba64:	4b23      	ldr	r3, [pc, #140]	; (800baf4 <_puts_r+0xac>)
 800ba66:	429c      	cmp	r4, r3
 800ba68:	d117      	bne.n	800ba9a <_puts_r+0x52>
 800ba6a:	686c      	ldr	r4, [r5, #4]
 800ba6c:	89a3      	ldrh	r3, [r4, #12]
 800ba6e:	071b      	lsls	r3, r3, #28
 800ba70:	d51d      	bpl.n	800baae <_puts_r+0x66>
 800ba72:	6923      	ldr	r3, [r4, #16]
 800ba74:	b1db      	cbz	r3, 800baae <_puts_r+0x66>
 800ba76:	3e01      	subs	r6, #1
 800ba78:	68a3      	ldr	r3, [r4, #8]
 800ba7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ba7e:	3b01      	subs	r3, #1
 800ba80:	60a3      	str	r3, [r4, #8]
 800ba82:	b9e9      	cbnz	r1, 800bac0 <_puts_r+0x78>
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	da2e      	bge.n	800bae6 <_puts_r+0x9e>
 800ba88:	4622      	mov	r2, r4
 800ba8a:	210a      	movs	r1, #10
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	f000 fef5 	bl	800c87c <__swbuf_r>
 800ba92:	3001      	adds	r0, #1
 800ba94:	d011      	beq.n	800baba <_puts_r+0x72>
 800ba96:	200a      	movs	r0, #10
 800ba98:	e011      	b.n	800babe <_puts_r+0x76>
 800ba9a:	4b17      	ldr	r3, [pc, #92]	; (800baf8 <_puts_r+0xb0>)
 800ba9c:	429c      	cmp	r4, r3
 800ba9e:	d101      	bne.n	800baa4 <_puts_r+0x5c>
 800baa0:	68ac      	ldr	r4, [r5, #8]
 800baa2:	e7e3      	b.n	800ba6c <_puts_r+0x24>
 800baa4:	4b15      	ldr	r3, [pc, #84]	; (800bafc <_puts_r+0xb4>)
 800baa6:	429c      	cmp	r4, r3
 800baa8:	bf08      	it	eq
 800baaa:	68ec      	ldreq	r4, [r5, #12]
 800baac:	e7de      	b.n	800ba6c <_puts_r+0x24>
 800baae:	4621      	mov	r1, r4
 800bab0:	4628      	mov	r0, r5
 800bab2:	f000 ff35 	bl	800c920 <__swsetup_r>
 800bab6:	2800      	cmp	r0, #0
 800bab8:	d0dd      	beq.n	800ba76 <_puts_r+0x2e>
 800baba:	f04f 30ff 	mov.w	r0, #4294967295
 800babe:	bd70      	pop	{r4, r5, r6, pc}
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	da04      	bge.n	800bace <_puts_r+0x86>
 800bac4:	69a2      	ldr	r2, [r4, #24]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	dc06      	bgt.n	800bad8 <_puts_r+0x90>
 800baca:	290a      	cmp	r1, #10
 800bacc:	d004      	beq.n	800bad8 <_puts_r+0x90>
 800bace:	6823      	ldr	r3, [r4, #0]
 800bad0:	1c5a      	adds	r2, r3, #1
 800bad2:	6022      	str	r2, [r4, #0]
 800bad4:	7019      	strb	r1, [r3, #0]
 800bad6:	e7cf      	b.n	800ba78 <_puts_r+0x30>
 800bad8:	4622      	mov	r2, r4
 800bada:	4628      	mov	r0, r5
 800badc:	f000 fece 	bl	800c87c <__swbuf_r>
 800bae0:	3001      	adds	r0, #1
 800bae2:	d1c9      	bne.n	800ba78 <_puts_r+0x30>
 800bae4:	e7e9      	b.n	800baba <_puts_r+0x72>
 800bae6:	6823      	ldr	r3, [r4, #0]
 800bae8:	200a      	movs	r0, #10
 800baea:	1c5a      	adds	r2, r3, #1
 800baec:	6022      	str	r2, [r4, #0]
 800baee:	7018      	strb	r0, [r3, #0]
 800baf0:	e7e5      	b.n	800babe <_puts_r+0x76>
 800baf2:	bf00      	nop
 800baf4:	0800f9f8 	.word	0x0800f9f8
 800baf8:	0800fa18 	.word	0x0800fa18
 800bafc:	0800f9d8 	.word	0x0800f9d8

0800bb00 <puts>:
 800bb00:	4b02      	ldr	r3, [pc, #8]	; (800bb0c <puts+0xc>)
 800bb02:	4601      	mov	r1, r0
 800bb04:	6818      	ldr	r0, [r3, #0]
 800bb06:	f7ff bf9f 	b.w	800ba48 <_puts_r>
 800bb0a:	bf00      	nop
 800bb0c:	2000004c 	.word	0x2000004c

0800bb10 <sulp>:
 800bb10:	b570      	push	{r4, r5, r6, lr}
 800bb12:	4604      	mov	r4, r0
 800bb14:	460d      	mov	r5, r1
 800bb16:	ec45 4b10 	vmov	d0, r4, r5
 800bb1a:	4616      	mov	r6, r2
 800bb1c:	f002 fdb2 	bl	800e684 <__ulp>
 800bb20:	ec51 0b10 	vmov	r0, r1, d0
 800bb24:	b17e      	cbz	r6, 800bb46 <sulp+0x36>
 800bb26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bb2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	dd09      	ble.n	800bb46 <sulp+0x36>
 800bb32:	051b      	lsls	r3, r3, #20
 800bb34:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bb38:	2400      	movs	r4, #0
 800bb3a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bb3e:	4622      	mov	r2, r4
 800bb40:	462b      	mov	r3, r5
 800bb42:	f7f4 fd79 	bl	8000638 <__aeabi_dmul>
 800bb46:	bd70      	pop	{r4, r5, r6, pc}

0800bb48 <_strtod_l>:
 800bb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	461f      	mov	r7, r3
 800bb4e:	b0a1      	sub	sp, #132	; 0x84
 800bb50:	2300      	movs	r3, #0
 800bb52:	4681      	mov	r9, r0
 800bb54:	4638      	mov	r0, r7
 800bb56:	460e      	mov	r6, r1
 800bb58:	9217      	str	r2, [sp, #92]	; 0x5c
 800bb5a:	931c      	str	r3, [sp, #112]	; 0x70
 800bb5c:	f002 fa37 	bl	800dfce <__localeconv_l>
 800bb60:	4680      	mov	r8, r0
 800bb62:	6800      	ldr	r0, [r0, #0]
 800bb64:	f7f4 fb54 	bl	8000210 <strlen>
 800bb68:	f04f 0a00 	mov.w	sl, #0
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	f04f 0b00 	mov.w	fp, #0
 800bb72:	961b      	str	r6, [sp, #108]	; 0x6c
 800bb74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bb76:	781a      	ldrb	r2, [r3, #0]
 800bb78:	2a0d      	cmp	r2, #13
 800bb7a:	d832      	bhi.n	800bbe2 <_strtod_l+0x9a>
 800bb7c:	2a09      	cmp	r2, #9
 800bb7e:	d236      	bcs.n	800bbee <_strtod_l+0xa6>
 800bb80:	2a00      	cmp	r2, #0
 800bb82:	d03e      	beq.n	800bc02 <_strtod_l+0xba>
 800bb84:	2300      	movs	r3, #0
 800bb86:	930d      	str	r3, [sp, #52]	; 0x34
 800bb88:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800bb8a:	782b      	ldrb	r3, [r5, #0]
 800bb8c:	2b30      	cmp	r3, #48	; 0x30
 800bb8e:	f040 80ac 	bne.w	800bcea <_strtod_l+0x1a2>
 800bb92:	786b      	ldrb	r3, [r5, #1]
 800bb94:	2b58      	cmp	r3, #88	; 0x58
 800bb96:	d001      	beq.n	800bb9c <_strtod_l+0x54>
 800bb98:	2b78      	cmp	r3, #120	; 0x78
 800bb9a:	d167      	bne.n	800bc6c <_strtod_l+0x124>
 800bb9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb9e:	9301      	str	r3, [sp, #4]
 800bba0:	ab1c      	add	r3, sp, #112	; 0x70
 800bba2:	9300      	str	r3, [sp, #0]
 800bba4:	9702      	str	r7, [sp, #8]
 800bba6:	ab1d      	add	r3, sp, #116	; 0x74
 800bba8:	4a88      	ldr	r2, [pc, #544]	; (800bdcc <_strtod_l+0x284>)
 800bbaa:	a91b      	add	r1, sp, #108	; 0x6c
 800bbac:	4648      	mov	r0, r9
 800bbae:	f001 ff34 	bl	800da1a <__gethex>
 800bbb2:	f010 0407 	ands.w	r4, r0, #7
 800bbb6:	4606      	mov	r6, r0
 800bbb8:	d005      	beq.n	800bbc6 <_strtod_l+0x7e>
 800bbba:	2c06      	cmp	r4, #6
 800bbbc:	d12b      	bne.n	800bc16 <_strtod_l+0xce>
 800bbbe:	3501      	adds	r5, #1
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	951b      	str	r5, [sp, #108]	; 0x6c
 800bbc4:	930d      	str	r3, [sp, #52]	; 0x34
 800bbc6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	f040 859a 	bne.w	800c702 <_strtod_l+0xbba>
 800bbce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bbd0:	b1e3      	cbz	r3, 800bc0c <_strtod_l+0xc4>
 800bbd2:	4652      	mov	r2, sl
 800bbd4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bbd8:	ec43 2b10 	vmov	d0, r2, r3
 800bbdc:	b021      	add	sp, #132	; 0x84
 800bbde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe2:	2a2b      	cmp	r2, #43	; 0x2b
 800bbe4:	d015      	beq.n	800bc12 <_strtod_l+0xca>
 800bbe6:	2a2d      	cmp	r2, #45	; 0x2d
 800bbe8:	d004      	beq.n	800bbf4 <_strtod_l+0xac>
 800bbea:	2a20      	cmp	r2, #32
 800bbec:	d1ca      	bne.n	800bb84 <_strtod_l+0x3c>
 800bbee:	3301      	adds	r3, #1
 800bbf0:	931b      	str	r3, [sp, #108]	; 0x6c
 800bbf2:	e7bf      	b.n	800bb74 <_strtod_l+0x2c>
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	920d      	str	r2, [sp, #52]	; 0x34
 800bbf8:	1c5a      	adds	r2, r3, #1
 800bbfa:	921b      	str	r2, [sp, #108]	; 0x6c
 800bbfc:	785b      	ldrb	r3, [r3, #1]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d1c2      	bne.n	800bb88 <_strtod_l+0x40>
 800bc02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc04:	961b      	str	r6, [sp, #108]	; 0x6c
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	f040 8579 	bne.w	800c6fe <_strtod_l+0xbb6>
 800bc0c:	4652      	mov	r2, sl
 800bc0e:	465b      	mov	r3, fp
 800bc10:	e7e2      	b.n	800bbd8 <_strtod_l+0x90>
 800bc12:	2200      	movs	r2, #0
 800bc14:	e7ef      	b.n	800bbf6 <_strtod_l+0xae>
 800bc16:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bc18:	b13a      	cbz	r2, 800bc2a <_strtod_l+0xe2>
 800bc1a:	2135      	movs	r1, #53	; 0x35
 800bc1c:	a81e      	add	r0, sp, #120	; 0x78
 800bc1e:	f002 fe29 	bl	800e874 <__copybits>
 800bc22:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bc24:	4648      	mov	r0, r9
 800bc26:	f002 fa95 	bl	800e154 <_Bfree>
 800bc2a:	3c01      	subs	r4, #1
 800bc2c:	2c04      	cmp	r4, #4
 800bc2e:	d806      	bhi.n	800bc3e <_strtod_l+0xf6>
 800bc30:	e8df f004 	tbb	[pc, r4]
 800bc34:	1714030a 	.word	0x1714030a
 800bc38:	0a          	.byte	0x0a
 800bc39:	00          	.byte	0x00
 800bc3a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800bc3e:	0730      	lsls	r0, r6, #28
 800bc40:	d5c1      	bpl.n	800bbc6 <_strtod_l+0x7e>
 800bc42:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bc46:	e7be      	b.n	800bbc6 <_strtod_l+0x7e>
 800bc48:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800bc4c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bc4e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bc52:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bc56:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bc5a:	e7f0      	b.n	800bc3e <_strtod_l+0xf6>
 800bc5c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800bdd0 <_strtod_l+0x288>
 800bc60:	e7ed      	b.n	800bc3e <_strtod_l+0xf6>
 800bc62:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bc66:	f04f 3aff 	mov.w	sl, #4294967295
 800bc6a:	e7e8      	b.n	800bc3e <_strtod_l+0xf6>
 800bc6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc6e:	1c5a      	adds	r2, r3, #1
 800bc70:	921b      	str	r2, [sp, #108]	; 0x6c
 800bc72:	785b      	ldrb	r3, [r3, #1]
 800bc74:	2b30      	cmp	r3, #48	; 0x30
 800bc76:	d0f9      	beq.n	800bc6c <_strtod_l+0x124>
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d0a4      	beq.n	800bbc6 <_strtod_l+0x7e>
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	2500      	movs	r5, #0
 800bc80:	9306      	str	r3, [sp, #24]
 800bc82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc84:	9308      	str	r3, [sp, #32]
 800bc86:	9507      	str	r5, [sp, #28]
 800bc88:	9505      	str	r5, [sp, #20]
 800bc8a:	220a      	movs	r2, #10
 800bc8c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800bc8e:	7807      	ldrb	r7, [r0, #0]
 800bc90:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800bc94:	b2d9      	uxtb	r1, r3
 800bc96:	2909      	cmp	r1, #9
 800bc98:	d929      	bls.n	800bcee <_strtod_l+0x1a6>
 800bc9a:	4622      	mov	r2, r4
 800bc9c:	f8d8 1000 	ldr.w	r1, [r8]
 800bca0:	f003 f86d 	bl	800ed7e <strncmp>
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d031      	beq.n	800bd0c <_strtod_l+0x1c4>
 800bca8:	2000      	movs	r0, #0
 800bcaa:	9c05      	ldr	r4, [sp, #20]
 800bcac:	9004      	str	r0, [sp, #16]
 800bcae:	463b      	mov	r3, r7
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	2b65      	cmp	r3, #101	; 0x65
 800bcb4:	d001      	beq.n	800bcba <_strtod_l+0x172>
 800bcb6:	2b45      	cmp	r3, #69	; 0x45
 800bcb8:	d114      	bne.n	800bce4 <_strtod_l+0x19c>
 800bcba:	b924      	cbnz	r4, 800bcc6 <_strtod_l+0x17e>
 800bcbc:	b910      	cbnz	r0, 800bcc4 <_strtod_l+0x17c>
 800bcbe:	9b06      	ldr	r3, [sp, #24]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d09e      	beq.n	800bc02 <_strtod_l+0xba>
 800bcc4:	2400      	movs	r4, #0
 800bcc6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800bcc8:	1c73      	adds	r3, r6, #1
 800bcca:	931b      	str	r3, [sp, #108]	; 0x6c
 800bccc:	7873      	ldrb	r3, [r6, #1]
 800bcce:	2b2b      	cmp	r3, #43	; 0x2b
 800bcd0:	d078      	beq.n	800bdc4 <_strtod_l+0x27c>
 800bcd2:	2b2d      	cmp	r3, #45	; 0x2d
 800bcd4:	d070      	beq.n	800bdb8 <_strtod_l+0x270>
 800bcd6:	f04f 0c00 	mov.w	ip, #0
 800bcda:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800bcde:	2f09      	cmp	r7, #9
 800bce0:	d97c      	bls.n	800bddc <_strtod_l+0x294>
 800bce2:	961b      	str	r6, [sp, #108]	; 0x6c
 800bce4:	f04f 0e00 	mov.w	lr, #0
 800bce8:	e09a      	b.n	800be20 <_strtod_l+0x2d8>
 800bcea:	2300      	movs	r3, #0
 800bcec:	e7c7      	b.n	800bc7e <_strtod_l+0x136>
 800bcee:	9905      	ldr	r1, [sp, #20]
 800bcf0:	2908      	cmp	r1, #8
 800bcf2:	bfdd      	ittte	le
 800bcf4:	9907      	ldrle	r1, [sp, #28]
 800bcf6:	fb02 3301 	mlale	r3, r2, r1, r3
 800bcfa:	9307      	strle	r3, [sp, #28]
 800bcfc:	fb02 3505 	mlagt	r5, r2, r5, r3
 800bd00:	9b05      	ldr	r3, [sp, #20]
 800bd02:	3001      	adds	r0, #1
 800bd04:	3301      	adds	r3, #1
 800bd06:	9305      	str	r3, [sp, #20]
 800bd08:	901b      	str	r0, [sp, #108]	; 0x6c
 800bd0a:	e7bf      	b.n	800bc8c <_strtod_l+0x144>
 800bd0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd0e:	191a      	adds	r2, r3, r4
 800bd10:	921b      	str	r2, [sp, #108]	; 0x6c
 800bd12:	9a05      	ldr	r2, [sp, #20]
 800bd14:	5d1b      	ldrb	r3, [r3, r4]
 800bd16:	2a00      	cmp	r2, #0
 800bd18:	d037      	beq.n	800bd8a <_strtod_l+0x242>
 800bd1a:	9c05      	ldr	r4, [sp, #20]
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bd22:	2909      	cmp	r1, #9
 800bd24:	d913      	bls.n	800bd4e <_strtod_l+0x206>
 800bd26:	2101      	movs	r1, #1
 800bd28:	9104      	str	r1, [sp, #16]
 800bd2a:	e7c2      	b.n	800bcb2 <_strtod_l+0x16a>
 800bd2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd2e:	1c5a      	adds	r2, r3, #1
 800bd30:	921b      	str	r2, [sp, #108]	; 0x6c
 800bd32:	785b      	ldrb	r3, [r3, #1]
 800bd34:	3001      	adds	r0, #1
 800bd36:	2b30      	cmp	r3, #48	; 0x30
 800bd38:	d0f8      	beq.n	800bd2c <_strtod_l+0x1e4>
 800bd3a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800bd3e:	2a08      	cmp	r2, #8
 800bd40:	f200 84e4 	bhi.w	800c70c <_strtod_l+0xbc4>
 800bd44:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800bd46:	9208      	str	r2, [sp, #32]
 800bd48:	4602      	mov	r2, r0
 800bd4a:	2000      	movs	r0, #0
 800bd4c:	4604      	mov	r4, r0
 800bd4e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800bd52:	f100 0101 	add.w	r1, r0, #1
 800bd56:	d012      	beq.n	800bd7e <_strtod_l+0x236>
 800bd58:	440a      	add	r2, r1
 800bd5a:	eb00 0c04 	add.w	ip, r0, r4
 800bd5e:	4621      	mov	r1, r4
 800bd60:	270a      	movs	r7, #10
 800bd62:	458c      	cmp	ip, r1
 800bd64:	d113      	bne.n	800bd8e <_strtod_l+0x246>
 800bd66:	1821      	adds	r1, r4, r0
 800bd68:	2908      	cmp	r1, #8
 800bd6a:	f104 0401 	add.w	r4, r4, #1
 800bd6e:	4404      	add	r4, r0
 800bd70:	dc19      	bgt.n	800bda6 <_strtod_l+0x25e>
 800bd72:	9b07      	ldr	r3, [sp, #28]
 800bd74:	210a      	movs	r1, #10
 800bd76:	fb01 e303 	mla	r3, r1, r3, lr
 800bd7a:	9307      	str	r3, [sp, #28]
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd80:	1c58      	adds	r0, r3, #1
 800bd82:	901b      	str	r0, [sp, #108]	; 0x6c
 800bd84:	785b      	ldrb	r3, [r3, #1]
 800bd86:	4608      	mov	r0, r1
 800bd88:	e7c9      	b.n	800bd1e <_strtod_l+0x1d6>
 800bd8a:	9805      	ldr	r0, [sp, #20]
 800bd8c:	e7d3      	b.n	800bd36 <_strtod_l+0x1ee>
 800bd8e:	2908      	cmp	r1, #8
 800bd90:	f101 0101 	add.w	r1, r1, #1
 800bd94:	dc03      	bgt.n	800bd9e <_strtod_l+0x256>
 800bd96:	9b07      	ldr	r3, [sp, #28]
 800bd98:	437b      	muls	r3, r7
 800bd9a:	9307      	str	r3, [sp, #28]
 800bd9c:	e7e1      	b.n	800bd62 <_strtod_l+0x21a>
 800bd9e:	2910      	cmp	r1, #16
 800bda0:	bfd8      	it	le
 800bda2:	437d      	mulle	r5, r7
 800bda4:	e7dd      	b.n	800bd62 <_strtod_l+0x21a>
 800bda6:	2c10      	cmp	r4, #16
 800bda8:	bfdc      	itt	le
 800bdaa:	210a      	movle	r1, #10
 800bdac:	fb01 e505 	mlale	r5, r1, r5, lr
 800bdb0:	e7e4      	b.n	800bd7c <_strtod_l+0x234>
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	9304      	str	r3, [sp, #16]
 800bdb6:	e781      	b.n	800bcbc <_strtod_l+0x174>
 800bdb8:	f04f 0c01 	mov.w	ip, #1
 800bdbc:	1cb3      	adds	r3, r6, #2
 800bdbe:	931b      	str	r3, [sp, #108]	; 0x6c
 800bdc0:	78b3      	ldrb	r3, [r6, #2]
 800bdc2:	e78a      	b.n	800bcda <_strtod_l+0x192>
 800bdc4:	f04f 0c00 	mov.w	ip, #0
 800bdc8:	e7f8      	b.n	800bdbc <_strtod_l+0x274>
 800bdca:	bf00      	nop
 800bdcc:	0800f978 	.word	0x0800f978
 800bdd0:	7ff00000 	.word	0x7ff00000
 800bdd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdd6:	1c5f      	adds	r7, r3, #1
 800bdd8:	971b      	str	r7, [sp, #108]	; 0x6c
 800bdda:	785b      	ldrb	r3, [r3, #1]
 800bddc:	2b30      	cmp	r3, #48	; 0x30
 800bdde:	d0f9      	beq.n	800bdd4 <_strtod_l+0x28c>
 800bde0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800bde4:	2f08      	cmp	r7, #8
 800bde6:	f63f af7d 	bhi.w	800bce4 <_strtod_l+0x19c>
 800bdea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800bdee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdf0:	930a      	str	r3, [sp, #40]	; 0x28
 800bdf2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdf4:	1c5f      	adds	r7, r3, #1
 800bdf6:	971b      	str	r7, [sp, #108]	; 0x6c
 800bdf8:	785b      	ldrb	r3, [r3, #1]
 800bdfa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800bdfe:	f1b8 0f09 	cmp.w	r8, #9
 800be02:	d937      	bls.n	800be74 <_strtod_l+0x32c>
 800be04:	990a      	ldr	r1, [sp, #40]	; 0x28
 800be06:	1a7f      	subs	r7, r7, r1
 800be08:	2f08      	cmp	r7, #8
 800be0a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800be0e:	dc37      	bgt.n	800be80 <_strtod_l+0x338>
 800be10:	45be      	cmp	lr, r7
 800be12:	bfa8      	it	ge
 800be14:	46be      	movge	lr, r7
 800be16:	f1bc 0f00 	cmp.w	ip, #0
 800be1a:	d001      	beq.n	800be20 <_strtod_l+0x2d8>
 800be1c:	f1ce 0e00 	rsb	lr, lr, #0
 800be20:	2c00      	cmp	r4, #0
 800be22:	d151      	bne.n	800bec8 <_strtod_l+0x380>
 800be24:	2800      	cmp	r0, #0
 800be26:	f47f aece 	bne.w	800bbc6 <_strtod_l+0x7e>
 800be2a:	9a06      	ldr	r2, [sp, #24]
 800be2c:	2a00      	cmp	r2, #0
 800be2e:	f47f aeca 	bne.w	800bbc6 <_strtod_l+0x7e>
 800be32:	9a04      	ldr	r2, [sp, #16]
 800be34:	2a00      	cmp	r2, #0
 800be36:	f47f aee4 	bne.w	800bc02 <_strtod_l+0xba>
 800be3a:	2b4e      	cmp	r3, #78	; 0x4e
 800be3c:	d027      	beq.n	800be8e <_strtod_l+0x346>
 800be3e:	dc21      	bgt.n	800be84 <_strtod_l+0x33c>
 800be40:	2b49      	cmp	r3, #73	; 0x49
 800be42:	f47f aede 	bne.w	800bc02 <_strtod_l+0xba>
 800be46:	49a0      	ldr	r1, [pc, #640]	; (800c0c8 <_strtod_l+0x580>)
 800be48:	a81b      	add	r0, sp, #108	; 0x6c
 800be4a:	f002 f819 	bl	800de80 <__match>
 800be4e:	2800      	cmp	r0, #0
 800be50:	f43f aed7 	beq.w	800bc02 <_strtod_l+0xba>
 800be54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be56:	499d      	ldr	r1, [pc, #628]	; (800c0cc <_strtod_l+0x584>)
 800be58:	3b01      	subs	r3, #1
 800be5a:	a81b      	add	r0, sp, #108	; 0x6c
 800be5c:	931b      	str	r3, [sp, #108]	; 0x6c
 800be5e:	f002 f80f 	bl	800de80 <__match>
 800be62:	b910      	cbnz	r0, 800be6a <_strtod_l+0x322>
 800be64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be66:	3301      	adds	r3, #1
 800be68:	931b      	str	r3, [sp, #108]	; 0x6c
 800be6a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800c0e0 <_strtod_l+0x598>
 800be6e:	f04f 0a00 	mov.w	sl, #0
 800be72:	e6a8      	b.n	800bbc6 <_strtod_l+0x7e>
 800be74:	210a      	movs	r1, #10
 800be76:	fb01 3e0e 	mla	lr, r1, lr, r3
 800be7a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800be7e:	e7b8      	b.n	800bdf2 <_strtod_l+0x2aa>
 800be80:	46be      	mov	lr, r7
 800be82:	e7c8      	b.n	800be16 <_strtod_l+0x2ce>
 800be84:	2b69      	cmp	r3, #105	; 0x69
 800be86:	d0de      	beq.n	800be46 <_strtod_l+0x2fe>
 800be88:	2b6e      	cmp	r3, #110	; 0x6e
 800be8a:	f47f aeba 	bne.w	800bc02 <_strtod_l+0xba>
 800be8e:	4990      	ldr	r1, [pc, #576]	; (800c0d0 <_strtod_l+0x588>)
 800be90:	a81b      	add	r0, sp, #108	; 0x6c
 800be92:	f001 fff5 	bl	800de80 <__match>
 800be96:	2800      	cmp	r0, #0
 800be98:	f43f aeb3 	beq.w	800bc02 <_strtod_l+0xba>
 800be9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be9e:	781b      	ldrb	r3, [r3, #0]
 800bea0:	2b28      	cmp	r3, #40	; 0x28
 800bea2:	d10e      	bne.n	800bec2 <_strtod_l+0x37a>
 800bea4:	aa1e      	add	r2, sp, #120	; 0x78
 800bea6:	498b      	ldr	r1, [pc, #556]	; (800c0d4 <_strtod_l+0x58c>)
 800bea8:	a81b      	add	r0, sp, #108	; 0x6c
 800beaa:	f001 fffd 	bl	800dea8 <__hexnan>
 800beae:	2805      	cmp	r0, #5
 800beb0:	d107      	bne.n	800bec2 <_strtod_l+0x37a>
 800beb2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800beb4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800beb8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800bebc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800bec0:	e681      	b.n	800bbc6 <_strtod_l+0x7e>
 800bec2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800c0e8 <_strtod_l+0x5a0>
 800bec6:	e7d2      	b.n	800be6e <_strtod_l+0x326>
 800bec8:	ebae 0302 	sub.w	r3, lr, r2
 800becc:	9306      	str	r3, [sp, #24]
 800bece:	9b05      	ldr	r3, [sp, #20]
 800bed0:	9807      	ldr	r0, [sp, #28]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	bf08      	it	eq
 800bed6:	4623      	moveq	r3, r4
 800bed8:	2c10      	cmp	r4, #16
 800beda:	9305      	str	r3, [sp, #20]
 800bedc:	46a0      	mov	r8, r4
 800bede:	bfa8      	it	ge
 800bee0:	f04f 0810 	movge.w	r8, #16
 800bee4:	f7f4 fb2e 	bl	8000544 <__aeabi_ui2d>
 800bee8:	2c09      	cmp	r4, #9
 800beea:	4682      	mov	sl, r0
 800beec:	468b      	mov	fp, r1
 800beee:	dc13      	bgt.n	800bf18 <_strtod_l+0x3d0>
 800bef0:	9b06      	ldr	r3, [sp, #24]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	f43f ae67 	beq.w	800bbc6 <_strtod_l+0x7e>
 800bef8:	9b06      	ldr	r3, [sp, #24]
 800befa:	dd7a      	ble.n	800bff2 <_strtod_l+0x4aa>
 800befc:	2b16      	cmp	r3, #22
 800befe:	dc61      	bgt.n	800bfc4 <_strtod_l+0x47c>
 800bf00:	4a75      	ldr	r2, [pc, #468]	; (800c0d8 <_strtod_l+0x590>)
 800bf02:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800bf06:	e9de 0100 	ldrd	r0, r1, [lr]
 800bf0a:	4652      	mov	r2, sl
 800bf0c:	465b      	mov	r3, fp
 800bf0e:	f7f4 fb93 	bl	8000638 <__aeabi_dmul>
 800bf12:	4682      	mov	sl, r0
 800bf14:	468b      	mov	fp, r1
 800bf16:	e656      	b.n	800bbc6 <_strtod_l+0x7e>
 800bf18:	4b6f      	ldr	r3, [pc, #444]	; (800c0d8 <_strtod_l+0x590>)
 800bf1a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bf1e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bf22:	f7f4 fb89 	bl	8000638 <__aeabi_dmul>
 800bf26:	4606      	mov	r6, r0
 800bf28:	4628      	mov	r0, r5
 800bf2a:	460f      	mov	r7, r1
 800bf2c:	f7f4 fb0a 	bl	8000544 <__aeabi_ui2d>
 800bf30:	4602      	mov	r2, r0
 800bf32:	460b      	mov	r3, r1
 800bf34:	4630      	mov	r0, r6
 800bf36:	4639      	mov	r1, r7
 800bf38:	f7f4 f9c8 	bl	80002cc <__adddf3>
 800bf3c:	2c0f      	cmp	r4, #15
 800bf3e:	4682      	mov	sl, r0
 800bf40:	468b      	mov	fp, r1
 800bf42:	ddd5      	ble.n	800bef0 <_strtod_l+0x3a8>
 800bf44:	9b06      	ldr	r3, [sp, #24]
 800bf46:	eba4 0808 	sub.w	r8, r4, r8
 800bf4a:	4498      	add	r8, r3
 800bf4c:	f1b8 0f00 	cmp.w	r8, #0
 800bf50:	f340 8096 	ble.w	800c080 <_strtod_l+0x538>
 800bf54:	f018 030f 	ands.w	r3, r8, #15
 800bf58:	d00a      	beq.n	800bf70 <_strtod_l+0x428>
 800bf5a:	495f      	ldr	r1, [pc, #380]	; (800c0d8 <_strtod_l+0x590>)
 800bf5c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bf60:	4652      	mov	r2, sl
 800bf62:	465b      	mov	r3, fp
 800bf64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf68:	f7f4 fb66 	bl	8000638 <__aeabi_dmul>
 800bf6c:	4682      	mov	sl, r0
 800bf6e:	468b      	mov	fp, r1
 800bf70:	f038 080f 	bics.w	r8, r8, #15
 800bf74:	d073      	beq.n	800c05e <_strtod_l+0x516>
 800bf76:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800bf7a:	dd47      	ble.n	800c00c <_strtod_l+0x4c4>
 800bf7c:	2400      	movs	r4, #0
 800bf7e:	46a0      	mov	r8, r4
 800bf80:	9407      	str	r4, [sp, #28]
 800bf82:	9405      	str	r4, [sp, #20]
 800bf84:	2322      	movs	r3, #34	; 0x22
 800bf86:	f8df b158 	ldr.w	fp, [pc, #344]	; 800c0e0 <_strtod_l+0x598>
 800bf8a:	f8c9 3000 	str.w	r3, [r9]
 800bf8e:	f04f 0a00 	mov.w	sl, #0
 800bf92:	9b07      	ldr	r3, [sp, #28]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f43f ae16 	beq.w	800bbc6 <_strtod_l+0x7e>
 800bf9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bf9c:	4648      	mov	r0, r9
 800bf9e:	f002 f8d9 	bl	800e154 <_Bfree>
 800bfa2:	9905      	ldr	r1, [sp, #20]
 800bfa4:	4648      	mov	r0, r9
 800bfa6:	f002 f8d5 	bl	800e154 <_Bfree>
 800bfaa:	4641      	mov	r1, r8
 800bfac:	4648      	mov	r0, r9
 800bfae:	f002 f8d1 	bl	800e154 <_Bfree>
 800bfb2:	9907      	ldr	r1, [sp, #28]
 800bfb4:	4648      	mov	r0, r9
 800bfb6:	f002 f8cd 	bl	800e154 <_Bfree>
 800bfba:	4621      	mov	r1, r4
 800bfbc:	4648      	mov	r0, r9
 800bfbe:	f002 f8c9 	bl	800e154 <_Bfree>
 800bfc2:	e600      	b.n	800bbc6 <_strtod_l+0x7e>
 800bfc4:	9a06      	ldr	r2, [sp, #24]
 800bfc6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	dbba      	blt.n	800bf44 <_strtod_l+0x3fc>
 800bfce:	4d42      	ldr	r5, [pc, #264]	; (800c0d8 <_strtod_l+0x590>)
 800bfd0:	f1c4 040f 	rsb	r4, r4, #15
 800bfd4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800bfd8:	4652      	mov	r2, sl
 800bfda:	465b      	mov	r3, fp
 800bfdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bfe0:	f7f4 fb2a 	bl	8000638 <__aeabi_dmul>
 800bfe4:	9b06      	ldr	r3, [sp, #24]
 800bfe6:	1b1c      	subs	r4, r3, r4
 800bfe8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800bfec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bff0:	e78d      	b.n	800bf0e <_strtod_l+0x3c6>
 800bff2:	f113 0f16 	cmn.w	r3, #22
 800bff6:	dba5      	blt.n	800bf44 <_strtod_l+0x3fc>
 800bff8:	4a37      	ldr	r2, [pc, #220]	; (800c0d8 <_strtod_l+0x590>)
 800bffa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800bffe:	e9d2 2300 	ldrd	r2, r3, [r2]
 800c002:	4650      	mov	r0, sl
 800c004:	4659      	mov	r1, fp
 800c006:	f7f4 fc41 	bl	800088c <__aeabi_ddiv>
 800c00a:	e782      	b.n	800bf12 <_strtod_l+0x3ca>
 800c00c:	2300      	movs	r3, #0
 800c00e:	4e33      	ldr	r6, [pc, #204]	; (800c0dc <_strtod_l+0x594>)
 800c010:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c014:	4650      	mov	r0, sl
 800c016:	4659      	mov	r1, fp
 800c018:	461d      	mov	r5, r3
 800c01a:	f1b8 0f01 	cmp.w	r8, #1
 800c01e:	dc21      	bgt.n	800c064 <_strtod_l+0x51c>
 800c020:	b10b      	cbz	r3, 800c026 <_strtod_l+0x4de>
 800c022:	4682      	mov	sl, r0
 800c024:	468b      	mov	fp, r1
 800c026:	4b2d      	ldr	r3, [pc, #180]	; (800c0dc <_strtod_l+0x594>)
 800c028:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c02c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c030:	4652      	mov	r2, sl
 800c032:	465b      	mov	r3, fp
 800c034:	e9d5 0100 	ldrd	r0, r1, [r5]
 800c038:	f7f4 fafe 	bl	8000638 <__aeabi_dmul>
 800c03c:	4b28      	ldr	r3, [pc, #160]	; (800c0e0 <_strtod_l+0x598>)
 800c03e:	460a      	mov	r2, r1
 800c040:	400b      	ands	r3, r1
 800c042:	4928      	ldr	r1, [pc, #160]	; (800c0e4 <_strtod_l+0x59c>)
 800c044:	428b      	cmp	r3, r1
 800c046:	4682      	mov	sl, r0
 800c048:	d898      	bhi.n	800bf7c <_strtod_l+0x434>
 800c04a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c04e:	428b      	cmp	r3, r1
 800c050:	bf86      	itte	hi
 800c052:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800c0ec <_strtod_l+0x5a4>
 800c056:	f04f 3aff 	movhi.w	sl, #4294967295
 800c05a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c05e:	2300      	movs	r3, #0
 800c060:	9304      	str	r3, [sp, #16]
 800c062:	e077      	b.n	800c154 <_strtod_l+0x60c>
 800c064:	f018 0f01 	tst.w	r8, #1
 800c068:	d006      	beq.n	800c078 <_strtod_l+0x530>
 800c06a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800c06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c072:	f7f4 fae1 	bl	8000638 <__aeabi_dmul>
 800c076:	2301      	movs	r3, #1
 800c078:	3501      	adds	r5, #1
 800c07a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c07e:	e7cc      	b.n	800c01a <_strtod_l+0x4d2>
 800c080:	d0ed      	beq.n	800c05e <_strtod_l+0x516>
 800c082:	f1c8 0800 	rsb	r8, r8, #0
 800c086:	f018 020f 	ands.w	r2, r8, #15
 800c08a:	d00a      	beq.n	800c0a2 <_strtod_l+0x55a>
 800c08c:	4b12      	ldr	r3, [pc, #72]	; (800c0d8 <_strtod_l+0x590>)
 800c08e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c092:	4650      	mov	r0, sl
 800c094:	4659      	mov	r1, fp
 800c096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c09a:	f7f4 fbf7 	bl	800088c <__aeabi_ddiv>
 800c09e:	4682      	mov	sl, r0
 800c0a0:	468b      	mov	fp, r1
 800c0a2:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c0a6:	d0da      	beq.n	800c05e <_strtod_l+0x516>
 800c0a8:	f1b8 0f1f 	cmp.w	r8, #31
 800c0ac:	dd20      	ble.n	800c0f0 <_strtod_l+0x5a8>
 800c0ae:	2400      	movs	r4, #0
 800c0b0:	46a0      	mov	r8, r4
 800c0b2:	9407      	str	r4, [sp, #28]
 800c0b4:	9405      	str	r4, [sp, #20]
 800c0b6:	2322      	movs	r3, #34	; 0x22
 800c0b8:	f04f 0a00 	mov.w	sl, #0
 800c0bc:	f04f 0b00 	mov.w	fp, #0
 800c0c0:	f8c9 3000 	str.w	r3, [r9]
 800c0c4:	e765      	b.n	800bf92 <_strtod_l+0x44a>
 800c0c6:	bf00      	nop
 800c0c8:	0800f949 	.word	0x0800f949
 800c0cc:	0800f9cb 	.word	0x0800f9cb
 800c0d0:	0800f951 	.word	0x0800f951
 800c0d4:	0800f98c 	.word	0x0800f98c
 800c0d8:	0800fa70 	.word	0x0800fa70
 800c0dc:	0800fa48 	.word	0x0800fa48
 800c0e0:	7ff00000 	.word	0x7ff00000
 800c0e4:	7ca00000 	.word	0x7ca00000
 800c0e8:	fff80000 	.word	0xfff80000
 800c0ec:	7fefffff 	.word	0x7fefffff
 800c0f0:	f018 0310 	ands.w	r3, r8, #16
 800c0f4:	bf18      	it	ne
 800c0f6:	236a      	movne	r3, #106	; 0x6a
 800c0f8:	4da0      	ldr	r5, [pc, #640]	; (800c37c <_strtod_l+0x834>)
 800c0fa:	9304      	str	r3, [sp, #16]
 800c0fc:	4650      	mov	r0, sl
 800c0fe:	4659      	mov	r1, fp
 800c100:	2300      	movs	r3, #0
 800c102:	f1b8 0f00 	cmp.w	r8, #0
 800c106:	f300 810a 	bgt.w	800c31e <_strtod_l+0x7d6>
 800c10a:	b10b      	cbz	r3, 800c110 <_strtod_l+0x5c8>
 800c10c:	4682      	mov	sl, r0
 800c10e:	468b      	mov	fp, r1
 800c110:	9b04      	ldr	r3, [sp, #16]
 800c112:	b1bb      	cbz	r3, 800c144 <_strtod_l+0x5fc>
 800c114:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800c118:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	4659      	mov	r1, fp
 800c120:	dd10      	ble.n	800c144 <_strtod_l+0x5fc>
 800c122:	2b1f      	cmp	r3, #31
 800c124:	f340 8107 	ble.w	800c336 <_strtod_l+0x7ee>
 800c128:	2b34      	cmp	r3, #52	; 0x34
 800c12a:	bfde      	ittt	le
 800c12c:	3b20      	suble	r3, #32
 800c12e:	f04f 32ff 	movle.w	r2, #4294967295
 800c132:	fa02 f303 	lslle.w	r3, r2, r3
 800c136:	f04f 0a00 	mov.w	sl, #0
 800c13a:	bfcc      	ite	gt
 800c13c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c140:	ea03 0b01 	andle.w	fp, r3, r1
 800c144:	2200      	movs	r2, #0
 800c146:	2300      	movs	r3, #0
 800c148:	4650      	mov	r0, sl
 800c14a:	4659      	mov	r1, fp
 800c14c:	f7f4 fcdc 	bl	8000b08 <__aeabi_dcmpeq>
 800c150:	2800      	cmp	r0, #0
 800c152:	d1ac      	bne.n	800c0ae <_strtod_l+0x566>
 800c154:	9b07      	ldr	r3, [sp, #28]
 800c156:	9300      	str	r3, [sp, #0]
 800c158:	9a05      	ldr	r2, [sp, #20]
 800c15a:	9908      	ldr	r1, [sp, #32]
 800c15c:	4623      	mov	r3, r4
 800c15e:	4648      	mov	r0, r9
 800c160:	f002 f84a 	bl	800e1f8 <__s2b>
 800c164:	9007      	str	r0, [sp, #28]
 800c166:	2800      	cmp	r0, #0
 800c168:	f43f af08 	beq.w	800bf7c <_strtod_l+0x434>
 800c16c:	9a06      	ldr	r2, [sp, #24]
 800c16e:	9b06      	ldr	r3, [sp, #24]
 800c170:	2a00      	cmp	r2, #0
 800c172:	f1c3 0300 	rsb	r3, r3, #0
 800c176:	bfa8      	it	ge
 800c178:	2300      	movge	r3, #0
 800c17a:	930e      	str	r3, [sp, #56]	; 0x38
 800c17c:	2400      	movs	r4, #0
 800c17e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c182:	9316      	str	r3, [sp, #88]	; 0x58
 800c184:	46a0      	mov	r8, r4
 800c186:	9b07      	ldr	r3, [sp, #28]
 800c188:	4648      	mov	r0, r9
 800c18a:	6859      	ldr	r1, [r3, #4]
 800c18c:	f001 ffae 	bl	800e0ec <_Balloc>
 800c190:	9005      	str	r0, [sp, #20]
 800c192:	2800      	cmp	r0, #0
 800c194:	f43f aef6 	beq.w	800bf84 <_strtod_l+0x43c>
 800c198:	9b07      	ldr	r3, [sp, #28]
 800c19a:	691a      	ldr	r2, [r3, #16]
 800c19c:	3202      	adds	r2, #2
 800c19e:	f103 010c 	add.w	r1, r3, #12
 800c1a2:	0092      	lsls	r2, r2, #2
 800c1a4:	300c      	adds	r0, #12
 800c1a6:	f7fe ffc7 	bl	800b138 <memcpy>
 800c1aa:	aa1e      	add	r2, sp, #120	; 0x78
 800c1ac:	a91d      	add	r1, sp, #116	; 0x74
 800c1ae:	ec4b ab10 	vmov	d0, sl, fp
 800c1b2:	4648      	mov	r0, r9
 800c1b4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800c1b8:	f002 fada 	bl	800e770 <__d2b>
 800c1bc:	901c      	str	r0, [sp, #112]	; 0x70
 800c1be:	2800      	cmp	r0, #0
 800c1c0:	f43f aee0 	beq.w	800bf84 <_strtod_l+0x43c>
 800c1c4:	2101      	movs	r1, #1
 800c1c6:	4648      	mov	r0, r9
 800c1c8:	f002 f8a2 	bl	800e310 <__i2b>
 800c1cc:	4680      	mov	r8, r0
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	f43f aed8 	beq.w	800bf84 <_strtod_l+0x43c>
 800c1d4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800c1d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c1d8:	2e00      	cmp	r6, #0
 800c1da:	bfab      	itete	ge
 800c1dc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800c1de:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800c1e0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800c1e2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800c1e4:	bfac      	ite	ge
 800c1e6:	18f7      	addge	r7, r6, r3
 800c1e8:	1b9d      	sublt	r5, r3, r6
 800c1ea:	9b04      	ldr	r3, [sp, #16]
 800c1ec:	1af6      	subs	r6, r6, r3
 800c1ee:	4416      	add	r6, r2
 800c1f0:	4b63      	ldr	r3, [pc, #396]	; (800c380 <_strtod_l+0x838>)
 800c1f2:	3e01      	subs	r6, #1
 800c1f4:	429e      	cmp	r6, r3
 800c1f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c1fa:	f280 80af 	bge.w	800c35c <_strtod_l+0x814>
 800c1fe:	1b9b      	subs	r3, r3, r6
 800c200:	2b1f      	cmp	r3, #31
 800c202:	eba2 0203 	sub.w	r2, r2, r3
 800c206:	f04f 0101 	mov.w	r1, #1
 800c20a:	f300 809b 	bgt.w	800c344 <_strtod_l+0x7fc>
 800c20e:	fa01 f303 	lsl.w	r3, r1, r3
 800c212:	930f      	str	r3, [sp, #60]	; 0x3c
 800c214:	2300      	movs	r3, #0
 800c216:	930a      	str	r3, [sp, #40]	; 0x28
 800c218:	18be      	adds	r6, r7, r2
 800c21a:	9b04      	ldr	r3, [sp, #16]
 800c21c:	42b7      	cmp	r7, r6
 800c21e:	4415      	add	r5, r2
 800c220:	441d      	add	r5, r3
 800c222:	463b      	mov	r3, r7
 800c224:	bfa8      	it	ge
 800c226:	4633      	movge	r3, r6
 800c228:	42ab      	cmp	r3, r5
 800c22a:	bfa8      	it	ge
 800c22c:	462b      	movge	r3, r5
 800c22e:	2b00      	cmp	r3, #0
 800c230:	bfc2      	ittt	gt
 800c232:	1af6      	subgt	r6, r6, r3
 800c234:	1aed      	subgt	r5, r5, r3
 800c236:	1aff      	subgt	r7, r7, r3
 800c238:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c23a:	b1bb      	cbz	r3, 800c26c <_strtod_l+0x724>
 800c23c:	4641      	mov	r1, r8
 800c23e:	461a      	mov	r2, r3
 800c240:	4648      	mov	r0, r9
 800c242:	f002 f905 	bl	800e450 <__pow5mult>
 800c246:	4680      	mov	r8, r0
 800c248:	2800      	cmp	r0, #0
 800c24a:	f43f ae9b 	beq.w	800bf84 <_strtod_l+0x43c>
 800c24e:	4601      	mov	r1, r0
 800c250:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c252:	4648      	mov	r0, r9
 800c254:	f002 f865 	bl	800e322 <__multiply>
 800c258:	900c      	str	r0, [sp, #48]	; 0x30
 800c25a:	2800      	cmp	r0, #0
 800c25c:	f43f ae92 	beq.w	800bf84 <_strtod_l+0x43c>
 800c260:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c262:	4648      	mov	r0, r9
 800c264:	f001 ff76 	bl	800e154 <_Bfree>
 800c268:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c26a:	931c      	str	r3, [sp, #112]	; 0x70
 800c26c:	2e00      	cmp	r6, #0
 800c26e:	dc7a      	bgt.n	800c366 <_strtod_l+0x81e>
 800c270:	9b06      	ldr	r3, [sp, #24]
 800c272:	2b00      	cmp	r3, #0
 800c274:	dd08      	ble.n	800c288 <_strtod_l+0x740>
 800c276:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c278:	9905      	ldr	r1, [sp, #20]
 800c27a:	4648      	mov	r0, r9
 800c27c:	f002 f8e8 	bl	800e450 <__pow5mult>
 800c280:	9005      	str	r0, [sp, #20]
 800c282:	2800      	cmp	r0, #0
 800c284:	f43f ae7e 	beq.w	800bf84 <_strtod_l+0x43c>
 800c288:	2d00      	cmp	r5, #0
 800c28a:	dd08      	ble.n	800c29e <_strtod_l+0x756>
 800c28c:	462a      	mov	r2, r5
 800c28e:	9905      	ldr	r1, [sp, #20]
 800c290:	4648      	mov	r0, r9
 800c292:	f002 f92b 	bl	800e4ec <__lshift>
 800c296:	9005      	str	r0, [sp, #20]
 800c298:	2800      	cmp	r0, #0
 800c29a:	f43f ae73 	beq.w	800bf84 <_strtod_l+0x43c>
 800c29e:	2f00      	cmp	r7, #0
 800c2a0:	dd08      	ble.n	800c2b4 <_strtod_l+0x76c>
 800c2a2:	4641      	mov	r1, r8
 800c2a4:	463a      	mov	r2, r7
 800c2a6:	4648      	mov	r0, r9
 800c2a8:	f002 f920 	bl	800e4ec <__lshift>
 800c2ac:	4680      	mov	r8, r0
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	f43f ae68 	beq.w	800bf84 <_strtod_l+0x43c>
 800c2b4:	9a05      	ldr	r2, [sp, #20]
 800c2b6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c2b8:	4648      	mov	r0, r9
 800c2ba:	f002 f985 	bl	800e5c8 <__mdiff>
 800c2be:	4604      	mov	r4, r0
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	f43f ae5f 	beq.w	800bf84 <_strtod_l+0x43c>
 800c2c6:	68c3      	ldr	r3, [r0, #12]
 800c2c8:	930c      	str	r3, [sp, #48]	; 0x30
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	60c3      	str	r3, [r0, #12]
 800c2ce:	4641      	mov	r1, r8
 800c2d0:	f002 f960 	bl	800e594 <__mcmp>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	da55      	bge.n	800c384 <_strtod_l+0x83c>
 800c2d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c2da:	b9e3      	cbnz	r3, 800c316 <_strtod_l+0x7ce>
 800c2dc:	f1ba 0f00 	cmp.w	sl, #0
 800c2e0:	d119      	bne.n	800c316 <_strtod_l+0x7ce>
 800c2e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c2e6:	b9b3      	cbnz	r3, 800c316 <_strtod_l+0x7ce>
 800c2e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c2ec:	0d1b      	lsrs	r3, r3, #20
 800c2ee:	051b      	lsls	r3, r3, #20
 800c2f0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c2f4:	d90f      	bls.n	800c316 <_strtod_l+0x7ce>
 800c2f6:	6963      	ldr	r3, [r4, #20]
 800c2f8:	b913      	cbnz	r3, 800c300 <_strtod_l+0x7b8>
 800c2fa:	6923      	ldr	r3, [r4, #16]
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	dd0a      	ble.n	800c316 <_strtod_l+0x7ce>
 800c300:	4621      	mov	r1, r4
 800c302:	2201      	movs	r2, #1
 800c304:	4648      	mov	r0, r9
 800c306:	f002 f8f1 	bl	800e4ec <__lshift>
 800c30a:	4641      	mov	r1, r8
 800c30c:	4604      	mov	r4, r0
 800c30e:	f002 f941 	bl	800e594 <__mcmp>
 800c312:	2800      	cmp	r0, #0
 800c314:	dc67      	bgt.n	800c3e6 <_strtod_l+0x89e>
 800c316:	9b04      	ldr	r3, [sp, #16]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d171      	bne.n	800c400 <_strtod_l+0x8b8>
 800c31c:	e63d      	b.n	800bf9a <_strtod_l+0x452>
 800c31e:	f018 0f01 	tst.w	r8, #1
 800c322:	d004      	beq.n	800c32e <_strtod_l+0x7e6>
 800c324:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c328:	f7f4 f986 	bl	8000638 <__aeabi_dmul>
 800c32c:	2301      	movs	r3, #1
 800c32e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c332:	3508      	adds	r5, #8
 800c334:	e6e5      	b.n	800c102 <_strtod_l+0x5ba>
 800c336:	f04f 32ff 	mov.w	r2, #4294967295
 800c33a:	fa02 f303 	lsl.w	r3, r2, r3
 800c33e:	ea03 0a0a 	and.w	sl, r3, sl
 800c342:	e6ff      	b.n	800c144 <_strtod_l+0x5fc>
 800c344:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c348:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c34c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c350:	36e2      	adds	r6, #226	; 0xe2
 800c352:	fa01 f306 	lsl.w	r3, r1, r6
 800c356:	930a      	str	r3, [sp, #40]	; 0x28
 800c358:	910f      	str	r1, [sp, #60]	; 0x3c
 800c35a:	e75d      	b.n	800c218 <_strtod_l+0x6d0>
 800c35c:	2300      	movs	r3, #0
 800c35e:	930a      	str	r3, [sp, #40]	; 0x28
 800c360:	2301      	movs	r3, #1
 800c362:	930f      	str	r3, [sp, #60]	; 0x3c
 800c364:	e758      	b.n	800c218 <_strtod_l+0x6d0>
 800c366:	4632      	mov	r2, r6
 800c368:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c36a:	4648      	mov	r0, r9
 800c36c:	f002 f8be 	bl	800e4ec <__lshift>
 800c370:	901c      	str	r0, [sp, #112]	; 0x70
 800c372:	2800      	cmp	r0, #0
 800c374:	f47f af7c 	bne.w	800c270 <_strtod_l+0x728>
 800c378:	e604      	b.n	800bf84 <_strtod_l+0x43c>
 800c37a:	bf00      	nop
 800c37c:	0800f9a0 	.word	0x0800f9a0
 800c380:	fffffc02 	.word	0xfffffc02
 800c384:	465d      	mov	r5, fp
 800c386:	f040 8086 	bne.w	800c496 <_strtod_l+0x94e>
 800c38a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c38c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c390:	b32a      	cbz	r2, 800c3de <_strtod_l+0x896>
 800c392:	4aaf      	ldr	r2, [pc, #700]	; (800c650 <_strtod_l+0xb08>)
 800c394:	4293      	cmp	r3, r2
 800c396:	d153      	bne.n	800c440 <_strtod_l+0x8f8>
 800c398:	9b04      	ldr	r3, [sp, #16]
 800c39a:	4650      	mov	r0, sl
 800c39c:	b1d3      	cbz	r3, 800c3d4 <_strtod_l+0x88c>
 800c39e:	4aad      	ldr	r2, [pc, #692]	; (800c654 <_strtod_l+0xb0c>)
 800c3a0:	402a      	ands	r2, r5
 800c3a2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c3a6:	f04f 31ff 	mov.w	r1, #4294967295
 800c3aa:	d816      	bhi.n	800c3da <_strtod_l+0x892>
 800c3ac:	0d12      	lsrs	r2, r2, #20
 800c3ae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c3b2:	fa01 f303 	lsl.w	r3, r1, r3
 800c3b6:	4298      	cmp	r0, r3
 800c3b8:	d142      	bne.n	800c440 <_strtod_l+0x8f8>
 800c3ba:	4ba7      	ldr	r3, [pc, #668]	; (800c658 <_strtod_l+0xb10>)
 800c3bc:	429d      	cmp	r5, r3
 800c3be:	d102      	bne.n	800c3c6 <_strtod_l+0x87e>
 800c3c0:	3001      	adds	r0, #1
 800c3c2:	f43f addf 	beq.w	800bf84 <_strtod_l+0x43c>
 800c3c6:	4ba3      	ldr	r3, [pc, #652]	; (800c654 <_strtod_l+0xb0c>)
 800c3c8:	402b      	ands	r3, r5
 800c3ca:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c3ce:	f04f 0a00 	mov.w	sl, #0
 800c3d2:	e7a0      	b.n	800c316 <_strtod_l+0x7ce>
 800c3d4:	f04f 33ff 	mov.w	r3, #4294967295
 800c3d8:	e7ed      	b.n	800c3b6 <_strtod_l+0x86e>
 800c3da:	460b      	mov	r3, r1
 800c3dc:	e7eb      	b.n	800c3b6 <_strtod_l+0x86e>
 800c3de:	bb7b      	cbnz	r3, 800c440 <_strtod_l+0x8f8>
 800c3e0:	f1ba 0f00 	cmp.w	sl, #0
 800c3e4:	d12c      	bne.n	800c440 <_strtod_l+0x8f8>
 800c3e6:	9904      	ldr	r1, [sp, #16]
 800c3e8:	4a9a      	ldr	r2, [pc, #616]	; (800c654 <_strtod_l+0xb0c>)
 800c3ea:	465b      	mov	r3, fp
 800c3ec:	b1f1      	cbz	r1, 800c42c <_strtod_l+0x8e4>
 800c3ee:	ea02 010b 	and.w	r1, r2, fp
 800c3f2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c3f6:	dc19      	bgt.n	800c42c <_strtod_l+0x8e4>
 800c3f8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c3fc:	f77f ae5b 	ble.w	800c0b6 <_strtod_l+0x56e>
 800c400:	4a96      	ldr	r2, [pc, #600]	; (800c65c <_strtod_l+0xb14>)
 800c402:	2300      	movs	r3, #0
 800c404:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800c408:	4650      	mov	r0, sl
 800c40a:	4659      	mov	r1, fp
 800c40c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c410:	f7f4 f912 	bl	8000638 <__aeabi_dmul>
 800c414:	4682      	mov	sl, r0
 800c416:	468b      	mov	fp, r1
 800c418:	2900      	cmp	r1, #0
 800c41a:	f47f adbe 	bne.w	800bf9a <_strtod_l+0x452>
 800c41e:	2800      	cmp	r0, #0
 800c420:	f47f adbb 	bne.w	800bf9a <_strtod_l+0x452>
 800c424:	2322      	movs	r3, #34	; 0x22
 800c426:	f8c9 3000 	str.w	r3, [r9]
 800c42a:	e5b6      	b.n	800bf9a <_strtod_l+0x452>
 800c42c:	4013      	ands	r3, r2
 800c42e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c432:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c436:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c43a:	f04f 3aff 	mov.w	sl, #4294967295
 800c43e:	e76a      	b.n	800c316 <_strtod_l+0x7ce>
 800c440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c442:	b193      	cbz	r3, 800c46a <_strtod_l+0x922>
 800c444:	422b      	tst	r3, r5
 800c446:	f43f af66 	beq.w	800c316 <_strtod_l+0x7ce>
 800c44a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c44c:	9a04      	ldr	r2, [sp, #16]
 800c44e:	4650      	mov	r0, sl
 800c450:	4659      	mov	r1, fp
 800c452:	b173      	cbz	r3, 800c472 <_strtod_l+0x92a>
 800c454:	f7ff fb5c 	bl	800bb10 <sulp>
 800c458:	4602      	mov	r2, r0
 800c45a:	460b      	mov	r3, r1
 800c45c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c460:	f7f3 ff34 	bl	80002cc <__adddf3>
 800c464:	4682      	mov	sl, r0
 800c466:	468b      	mov	fp, r1
 800c468:	e755      	b.n	800c316 <_strtod_l+0x7ce>
 800c46a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c46c:	ea13 0f0a 	tst.w	r3, sl
 800c470:	e7e9      	b.n	800c446 <_strtod_l+0x8fe>
 800c472:	f7ff fb4d 	bl	800bb10 <sulp>
 800c476:	4602      	mov	r2, r0
 800c478:	460b      	mov	r3, r1
 800c47a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c47e:	f7f3 ff23 	bl	80002c8 <__aeabi_dsub>
 800c482:	2200      	movs	r2, #0
 800c484:	2300      	movs	r3, #0
 800c486:	4682      	mov	sl, r0
 800c488:	468b      	mov	fp, r1
 800c48a:	f7f4 fb3d 	bl	8000b08 <__aeabi_dcmpeq>
 800c48e:	2800      	cmp	r0, #0
 800c490:	f47f ae11 	bne.w	800c0b6 <_strtod_l+0x56e>
 800c494:	e73f      	b.n	800c316 <_strtod_l+0x7ce>
 800c496:	4641      	mov	r1, r8
 800c498:	4620      	mov	r0, r4
 800c49a:	f002 f9b8 	bl	800e80e <__ratio>
 800c49e:	ec57 6b10 	vmov	r6, r7, d0
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c4a8:	ee10 0a10 	vmov	r0, s0
 800c4ac:	4639      	mov	r1, r7
 800c4ae:	f7f4 fb3f 	bl	8000b30 <__aeabi_dcmple>
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	d077      	beq.n	800c5a6 <_strtod_l+0xa5e>
 800c4b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d04a      	beq.n	800c552 <_strtod_l+0xa0a>
 800c4bc:	4b68      	ldr	r3, [pc, #416]	; (800c660 <_strtod_l+0xb18>)
 800c4be:	2200      	movs	r2, #0
 800c4c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c4c4:	4f66      	ldr	r7, [pc, #408]	; (800c660 <_strtod_l+0xb18>)
 800c4c6:	2600      	movs	r6, #0
 800c4c8:	4b62      	ldr	r3, [pc, #392]	; (800c654 <_strtod_l+0xb0c>)
 800c4ca:	402b      	ands	r3, r5
 800c4cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c4d0:	4b64      	ldr	r3, [pc, #400]	; (800c664 <_strtod_l+0xb1c>)
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	f040 80ce 	bne.w	800c674 <_strtod_l+0xb2c>
 800c4d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c4dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c4e0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800c4e4:	ec4b ab10 	vmov	d0, sl, fp
 800c4e8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c4ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c4f0:	f002 f8c8 	bl	800e684 <__ulp>
 800c4f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c4f8:	ec53 2b10 	vmov	r2, r3, d0
 800c4fc:	f7f4 f89c 	bl	8000638 <__aeabi_dmul>
 800c500:	4652      	mov	r2, sl
 800c502:	465b      	mov	r3, fp
 800c504:	f7f3 fee2 	bl	80002cc <__adddf3>
 800c508:	460b      	mov	r3, r1
 800c50a:	4952      	ldr	r1, [pc, #328]	; (800c654 <_strtod_l+0xb0c>)
 800c50c:	4a56      	ldr	r2, [pc, #344]	; (800c668 <_strtod_l+0xb20>)
 800c50e:	4019      	ands	r1, r3
 800c510:	4291      	cmp	r1, r2
 800c512:	4682      	mov	sl, r0
 800c514:	d95b      	bls.n	800c5ce <_strtod_l+0xa86>
 800c516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c518:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d103      	bne.n	800c528 <_strtod_l+0x9e0>
 800c520:	9b08      	ldr	r3, [sp, #32]
 800c522:	3301      	adds	r3, #1
 800c524:	f43f ad2e 	beq.w	800bf84 <_strtod_l+0x43c>
 800c528:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800c658 <_strtod_l+0xb10>
 800c52c:	f04f 3aff 	mov.w	sl, #4294967295
 800c530:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c532:	4648      	mov	r0, r9
 800c534:	f001 fe0e 	bl	800e154 <_Bfree>
 800c538:	9905      	ldr	r1, [sp, #20]
 800c53a:	4648      	mov	r0, r9
 800c53c:	f001 fe0a 	bl	800e154 <_Bfree>
 800c540:	4641      	mov	r1, r8
 800c542:	4648      	mov	r0, r9
 800c544:	f001 fe06 	bl	800e154 <_Bfree>
 800c548:	4621      	mov	r1, r4
 800c54a:	4648      	mov	r0, r9
 800c54c:	f001 fe02 	bl	800e154 <_Bfree>
 800c550:	e619      	b.n	800c186 <_strtod_l+0x63e>
 800c552:	f1ba 0f00 	cmp.w	sl, #0
 800c556:	d11a      	bne.n	800c58e <_strtod_l+0xa46>
 800c558:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c55c:	b9eb      	cbnz	r3, 800c59a <_strtod_l+0xa52>
 800c55e:	2200      	movs	r2, #0
 800c560:	4b3f      	ldr	r3, [pc, #252]	; (800c660 <_strtod_l+0xb18>)
 800c562:	4630      	mov	r0, r6
 800c564:	4639      	mov	r1, r7
 800c566:	f7f4 fad9 	bl	8000b1c <__aeabi_dcmplt>
 800c56a:	b9c8      	cbnz	r0, 800c5a0 <_strtod_l+0xa58>
 800c56c:	4630      	mov	r0, r6
 800c56e:	4639      	mov	r1, r7
 800c570:	2200      	movs	r2, #0
 800c572:	4b3e      	ldr	r3, [pc, #248]	; (800c66c <_strtod_l+0xb24>)
 800c574:	f7f4 f860 	bl	8000638 <__aeabi_dmul>
 800c578:	4606      	mov	r6, r0
 800c57a:	460f      	mov	r7, r1
 800c57c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c580:	9618      	str	r6, [sp, #96]	; 0x60
 800c582:	9319      	str	r3, [sp, #100]	; 0x64
 800c584:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800c588:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c58c:	e79c      	b.n	800c4c8 <_strtod_l+0x980>
 800c58e:	f1ba 0f01 	cmp.w	sl, #1
 800c592:	d102      	bne.n	800c59a <_strtod_l+0xa52>
 800c594:	2d00      	cmp	r5, #0
 800c596:	f43f ad8e 	beq.w	800c0b6 <_strtod_l+0x56e>
 800c59a:	2200      	movs	r2, #0
 800c59c:	4b34      	ldr	r3, [pc, #208]	; (800c670 <_strtod_l+0xb28>)
 800c59e:	e78f      	b.n	800c4c0 <_strtod_l+0x978>
 800c5a0:	2600      	movs	r6, #0
 800c5a2:	4f32      	ldr	r7, [pc, #200]	; (800c66c <_strtod_l+0xb24>)
 800c5a4:	e7ea      	b.n	800c57c <_strtod_l+0xa34>
 800c5a6:	4b31      	ldr	r3, [pc, #196]	; (800c66c <_strtod_l+0xb24>)
 800c5a8:	4630      	mov	r0, r6
 800c5aa:	4639      	mov	r1, r7
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	f7f4 f843 	bl	8000638 <__aeabi_dmul>
 800c5b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5b4:	4606      	mov	r6, r0
 800c5b6:	460f      	mov	r7, r1
 800c5b8:	b933      	cbnz	r3, 800c5c8 <_strtod_l+0xa80>
 800c5ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5be:	9010      	str	r0, [sp, #64]	; 0x40
 800c5c0:	9311      	str	r3, [sp, #68]	; 0x44
 800c5c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c5c6:	e7df      	b.n	800c588 <_strtod_l+0xa40>
 800c5c8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c5cc:	e7f9      	b.n	800c5c2 <_strtod_l+0xa7a>
 800c5ce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c5d2:	9b04      	ldr	r3, [sp, #16]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d1ab      	bne.n	800c530 <_strtod_l+0x9e8>
 800c5d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c5dc:	0d1b      	lsrs	r3, r3, #20
 800c5de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c5e0:	051b      	lsls	r3, r3, #20
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	465d      	mov	r5, fp
 800c5e6:	d1a3      	bne.n	800c530 <_strtod_l+0x9e8>
 800c5e8:	4639      	mov	r1, r7
 800c5ea:	4630      	mov	r0, r6
 800c5ec:	f7f4 fad4 	bl	8000b98 <__aeabi_d2iz>
 800c5f0:	f7f3 ffb8 	bl	8000564 <__aeabi_i2d>
 800c5f4:	460b      	mov	r3, r1
 800c5f6:	4602      	mov	r2, r0
 800c5f8:	4639      	mov	r1, r7
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	f7f3 fe64 	bl	80002c8 <__aeabi_dsub>
 800c600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c602:	4606      	mov	r6, r0
 800c604:	460f      	mov	r7, r1
 800c606:	b933      	cbnz	r3, 800c616 <_strtod_l+0xace>
 800c608:	f1ba 0f00 	cmp.w	sl, #0
 800c60c:	d103      	bne.n	800c616 <_strtod_l+0xace>
 800c60e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800c612:	2d00      	cmp	r5, #0
 800c614:	d06d      	beq.n	800c6f2 <_strtod_l+0xbaa>
 800c616:	a30a      	add	r3, pc, #40	; (adr r3, 800c640 <_strtod_l+0xaf8>)
 800c618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61c:	4630      	mov	r0, r6
 800c61e:	4639      	mov	r1, r7
 800c620:	f7f4 fa7c 	bl	8000b1c <__aeabi_dcmplt>
 800c624:	2800      	cmp	r0, #0
 800c626:	f47f acb8 	bne.w	800bf9a <_strtod_l+0x452>
 800c62a:	a307      	add	r3, pc, #28	; (adr r3, 800c648 <_strtod_l+0xb00>)
 800c62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c630:	4630      	mov	r0, r6
 800c632:	4639      	mov	r1, r7
 800c634:	f7f4 fa90 	bl	8000b58 <__aeabi_dcmpgt>
 800c638:	2800      	cmp	r0, #0
 800c63a:	f43f af79 	beq.w	800c530 <_strtod_l+0x9e8>
 800c63e:	e4ac      	b.n	800bf9a <_strtod_l+0x452>
 800c640:	94a03595 	.word	0x94a03595
 800c644:	3fdfffff 	.word	0x3fdfffff
 800c648:	35afe535 	.word	0x35afe535
 800c64c:	3fe00000 	.word	0x3fe00000
 800c650:	000fffff 	.word	0x000fffff
 800c654:	7ff00000 	.word	0x7ff00000
 800c658:	7fefffff 	.word	0x7fefffff
 800c65c:	39500000 	.word	0x39500000
 800c660:	3ff00000 	.word	0x3ff00000
 800c664:	7fe00000 	.word	0x7fe00000
 800c668:	7c9fffff 	.word	0x7c9fffff
 800c66c:	3fe00000 	.word	0x3fe00000
 800c670:	bff00000 	.word	0xbff00000
 800c674:	9b04      	ldr	r3, [sp, #16]
 800c676:	b333      	cbz	r3, 800c6c6 <_strtod_l+0xb7e>
 800c678:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c67a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c67e:	d822      	bhi.n	800c6c6 <_strtod_l+0xb7e>
 800c680:	a327      	add	r3, pc, #156	; (adr r3, 800c720 <_strtod_l+0xbd8>)
 800c682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c686:	4630      	mov	r0, r6
 800c688:	4639      	mov	r1, r7
 800c68a:	f7f4 fa51 	bl	8000b30 <__aeabi_dcmple>
 800c68e:	b1a0      	cbz	r0, 800c6ba <_strtod_l+0xb72>
 800c690:	4639      	mov	r1, r7
 800c692:	4630      	mov	r0, r6
 800c694:	f7f4 faa8 	bl	8000be8 <__aeabi_d2uiz>
 800c698:	2800      	cmp	r0, #0
 800c69a:	bf08      	it	eq
 800c69c:	2001      	moveq	r0, #1
 800c69e:	f7f3 ff51 	bl	8000544 <__aeabi_ui2d>
 800c6a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6a4:	4606      	mov	r6, r0
 800c6a6:	460f      	mov	r7, r1
 800c6a8:	bb03      	cbnz	r3, 800c6ec <_strtod_l+0xba4>
 800c6aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c6ae:	9012      	str	r0, [sp, #72]	; 0x48
 800c6b0:	9313      	str	r3, [sp, #76]	; 0x4c
 800c6b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c6b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c6ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c6be:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c6c2:	1a9b      	subs	r3, r3, r2
 800c6c4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6c6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800c6ca:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800c6ce:	f001 ffd9 	bl	800e684 <__ulp>
 800c6d2:	4650      	mov	r0, sl
 800c6d4:	ec53 2b10 	vmov	r2, r3, d0
 800c6d8:	4659      	mov	r1, fp
 800c6da:	f7f3 ffad 	bl	8000638 <__aeabi_dmul>
 800c6de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c6e2:	f7f3 fdf3 	bl	80002cc <__adddf3>
 800c6e6:	4682      	mov	sl, r0
 800c6e8:	468b      	mov	fp, r1
 800c6ea:	e772      	b.n	800c5d2 <_strtod_l+0xa8a>
 800c6ec:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800c6f0:	e7df      	b.n	800c6b2 <_strtod_l+0xb6a>
 800c6f2:	a30d      	add	r3, pc, #52	; (adr r3, 800c728 <_strtod_l+0xbe0>)
 800c6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f8:	f7f4 fa10 	bl	8000b1c <__aeabi_dcmplt>
 800c6fc:	e79c      	b.n	800c638 <_strtod_l+0xaf0>
 800c6fe:	2300      	movs	r3, #0
 800c700:	930d      	str	r3, [sp, #52]	; 0x34
 800c702:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c704:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c706:	6013      	str	r3, [r2, #0]
 800c708:	f7ff ba61 	b.w	800bbce <_strtod_l+0x86>
 800c70c:	2b65      	cmp	r3, #101	; 0x65
 800c70e:	f04f 0200 	mov.w	r2, #0
 800c712:	f43f ab4e 	beq.w	800bdb2 <_strtod_l+0x26a>
 800c716:	2101      	movs	r1, #1
 800c718:	4614      	mov	r4, r2
 800c71a:	9104      	str	r1, [sp, #16]
 800c71c:	f7ff bacb 	b.w	800bcb6 <_strtod_l+0x16e>
 800c720:	ffc00000 	.word	0xffc00000
 800c724:	41dfffff 	.word	0x41dfffff
 800c728:	94a03595 	.word	0x94a03595
 800c72c:	3fcfffff 	.word	0x3fcfffff

0800c730 <strtod>:
 800c730:	4b07      	ldr	r3, [pc, #28]	; (800c750 <strtod+0x20>)
 800c732:	4a08      	ldr	r2, [pc, #32]	; (800c754 <strtod+0x24>)
 800c734:	b410      	push	{r4}
 800c736:	681c      	ldr	r4, [r3, #0]
 800c738:	6a23      	ldr	r3, [r4, #32]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	bf08      	it	eq
 800c73e:	4613      	moveq	r3, r2
 800c740:	460a      	mov	r2, r1
 800c742:	4601      	mov	r1, r0
 800c744:	4620      	mov	r0, r4
 800c746:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c74a:	f7ff b9fd 	b.w	800bb48 <_strtod_l>
 800c74e:	bf00      	nop
 800c750:	2000004c 	.word	0x2000004c
 800c754:	200000b0 	.word	0x200000b0

0800c758 <_strtol_l.isra.0>:
 800c758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c75c:	4680      	mov	r8, r0
 800c75e:	4689      	mov	r9, r1
 800c760:	4692      	mov	sl, r2
 800c762:	461e      	mov	r6, r3
 800c764:	460f      	mov	r7, r1
 800c766:	463d      	mov	r5, r7
 800c768:	9808      	ldr	r0, [sp, #32]
 800c76a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c76e:	f001 fc2b 	bl	800dfc8 <__locale_ctype_ptr_l>
 800c772:	4420      	add	r0, r4
 800c774:	7843      	ldrb	r3, [r0, #1]
 800c776:	f013 0308 	ands.w	r3, r3, #8
 800c77a:	d132      	bne.n	800c7e2 <_strtol_l.isra.0+0x8a>
 800c77c:	2c2d      	cmp	r4, #45	; 0x2d
 800c77e:	d132      	bne.n	800c7e6 <_strtol_l.isra.0+0x8e>
 800c780:	787c      	ldrb	r4, [r7, #1]
 800c782:	1cbd      	adds	r5, r7, #2
 800c784:	2201      	movs	r2, #1
 800c786:	2e00      	cmp	r6, #0
 800c788:	d05d      	beq.n	800c846 <_strtol_l.isra.0+0xee>
 800c78a:	2e10      	cmp	r6, #16
 800c78c:	d109      	bne.n	800c7a2 <_strtol_l.isra.0+0x4a>
 800c78e:	2c30      	cmp	r4, #48	; 0x30
 800c790:	d107      	bne.n	800c7a2 <_strtol_l.isra.0+0x4a>
 800c792:	782b      	ldrb	r3, [r5, #0]
 800c794:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c798:	2b58      	cmp	r3, #88	; 0x58
 800c79a:	d14f      	bne.n	800c83c <_strtol_l.isra.0+0xe4>
 800c79c:	786c      	ldrb	r4, [r5, #1]
 800c79e:	2610      	movs	r6, #16
 800c7a0:	3502      	adds	r5, #2
 800c7a2:	2a00      	cmp	r2, #0
 800c7a4:	bf14      	ite	ne
 800c7a6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c7aa:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c7ae:	2700      	movs	r7, #0
 800c7b0:	fbb1 fcf6 	udiv	ip, r1, r6
 800c7b4:	4638      	mov	r0, r7
 800c7b6:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c7ba:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c7be:	2b09      	cmp	r3, #9
 800c7c0:	d817      	bhi.n	800c7f2 <_strtol_l.isra.0+0x9a>
 800c7c2:	461c      	mov	r4, r3
 800c7c4:	42a6      	cmp	r6, r4
 800c7c6:	dd23      	ble.n	800c810 <_strtol_l.isra.0+0xb8>
 800c7c8:	1c7b      	adds	r3, r7, #1
 800c7ca:	d007      	beq.n	800c7dc <_strtol_l.isra.0+0x84>
 800c7cc:	4584      	cmp	ip, r0
 800c7ce:	d31c      	bcc.n	800c80a <_strtol_l.isra.0+0xb2>
 800c7d0:	d101      	bne.n	800c7d6 <_strtol_l.isra.0+0x7e>
 800c7d2:	45a6      	cmp	lr, r4
 800c7d4:	db19      	blt.n	800c80a <_strtol_l.isra.0+0xb2>
 800c7d6:	fb00 4006 	mla	r0, r0, r6, r4
 800c7da:	2701      	movs	r7, #1
 800c7dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c7e0:	e7eb      	b.n	800c7ba <_strtol_l.isra.0+0x62>
 800c7e2:	462f      	mov	r7, r5
 800c7e4:	e7bf      	b.n	800c766 <_strtol_l.isra.0+0xe>
 800c7e6:	2c2b      	cmp	r4, #43	; 0x2b
 800c7e8:	bf04      	itt	eq
 800c7ea:	1cbd      	addeq	r5, r7, #2
 800c7ec:	787c      	ldrbeq	r4, [r7, #1]
 800c7ee:	461a      	mov	r2, r3
 800c7f0:	e7c9      	b.n	800c786 <_strtol_l.isra.0+0x2e>
 800c7f2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c7f6:	2b19      	cmp	r3, #25
 800c7f8:	d801      	bhi.n	800c7fe <_strtol_l.isra.0+0xa6>
 800c7fa:	3c37      	subs	r4, #55	; 0x37
 800c7fc:	e7e2      	b.n	800c7c4 <_strtol_l.isra.0+0x6c>
 800c7fe:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c802:	2b19      	cmp	r3, #25
 800c804:	d804      	bhi.n	800c810 <_strtol_l.isra.0+0xb8>
 800c806:	3c57      	subs	r4, #87	; 0x57
 800c808:	e7dc      	b.n	800c7c4 <_strtol_l.isra.0+0x6c>
 800c80a:	f04f 37ff 	mov.w	r7, #4294967295
 800c80e:	e7e5      	b.n	800c7dc <_strtol_l.isra.0+0x84>
 800c810:	1c7b      	adds	r3, r7, #1
 800c812:	d108      	bne.n	800c826 <_strtol_l.isra.0+0xce>
 800c814:	2322      	movs	r3, #34	; 0x22
 800c816:	f8c8 3000 	str.w	r3, [r8]
 800c81a:	4608      	mov	r0, r1
 800c81c:	f1ba 0f00 	cmp.w	sl, #0
 800c820:	d107      	bne.n	800c832 <_strtol_l.isra.0+0xda>
 800c822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c826:	b102      	cbz	r2, 800c82a <_strtol_l.isra.0+0xd2>
 800c828:	4240      	negs	r0, r0
 800c82a:	f1ba 0f00 	cmp.w	sl, #0
 800c82e:	d0f8      	beq.n	800c822 <_strtol_l.isra.0+0xca>
 800c830:	b10f      	cbz	r7, 800c836 <_strtol_l.isra.0+0xde>
 800c832:	f105 39ff 	add.w	r9, r5, #4294967295
 800c836:	f8ca 9000 	str.w	r9, [sl]
 800c83a:	e7f2      	b.n	800c822 <_strtol_l.isra.0+0xca>
 800c83c:	2430      	movs	r4, #48	; 0x30
 800c83e:	2e00      	cmp	r6, #0
 800c840:	d1af      	bne.n	800c7a2 <_strtol_l.isra.0+0x4a>
 800c842:	2608      	movs	r6, #8
 800c844:	e7ad      	b.n	800c7a2 <_strtol_l.isra.0+0x4a>
 800c846:	2c30      	cmp	r4, #48	; 0x30
 800c848:	d0a3      	beq.n	800c792 <_strtol_l.isra.0+0x3a>
 800c84a:	260a      	movs	r6, #10
 800c84c:	e7a9      	b.n	800c7a2 <_strtol_l.isra.0+0x4a>
	...

0800c850 <strtol>:
 800c850:	4b08      	ldr	r3, [pc, #32]	; (800c874 <strtol+0x24>)
 800c852:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c854:	681c      	ldr	r4, [r3, #0]
 800c856:	4d08      	ldr	r5, [pc, #32]	; (800c878 <strtol+0x28>)
 800c858:	6a23      	ldr	r3, [r4, #32]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	bf08      	it	eq
 800c85e:	462b      	moveq	r3, r5
 800c860:	9300      	str	r3, [sp, #0]
 800c862:	4613      	mov	r3, r2
 800c864:	460a      	mov	r2, r1
 800c866:	4601      	mov	r1, r0
 800c868:	4620      	mov	r0, r4
 800c86a:	f7ff ff75 	bl	800c758 <_strtol_l.isra.0>
 800c86e:	b003      	add	sp, #12
 800c870:	bd30      	pop	{r4, r5, pc}
 800c872:	bf00      	nop
 800c874:	2000004c 	.word	0x2000004c
 800c878:	200000b0 	.word	0x200000b0

0800c87c <__swbuf_r>:
 800c87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87e:	460e      	mov	r6, r1
 800c880:	4614      	mov	r4, r2
 800c882:	4605      	mov	r5, r0
 800c884:	b118      	cbz	r0, 800c88e <__swbuf_r+0x12>
 800c886:	6983      	ldr	r3, [r0, #24]
 800c888:	b90b      	cbnz	r3, 800c88e <__swbuf_r+0x12>
 800c88a:	f000 ffed 	bl	800d868 <__sinit>
 800c88e:	4b21      	ldr	r3, [pc, #132]	; (800c914 <__swbuf_r+0x98>)
 800c890:	429c      	cmp	r4, r3
 800c892:	d12a      	bne.n	800c8ea <__swbuf_r+0x6e>
 800c894:	686c      	ldr	r4, [r5, #4]
 800c896:	69a3      	ldr	r3, [r4, #24]
 800c898:	60a3      	str	r3, [r4, #8]
 800c89a:	89a3      	ldrh	r3, [r4, #12]
 800c89c:	071a      	lsls	r2, r3, #28
 800c89e:	d52e      	bpl.n	800c8fe <__swbuf_r+0x82>
 800c8a0:	6923      	ldr	r3, [r4, #16]
 800c8a2:	b363      	cbz	r3, 800c8fe <__swbuf_r+0x82>
 800c8a4:	6923      	ldr	r3, [r4, #16]
 800c8a6:	6820      	ldr	r0, [r4, #0]
 800c8a8:	1ac0      	subs	r0, r0, r3
 800c8aa:	6963      	ldr	r3, [r4, #20]
 800c8ac:	b2f6      	uxtb	r6, r6
 800c8ae:	4283      	cmp	r3, r0
 800c8b0:	4637      	mov	r7, r6
 800c8b2:	dc04      	bgt.n	800c8be <__swbuf_r+0x42>
 800c8b4:	4621      	mov	r1, r4
 800c8b6:	4628      	mov	r0, r5
 800c8b8:	f000 ff6c 	bl	800d794 <_fflush_r>
 800c8bc:	bb28      	cbnz	r0, 800c90a <__swbuf_r+0x8e>
 800c8be:	68a3      	ldr	r3, [r4, #8]
 800c8c0:	3b01      	subs	r3, #1
 800c8c2:	60a3      	str	r3, [r4, #8]
 800c8c4:	6823      	ldr	r3, [r4, #0]
 800c8c6:	1c5a      	adds	r2, r3, #1
 800c8c8:	6022      	str	r2, [r4, #0]
 800c8ca:	701e      	strb	r6, [r3, #0]
 800c8cc:	6963      	ldr	r3, [r4, #20]
 800c8ce:	3001      	adds	r0, #1
 800c8d0:	4283      	cmp	r3, r0
 800c8d2:	d004      	beq.n	800c8de <__swbuf_r+0x62>
 800c8d4:	89a3      	ldrh	r3, [r4, #12]
 800c8d6:	07db      	lsls	r3, r3, #31
 800c8d8:	d519      	bpl.n	800c90e <__swbuf_r+0x92>
 800c8da:	2e0a      	cmp	r6, #10
 800c8dc:	d117      	bne.n	800c90e <__swbuf_r+0x92>
 800c8de:	4621      	mov	r1, r4
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	f000 ff57 	bl	800d794 <_fflush_r>
 800c8e6:	b190      	cbz	r0, 800c90e <__swbuf_r+0x92>
 800c8e8:	e00f      	b.n	800c90a <__swbuf_r+0x8e>
 800c8ea:	4b0b      	ldr	r3, [pc, #44]	; (800c918 <__swbuf_r+0x9c>)
 800c8ec:	429c      	cmp	r4, r3
 800c8ee:	d101      	bne.n	800c8f4 <__swbuf_r+0x78>
 800c8f0:	68ac      	ldr	r4, [r5, #8]
 800c8f2:	e7d0      	b.n	800c896 <__swbuf_r+0x1a>
 800c8f4:	4b09      	ldr	r3, [pc, #36]	; (800c91c <__swbuf_r+0xa0>)
 800c8f6:	429c      	cmp	r4, r3
 800c8f8:	bf08      	it	eq
 800c8fa:	68ec      	ldreq	r4, [r5, #12]
 800c8fc:	e7cb      	b.n	800c896 <__swbuf_r+0x1a>
 800c8fe:	4621      	mov	r1, r4
 800c900:	4628      	mov	r0, r5
 800c902:	f000 f80d 	bl	800c920 <__swsetup_r>
 800c906:	2800      	cmp	r0, #0
 800c908:	d0cc      	beq.n	800c8a4 <__swbuf_r+0x28>
 800c90a:	f04f 37ff 	mov.w	r7, #4294967295
 800c90e:	4638      	mov	r0, r7
 800c910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c912:	bf00      	nop
 800c914:	0800f9f8 	.word	0x0800f9f8
 800c918:	0800fa18 	.word	0x0800fa18
 800c91c:	0800f9d8 	.word	0x0800f9d8

0800c920 <__swsetup_r>:
 800c920:	4b32      	ldr	r3, [pc, #200]	; (800c9ec <__swsetup_r+0xcc>)
 800c922:	b570      	push	{r4, r5, r6, lr}
 800c924:	681d      	ldr	r5, [r3, #0]
 800c926:	4606      	mov	r6, r0
 800c928:	460c      	mov	r4, r1
 800c92a:	b125      	cbz	r5, 800c936 <__swsetup_r+0x16>
 800c92c:	69ab      	ldr	r3, [r5, #24]
 800c92e:	b913      	cbnz	r3, 800c936 <__swsetup_r+0x16>
 800c930:	4628      	mov	r0, r5
 800c932:	f000 ff99 	bl	800d868 <__sinit>
 800c936:	4b2e      	ldr	r3, [pc, #184]	; (800c9f0 <__swsetup_r+0xd0>)
 800c938:	429c      	cmp	r4, r3
 800c93a:	d10f      	bne.n	800c95c <__swsetup_r+0x3c>
 800c93c:	686c      	ldr	r4, [r5, #4]
 800c93e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c942:	b29a      	uxth	r2, r3
 800c944:	0715      	lsls	r5, r2, #28
 800c946:	d42c      	bmi.n	800c9a2 <__swsetup_r+0x82>
 800c948:	06d0      	lsls	r0, r2, #27
 800c94a:	d411      	bmi.n	800c970 <__swsetup_r+0x50>
 800c94c:	2209      	movs	r2, #9
 800c94e:	6032      	str	r2, [r6, #0]
 800c950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c954:	81a3      	strh	r3, [r4, #12]
 800c956:	f04f 30ff 	mov.w	r0, #4294967295
 800c95a:	e03e      	b.n	800c9da <__swsetup_r+0xba>
 800c95c:	4b25      	ldr	r3, [pc, #148]	; (800c9f4 <__swsetup_r+0xd4>)
 800c95e:	429c      	cmp	r4, r3
 800c960:	d101      	bne.n	800c966 <__swsetup_r+0x46>
 800c962:	68ac      	ldr	r4, [r5, #8]
 800c964:	e7eb      	b.n	800c93e <__swsetup_r+0x1e>
 800c966:	4b24      	ldr	r3, [pc, #144]	; (800c9f8 <__swsetup_r+0xd8>)
 800c968:	429c      	cmp	r4, r3
 800c96a:	bf08      	it	eq
 800c96c:	68ec      	ldreq	r4, [r5, #12]
 800c96e:	e7e6      	b.n	800c93e <__swsetup_r+0x1e>
 800c970:	0751      	lsls	r1, r2, #29
 800c972:	d512      	bpl.n	800c99a <__swsetup_r+0x7a>
 800c974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c976:	b141      	cbz	r1, 800c98a <__swsetup_r+0x6a>
 800c978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c97c:	4299      	cmp	r1, r3
 800c97e:	d002      	beq.n	800c986 <__swsetup_r+0x66>
 800c980:	4630      	mov	r0, r6
 800c982:	f001 ffc1 	bl	800e908 <_free_r>
 800c986:	2300      	movs	r3, #0
 800c988:	6363      	str	r3, [r4, #52]	; 0x34
 800c98a:	89a3      	ldrh	r3, [r4, #12]
 800c98c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c990:	81a3      	strh	r3, [r4, #12]
 800c992:	2300      	movs	r3, #0
 800c994:	6063      	str	r3, [r4, #4]
 800c996:	6923      	ldr	r3, [r4, #16]
 800c998:	6023      	str	r3, [r4, #0]
 800c99a:	89a3      	ldrh	r3, [r4, #12]
 800c99c:	f043 0308 	orr.w	r3, r3, #8
 800c9a0:	81a3      	strh	r3, [r4, #12]
 800c9a2:	6923      	ldr	r3, [r4, #16]
 800c9a4:	b94b      	cbnz	r3, 800c9ba <__swsetup_r+0x9a>
 800c9a6:	89a3      	ldrh	r3, [r4, #12]
 800c9a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c9ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c9b0:	d003      	beq.n	800c9ba <__swsetup_r+0x9a>
 800c9b2:	4621      	mov	r1, r4
 800c9b4:	4630      	mov	r0, r6
 800c9b6:	f001 fb3f 	bl	800e038 <__smakebuf_r>
 800c9ba:	89a2      	ldrh	r2, [r4, #12]
 800c9bc:	f012 0301 	ands.w	r3, r2, #1
 800c9c0:	d00c      	beq.n	800c9dc <__swsetup_r+0xbc>
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	60a3      	str	r3, [r4, #8]
 800c9c6:	6963      	ldr	r3, [r4, #20]
 800c9c8:	425b      	negs	r3, r3
 800c9ca:	61a3      	str	r3, [r4, #24]
 800c9cc:	6923      	ldr	r3, [r4, #16]
 800c9ce:	b953      	cbnz	r3, 800c9e6 <__swsetup_r+0xc6>
 800c9d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c9d8:	d1ba      	bne.n	800c950 <__swsetup_r+0x30>
 800c9da:	bd70      	pop	{r4, r5, r6, pc}
 800c9dc:	0792      	lsls	r2, r2, #30
 800c9de:	bf58      	it	pl
 800c9e0:	6963      	ldrpl	r3, [r4, #20]
 800c9e2:	60a3      	str	r3, [r4, #8]
 800c9e4:	e7f2      	b.n	800c9cc <__swsetup_r+0xac>
 800c9e6:	2000      	movs	r0, #0
 800c9e8:	e7f7      	b.n	800c9da <__swsetup_r+0xba>
 800c9ea:	bf00      	nop
 800c9ec:	2000004c 	.word	0x2000004c
 800c9f0:	0800f9f8 	.word	0x0800f9f8
 800c9f4:	0800fa18 	.word	0x0800fa18
 800c9f8:	0800f9d8 	.word	0x0800f9d8

0800c9fc <quorem>:
 800c9fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca00:	6903      	ldr	r3, [r0, #16]
 800ca02:	690c      	ldr	r4, [r1, #16]
 800ca04:	42a3      	cmp	r3, r4
 800ca06:	4680      	mov	r8, r0
 800ca08:	f2c0 8082 	blt.w	800cb10 <quorem+0x114>
 800ca0c:	3c01      	subs	r4, #1
 800ca0e:	f101 0714 	add.w	r7, r1, #20
 800ca12:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ca16:	f100 0614 	add.w	r6, r0, #20
 800ca1a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ca1e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ca22:	eb06 030c 	add.w	r3, r6, ip
 800ca26:	3501      	adds	r5, #1
 800ca28:	eb07 090c 	add.w	r9, r7, ip
 800ca2c:	9301      	str	r3, [sp, #4]
 800ca2e:	fbb0 f5f5 	udiv	r5, r0, r5
 800ca32:	b395      	cbz	r5, 800ca9a <quorem+0x9e>
 800ca34:	f04f 0a00 	mov.w	sl, #0
 800ca38:	4638      	mov	r0, r7
 800ca3a:	46b6      	mov	lr, r6
 800ca3c:	46d3      	mov	fp, sl
 800ca3e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ca42:	b293      	uxth	r3, r2
 800ca44:	fb05 a303 	mla	r3, r5, r3, sl
 800ca48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	ebab 0303 	sub.w	r3, fp, r3
 800ca52:	0c12      	lsrs	r2, r2, #16
 800ca54:	f8de b000 	ldr.w	fp, [lr]
 800ca58:	fb05 a202 	mla	r2, r5, r2, sl
 800ca5c:	fa13 f38b 	uxtah	r3, r3, fp
 800ca60:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ca64:	fa1f fb82 	uxth.w	fp, r2
 800ca68:	f8de 2000 	ldr.w	r2, [lr]
 800ca6c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ca70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca74:	b29b      	uxth	r3, r3
 800ca76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca7a:	4581      	cmp	r9, r0
 800ca7c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ca80:	f84e 3b04 	str.w	r3, [lr], #4
 800ca84:	d2db      	bcs.n	800ca3e <quorem+0x42>
 800ca86:	f856 300c 	ldr.w	r3, [r6, ip]
 800ca8a:	b933      	cbnz	r3, 800ca9a <quorem+0x9e>
 800ca8c:	9b01      	ldr	r3, [sp, #4]
 800ca8e:	3b04      	subs	r3, #4
 800ca90:	429e      	cmp	r6, r3
 800ca92:	461a      	mov	r2, r3
 800ca94:	d330      	bcc.n	800caf8 <quorem+0xfc>
 800ca96:	f8c8 4010 	str.w	r4, [r8, #16]
 800ca9a:	4640      	mov	r0, r8
 800ca9c:	f001 fd7a 	bl	800e594 <__mcmp>
 800caa0:	2800      	cmp	r0, #0
 800caa2:	db25      	blt.n	800caf0 <quorem+0xf4>
 800caa4:	3501      	adds	r5, #1
 800caa6:	4630      	mov	r0, r6
 800caa8:	f04f 0c00 	mov.w	ip, #0
 800caac:	f857 2b04 	ldr.w	r2, [r7], #4
 800cab0:	f8d0 e000 	ldr.w	lr, [r0]
 800cab4:	b293      	uxth	r3, r2
 800cab6:	ebac 0303 	sub.w	r3, ip, r3
 800caba:	0c12      	lsrs	r2, r2, #16
 800cabc:	fa13 f38e 	uxtah	r3, r3, lr
 800cac0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cac4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cac8:	b29b      	uxth	r3, r3
 800caca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cace:	45b9      	cmp	r9, r7
 800cad0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cad4:	f840 3b04 	str.w	r3, [r0], #4
 800cad8:	d2e8      	bcs.n	800caac <quorem+0xb0>
 800cada:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cade:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800cae2:	b92a      	cbnz	r2, 800caf0 <quorem+0xf4>
 800cae4:	3b04      	subs	r3, #4
 800cae6:	429e      	cmp	r6, r3
 800cae8:	461a      	mov	r2, r3
 800caea:	d30b      	bcc.n	800cb04 <quorem+0x108>
 800caec:	f8c8 4010 	str.w	r4, [r8, #16]
 800caf0:	4628      	mov	r0, r5
 800caf2:	b003      	add	sp, #12
 800caf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caf8:	6812      	ldr	r2, [r2, #0]
 800cafa:	3b04      	subs	r3, #4
 800cafc:	2a00      	cmp	r2, #0
 800cafe:	d1ca      	bne.n	800ca96 <quorem+0x9a>
 800cb00:	3c01      	subs	r4, #1
 800cb02:	e7c5      	b.n	800ca90 <quorem+0x94>
 800cb04:	6812      	ldr	r2, [r2, #0]
 800cb06:	3b04      	subs	r3, #4
 800cb08:	2a00      	cmp	r2, #0
 800cb0a:	d1ef      	bne.n	800caec <quorem+0xf0>
 800cb0c:	3c01      	subs	r4, #1
 800cb0e:	e7ea      	b.n	800cae6 <quorem+0xea>
 800cb10:	2000      	movs	r0, #0
 800cb12:	e7ee      	b.n	800caf2 <quorem+0xf6>
 800cb14:	0000      	movs	r0, r0
	...

0800cb18 <_dtoa_r>:
 800cb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	ec57 6b10 	vmov	r6, r7, d0
 800cb20:	b097      	sub	sp, #92	; 0x5c
 800cb22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cb24:	9106      	str	r1, [sp, #24]
 800cb26:	4604      	mov	r4, r0
 800cb28:	920b      	str	r2, [sp, #44]	; 0x2c
 800cb2a:	9312      	str	r3, [sp, #72]	; 0x48
 800cb2c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cb30:	e9cd 6700 	strd	r6, r7, [sp]
 800cb34:	b93d      	cbnz	r5, 800cb46 <_dtoa_r+0x2e>
 800cb36:	2010      	movs	r0, #16
 800cb38:	f001 fabe 	bl	800e0b8 <malloc>
 800cb3c:	6260      	str	r0, [r4, #36]	; 0x24
 800cb3e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cb42:	6005      	str	r5, [r0, #0]
 800cb44:	60c5      	str	r5, [r0, #12]
 800cb46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb48:	6819      	ldr	r1, [r3, #0]
 800cb4a:	b151      	cbz	r1, 800cb62 <_dtoa_r+0x4a>
 800cb4c:	685a      	ldr	r2, [r3, #4]
 800cb4e:	604a      	str	r2, [r1, #4]
 800cb50:	2301      	movs	r3, #1
 800cb52:	4093      	lsls	r3, r2
 800cb54:	608b      	str	r3, [r1, #8]
 800cb56:	4620      	mov	r0, r4
 800cb58:	f001 fafc 	bl	800e154 <_Bfree>
 800cb5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb5e:	2200      	movs	r2, #0
 800cb60:	601a      	str	r2, [r3, #0]
 800cb62:	1e3b      	subs	r3, r7, #0
 800cb64:	bfbb      	ittet	lt
 800cb66:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cb6a:	9301      	strlt	r3, [sp, #4]
 800cb6c:	2300      	movge	r3, #0
 800cb6e:	2201      	movlt	r2, #1
 800cb70:	bfac      	ite	ge
 800cb72:	f8c8 3000 	strge.w	r3, [r8]
 800cb76:	f8c8 2000 	strlt.w	r2, [r8]
 800cb7a:	4baf      	ldr	r3, [pc, #700]	; (800ce38 <_dtoa_r+0x320>)
 800cb7c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cb80:	ea33 0308 	bics.w	r3, r3, r8
 800cb84:	d114      	bne.n	800cbb0 <_dtoa_r+0x98>
 800cb86:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb88:	f242 730f 	movw	r3, #9999	; 0x270f
 800cb8c:	6013      	str	r3, [r2, #0]
 800cb8e:	9b00      	ldr	r3, [sp, #0]
 800cb90:	b923      	cbnz	r3, 800cb9c <_dtoa_r+0x84>
 800cb92:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cb96:	2800      	cmp	r0, #0
 800cb98:	f000 8542 	beq.w	800d620 <_dtoa_r+0xb08>
 800cb9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb9e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ce4c <_dtoa_r+0x334>
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	f000 8544 	beq.w	800d630 <_dtoa_r+0xb18>
 800cba8:	f10b 0303 	add.w	r3, fp, #3
 800cbac:	f000 bd3e 	b.w	800d62c <_dtoa_r+0xb14>
 800cbb0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	4630      	mov	r0, r6
 800cbba:	4639      	mov	r1, r7
 800cbbc:	f7f3 ffa4 	bl	8000b08 <__aeabi_dcmpeq>
 800cbc0:	4681      	mov	r9, r0
 800cbc2:	b168      	cbz	r0, 800cbe0 <_dtoa_r+0xc8>
 800cbc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	6013      	str	r3, [r2, #0]
 800cbca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	f000 8524 	beq.w	800d61a <_dtoa_r+0xb02>
 800cbd2:	4b9a      	ldr	r3, [pc, #616]	; (800ce3c <_dtoa_r+0x324>)
 800cbd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cbd6:	f103 3bff 	add.w	fp, r3, #4294967295
 800cbda:	6013      	str	r3, [r2, #0]
 800cbdc:	f000 bd28 	b.w	800d630 <_dtoa_r+0xb18>
 800cbe0:	aa14      	add	r2, sp, #80	; 0x50
 800cbe2:	a915      	add	r1, sp, #84	; 0x54
 800cbe4:	ec47 6b10 	vmov	d0, r6, r7
 800cbe8:	4620      	mov	r0, r4
 800cbea:	f001 fdc1 	bl	800e770 <__d2b>
 800cbee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cbf2:	9004      	str	r0, [sp, #16]
 800cbf4:	2d00      	cmp	r5, #0
 800cbf6:	d07c      	beq.n	800ccf2 <_dtoa_r+0x1da>
 800cbf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cbfc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800cc00:	46b2      	mov	sl, r6
 800cc02:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800cc06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cc0a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800cc0e:	2200      	movs	r2, #0
 800cc10:	4b8b      	ldr	r3, [pc, #556]	; (800ce40 <_dtoa_r+0x328>)
 800cc12:	4650      	mov	r0, sl
 800cc14:	4659      	mov	r1, fp
 800cc16:	f7f3 fb57 	bl	80002c8 <__aeabi_dsub>
 800cc1a:	a381      	add	r3, pc, #516	; (adr r3, 800ce20 <_dtoa_r+0x308>)
 800cc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc20:	f7f3 fd0a 	bl	8000638 <__aeabi_dmul>
 800cc24:	a380      	add	r3, pc, #512	; (adr r3, 800ce28 <_dtoa_r+0x310>)
 800cc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2a:	f7f3 fb4f 	bl	80002cc <__adddf3>
 800cc2e:	4606      	mov	r6, r0
 800cc30:	4628      	mov	r0, r5
 800cc32:	460f      	mov	r7, r1
 800cc34:	f7f3 fc96 	bl	8000564 <__aeabi_i2d>
 800cc38:	a37d      	add	r3, pc, #500	; (adr r3, 800ce30 <_dtoa_r+0x318>)
 800cc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc3e:	f7f3 fcfb 	bl	8000638 <__aeabi_dmul>
 800cc42:	4602      	mov	r2, r0
 800cc44:	460b      	mov	r3, r1
 800cc46:	4630      	mov	r0, r6
 800cc48:	4639      	mov	r1, r7
 800cc4a:	f7f3 fb3f 	bl	80002cc <__adddf3>
 800cc4e:	4606      	mov	r6, r0
 800cc50:	460f      	mov	r7, r1
 800cc52:	f7f3 ffa1 	bl	8000b98 <__aeabi_d2iz>
 800cc56:	2200      	movs	r2, #0
 800cc58:	4682      	mov	sl, r0
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	4639      	mov	r1, r7
 800cc60:	f7f3 ff5c 	bl	8000b1c <__aeabi_dcmplt>
 800cc64:	b148      	cbz	r0, 800cc7a <_dtoa_r+0x162>
 800cc66:	4650      	mov	r0, sl
 800cc68:	f7f3 fc7c 	bl	8000564 <__aeabi_i2d>
 800cc6c:	4632      	mov	r2, r6
 800cc6e:	463b      	mov	r3, r7
 800cc70:	f7f3 ff4a 	bl	8000b08 <__aeabi_dcmpeq>
 800cc74:	b908      	cbnz	r0, 800cc7a <_dtoa_r+0x162>
 800cc76:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc7a:	f1ba 0f16 	cmp.w	sl, #22
 800cc7e:	d859      	bhi.n	800cd34 <_dtoa_r+0x21c>
 800cc80:	4970      	ldr	r1, [pc, #448]	; (800ce44 <_dtoa_r+0x32c>)
 800cc82:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cc86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc8e:	f7f3 ff63 	bl	8000b58 <__aeabi_dcmpgt>
 800cc92:	2800      	cmp	r0, #0
 800cc94:	d050      	beq.n	800cd38 <_dtoa_r+0x220>
 800cc96:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cca0:	1b5d      	subs	r5, r3, r5
 800cca2:	f1b5 0801 	subs.w	r8, r5, #1
 800cca6:	bf49      	itett	mi
 800cca8:	f1c5 0301 	rsbmi	r3, r5, #1
 800ccac:	2300      	movpl	r3, #0
 800ccae:	9305      	strmi	r3, [sp, #20]
 800ccb0:	f04f 0800 	movmi.w	r8, #0
 800ccb4:	bf58      	it	pl
 800ccb6:	9305      	strpl	r3, [sp, #20]
 800ccb8:	f1ba 0f00 	cmp.w	sl, #0
 800ccbc:	db3e      	blt.n	800cd3c <_dtoa_r+0x224>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	44d0      	add	r8, sl
 800ccc2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ccc6:	9307      	str	r3, [sp, #28]
 800ccc8:	9b06      	ldr	r3, [sp, #24]
 800ccca:	2b09      	cmp	r3, #9
 800cccc:	f200 8090 	bhi.w	800cdf0 <_dtoa_r+0x2d8>
 800ccd0:	2b05      	cmp	r3, #5
 800ccd2:	bfc4      	itt	gt
 800ccd4:	3b04      	subgt	r3, #4
 800ccd6:	9306      	strgt	r3, [sp, #24]
 800ccd8:	9b06      	ldr	r3, [sp, #24]
 800ccda:	f1a3 0302 	sub.w	r3, r3, #2
 800ccde:	bfcc      	ite	gt
 800cce0:	2500      	movgt	r5, #0
 800cce2:	2501      	movle	r5, #1
 800cce4:	2b03      	cmp	r3, #3
 800cce6:	f200 808f 	bhi.w	800ce08 <_dtoa_r+0x2f0>
 800ccea:	e8df f003 	tbb	[pc, r3]
 800ccee:	7f7d      	.short	0x7f7d
 800ccf0:	7131      	.short	0x7131
 800ccf2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ccf6:	441d      	add	r5, r3
 800ccf8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ccfc:	2820      	cmp	r0, #32
 800ccfe:	dd13      	ble.n	800cd28 <_dtoa_r+0x210>
 800cd00:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cd04:	9b00      	ldr	r3, [sp, #0]
 800cd06:	fa08 f800 	lsl.w	r8, r8, r0
 800cd0a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cd0e:	fa23 f000 	lsr.w	r0, r3, r0
 800cd12:	ea48 0000 	orr.w	r0, r8, r0
 800cd16:	f7f3 fc15 	bl	8000544 <__aeabi_ui2d>
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	4682      	mov	sl, r0
 800cd1e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cd22:	3d01      	subs	r5, #1
 800cd24:	9313      	str	r3, [sp, #76]	; 0x4c
 800cd26:	e772      	b.n	800cc0e <_dtoa_r+0xf6>
 800cd28:	9b00      	ldr	r3, [sp, #0]
 800cd2a:	f1c0 0020 	rsb	r0, r0, #32
 800cd2e:	fa03 f000 	lsl.w	r0, r3, r0
 800cd32:	e7f0      	b.n	800cd16 <_dtoa_r+0x1fe>
 800cd34:	2301      	movs	r3, #1
 800cd36:	e7b1      	b.n	800cc9c <_dtoa_r+0x184>
 800cd38:	900f      	str	r0, [sp, #60]	; 0x3c
 800cd3a:	e7b0      	b.n	800cc9e <_dtoa_r+0x186>
 800cd3c:	9b05      	ldr	r3, [sp, #20]
 800cd3e:	eba3 030a 	sub.w	r3, r3, sl
 800cd42:	9305      	str	r3, [sp, #20]
 800cd44:	f1ca 0300 	rsb	r3, sl, #0
 800cd48:	9307      	str	r3, [sp, #28]
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	930e      	str	r3, [sp, #56]	; 0x38
 800cd4e:	e7bb      	b.n	800ccc8 <_dtoa_r+0x1b0>
 800cd50:	2301      	movs	r3, #1
 800cd52:	930a      	str	r3, [sp, #40]	; 0x28
 800cd54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	dd59      	ble.n	800ce0e <_dtoa_r+0x2f6>
 800cd5a:	9302      	str	r3, [sp, #8]
 800cd5c:	4699      	mov	r9, r3
 800cd5e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cd60:	2200      	movs	r2, #0
 800cd62:	6072      	str	r2, [r6, #4]
 800cd64:	2204      	movs	r2, #4
 800cd66:	f102 0014 	add.w	r0, r2, #20
 800cd6a:	4298      	cmp	r0, r3
 800cd6c:	6871      	ldr	r1, [r6, #4]
 800cd6e:	d953      	bls.n	800ce18 <_dtoa_r+0x300>
 800cd70:	4620      	mov	r0, r4
 800cd72:	f001 f9bb 	bl	800e0ec <_Balloc>
 800cd76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd78:	6030      	str	r0, [r6, #0]
 800cd7a:	f1b9 0f0e 	cmp.w	r9, #14
 800cd7e:	f8d3 b000 	ldr.w	fp, [r3]
 800cd82:	f200 80e6 	bhi.w	800cf52 <_dtoa_r+0x43a>
 800cd86:	2d00      	cmp	r5, #0
 800cd88:	f000 80e3 	beq.w	800cf52 <_dtoa_r+0x43a>
 800cd8c:	ed9d 7b00 	vldr	d7, [sp]
 800cd90:	f1ba 0f00 	cmp.w	sl, #0
 800cd94:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cd98:	dd74      	ble.n	800ce84 <_dtoa_r+0x36c>
 800cd9a:	4a2a      	ldr	r2, [pc, #168]	; (800ce44 <_dtoa_r+0x32c>)
 800cd9c:	f00a 030f 	and.w	r3, sl, #15
 800cda0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cda4:	ed93 7b00 	vldr	d7, [r3]
 800cda8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cdac:	06f0      	lsls	r0, r6, #27
 800cdae:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cdb2:	d565      	bpl.n	800ce80 <_dtoa_r+0x368>
 800cdb4:	4b24      	ldr	r3, [pc, #144]	; (800ce48 <_dtoa_r+0x330>)
 800cdb6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cdba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cdbe:	f7f3 fd65 	bl	800088c <__aeabi_ddiv>
 800cdc2:	e9cd 0100 	strd	r0, r1, [sp]
 800cdc6:	f006 060f 	and.w	r6, r6, #15
 800cdca:	2503      	movs	r5, #3
 800cdcc:	4f1e      	ldr	r7, [pc, #120]	; (800ce48 <_dtoa_r+0x330>)
 800cdce:	e04c      	b.n	800ce6a <_dtoa_r+0x352>
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	930a      	str	r3, [sp, #40]	; 0x28
 800cdd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdd6:	4453      	add	r3, sl
 800cdd8:	f103 0901 	add.w	r9, r3, #1
 800cddc:	9302      	str	r3, [sp, #8]
 800cdde:	464b      	mov	r3, r9
 800cde0:	2b01      	cmp	r3, #1
 800cde2:	bfb8      	it	lt
 800cde4:	2301      	movlt	r3, #1
 800cde6:	e7ba      	b.n	800cd5e <_dtoa_r+0x246>
 800cde8:	2300      	movs	r3, #0
 800cdea:	e7b2      	b.n	800cd52 <_dtoa_r+0x23a>
 800cdec:	2300      	movs	r3, #0
 800cdee:	e7f0      	b.n	800cdd2 <_dtoa_r+0x2ba>
 800cdf0:	2501      	movs	r5, #1
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	9306      	str	r3, [sp, #24]
 800cdf6:	950a      	str	r5, [sp, #40]	; 0x28
 800cdf8:	f04f 33ff 	mov.w	r3, #4294967295
 800cdfc:	9302      	str	r3, [sp, #8]
 800cdfe:	4699      	mov	r9, r3
 800ce00:	2200      	movs	r2, #0
 800ce02:	2312      	movs	r3, #18
 800ce04:	920b      	str	r2, [sp, #44]	; 0x2c
 800ce06:	e7aa      	b.n	800cd5e <_dtoa_r+0x246>
 800ce08:	2301      	movs	r3, #1
 800ce0a:	930a      	str	r3, [sp, #40]	; 0x28
 800ce0c:	e7f4      	b.n	800cdf8 <_dtoa_r+0x2e0>
 800ce0e:	2301      	movs	r3, #1
 800ce10:	9302      	str	r3, [sp, #8]
 800ce12:	4699      	mov	r9, r3
 800ce14:	461a      	mov	r2, r3
 800ce16:	e7f5      	b.n	800ce04 <_dtoa_r+0x2ec>
 800ce18:	3101      	adds	r1, #1
 800ce1a:	6071      	str	r1, [r6, #4]
 800ce1c:	0052      	lsls	r2, r2, #1
 800ce1e:	e7a2      	b.n	800cd66 <_dtoa_r+0x24e>
 800ce20:	636f4361 	.word	0x636f4361
 800ce24:	3fd287a7 	.word	0x3fd287a7
 800ce28:	8b60c8b3 	.word	0x8b60c8b3
 800ce2c:	3fc68a28 	.word	0x3fc68a28
 800ce30:	509f79fb 	.word	0x509f79fb
 800ce34:	3fd34413 	.word	0x3fd34413
 800ce38:	7ff00000 	.word	0x7ff00000
 800ce3c:	0800f955 	.word	0x0800f955
 800ce40:	3ff80000 	.word	0x3ff80000
 800ce44:	0800fa70 	.word	0x0800fa70
 800ce48:	0800fa48 	.word	0x0800fa48
 800ce4c:	0800f9d1 	.word	0x0800f9d1
 800ce50:	07f1      	lsls	r1, r6, #31
 800ce52:	d508      	bpl.n	800ce66 <_dtoa_r+0x34e>
 800ce54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ce58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce5c:	f7f3 fbec 	bl	8000638 <__aeabi_dmul>
 800ce60:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ce64:	3501      	adds	r5, #1
 800ce66:	1076      	asrs	r6, r6, #1
 800ce68:	3708      	adds	r7, #8
 800ce6a:	2e00      	cmp	r6, #0
 800ce6c:	d1f0      	bne.n	800ce50 <_dtoa_r+0x338>
 800ce6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ce72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce76:	f7f3 fd09 	bl	800088c <__aeabi_ddiv>
 800ce7a:	e9cd 0100 	strd	r0, r1, [sp]
 800ce7e:	e01a      	b.n	800ceb6 <_dtoa_r+0x39e>
 800ce80:	2502      	movs	r5, #2
 800ce82:	e7a3      	b.n	800cdcc <_dtoa_r+0x2b4>
 800ce84:	f000 80a0 	beq.w	800cfc8 <_dtoa_r+0x4b0>
 800ce88:	f1ca 0600 	rsb	r6, sl, #0
 800ce8c:	4b9f      	ldr	r3, [pc, #636]	; (800d10c <_dtoa_r+0x5f4>)
 800ce8e:	4fa0      	ldr	r7, [pc, #640]	; (800d110 <_dtoa_r+0x5f8>)
 800ce90:	f006 020f 	and.w	r2, r6, #15
 800ce94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cea0:	f7f3 fbca 	bl	8000638 <__aeabi_dmul>
 800cea4:	e9cd 0100 	strd	r0, r1, [sp]
 800cea8:	1136      	asrs	r6, r6, #4
 800ceaa:	2300      	movs	r3, #0
 800ceac:	2502      	movs	r5, #2
 800ceae:	2e00      	cmp	r6, #0
 800ceb0:	d17f      	bne.n	800cfb2 <_dtoa_r+0x49a>
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d1e1      	bne.n	800ce7a <_dtoa_r+0x362>
 800ceb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	f000 8087 	beq.w	800cfcc <_dtoa_r+0x4b4>
 800cebe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cec2:	2200      	movs	r2, #0
 800cec4:	4b93      	ldr	r3, [pc, #588]	; (800d114 <_dtoa_r+0x5fc>)
 800cec6:	4630      	mov	r0, r6
 800cec8:	4639      	mov	r1, r7
 800ceca:	f7f3 fe27 	bl	8000b1c <__aeabi_dcmplt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d07c      	beq.n	800cfcc <_dtoa_r+0x4b4>
 800ced2:	f1b9 0f00 	cmp.w	r9, #0
 800ced6:	d079      	beq.n	800cfcc <_dtoa_r+0x4b4>
 800ced8:	9b02      	ldr	r3, [sp, #8]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	dd35      	ble.n	800cf4a <_dtoa_r+0x432>
 800cede:	f10a 33ff 	add.w	r3, sl, #4294967295
 800cee2:	9308      	str	r3, [sp, #32]
 800cee4:	4639      	mov	r1, r7
 800cee6:	2200      	movs	r2, #0
 800cee8:	4b8b      	ldr	r3, [pc, #556]	; (800d118 <_dtoa_r+0x600>)
 800ceea:	4630      	mov	r0, r6
 800ceec:	f7f3 fba4 	bl	8000638 <__aeabi_dmul>
 800cef0:	e9cd 0100 	strd	r0, r1, [sp]
 800cef4:	9f02      	ldr	r7, [sp, #8]
 800cef6:	3501      	adds	r5, #1
 800cef8:	4628      	mov	r0, r5
 800cefa:	f7f3 fb33 	bl	8000564 <__aeabi_i2d>
 800cefe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf02:	f7f3 fb99 	bl	8000638 <__aeabi_dmul>
 800cf06:	2200      	movs	r2, #0
 800cf08:	4b84      	ldr	r3, [pc, #528]	; (800d11c <_dtoa_r+0x604>)
 800cf0a:	f7f3 f9df 	bl	80002cc <__adddf3>
 800cf0e:	4605      	mov	r5, r0
 800cf10:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cf14:	2f00      	cmp	r7, #0
 800cf16:	d15d      	bne.n	800cfd4 <_dtoa_r+0x4bc>
 800cf18:	2200      	movs	r2, #0
 800cf1a:	4b81      	ldr	r3, [pc, #516]	; (800d120 <_dtoa_r+0x608>)
 800cf1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf20:	f7f3 f9d2 	bl	80002c8 <__aeabi_dsub>
 800cf24:	462a      	mov	r2, r5
 800cf26:	4633      	mov	r3, r6
 800cf28:	e9cd 0100 	strd	r0, r1, [sp]
 800cf2c:	f7f3 fe14 	bl	8000b58 <__aeabi_dcmpgt>
 800cf30:	2800      	cmp	r0, #0
 800cf32:	f040 8288 	bne.w	800d446 <_dtoa_r+0x92e>
 800cf36:	462a      	mov	r2, r5
 800cf38:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cf3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf40:	f7f3 fdec 	bl	8000b1c <__aeabi_dcmplt>
 800cf44:	2800      	cmp	r0, #0
 800cf46:	f040 827c 	bne.w	800d442 <_dtoa_r+0x92a>
 800cf4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cf4e:	e9cd 2300 	strd	r2, r3, [sp]
 800cf52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	f2c0 8150 	blt.w	800d1fa <_dtoa_r+0x6e2>
 800cf5a:	f1ba 0f0e 	cmp.w	sl, #14
 800cf5e:	f300 814c 	bgt.w	800d1fa <_dtoa_r+0x6e2>
 800cf62:	4b6a      	ldr	r3, [pc, #424]	; (800d10c <_dtoa_r+0x5f4>)
 800cf64:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cf68:	ed93 7b00 	vldr	d7, [r3]
 800cf6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf74:	f280 80d8 	bge.w	800d128 <_dtoa_r+0x610>
 800cf78:	f1b9 0f00 	cmp.w	r9, #0
 800cf7c:	f300 80d4 	bgt.w	800d128 <_dtoa_r+0x610>
 800cf80:	f040 825e 	bne.w	800d440 <_dtoa_r+0x928>
 800cf84:	2200      	movs	r2, #0
 800cf86:	4b66      	ldr	r3, [pc, #408]	; (800d120 <_dtoa_r+0x608>)
 800cf88:	ec51 0b17 	vmov	r0, r1, d7
 800cf8c:	f7f3 fb54 	bl	8000638 <__aeabi_dmul>
 800cf90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf94:	f7f3 fdd6 	bl	8000b44 <__aeabi_dcmpge>
 800cf98:	464f      	mov	r7, r9
 800cf9a:	464e      	mov	r6, r9
 800cf9c:	2800      	cmp	r0, #0
 800cf9e:	f040 8234 	bne.w	800d40a <_dtoa_r+0x8f2>
 800cfa2:	2331      	movs	r3, #49	; 0x31
 800cfa4:	f10b 0501 	add.w	r5, fp, #1
 800cfa8:	f88b 3000 	strb.w	r3, [fp]
 800cfac:	f10a 0a01 	add.w	sl, sl, #1
 800cfb0:	e22f      	b.n	800d412 <_dtoa_r+0x8fa>
 800cfb2:	07f2      	lsls	r2, r6, #31
 800cfb4:	d505      	bpl.n	800cfc2 <_dtoa_r+0x4aa>
 800cfb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfba:	f7f3 fb3d 	bl	8000638 <__aeabi_dmul>
 800cfbe:	3501      	adds	r5, #1
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	1076      	asrs	r6, r6, #1
 800cfc4:	3708      	adds	r7, #8
 800cfc6:	e772      	b.n	800ceae <_dtoa_r+0x396>
 800cfc8:	2502      	movs	r5, #2
 800cfca:	e774      	b.n	800ceb6 <_dtoa_r+0x39e>
 800cfcc:	f8cd a020 	str.w	sl, [sp, #32]
 800cfd0:	464f      	mov	r7, r9
 800cfd2:	e791      	b.n	800cef8 <_dtoa_r+0x3e0>
 800cfd4:	4b4d      	ldr	r3, [pc, #308]	; (800d10c <_dtoa_r+0x5f4>)
 800cfd6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cfda:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800cfde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d047      	beq.n	800d074 <_dtoa_r+0x55c>
 800cfe4:	4602      	mov	r2, r0
 800cfe6:	460b      	mov	r3, r1
 800cfe8:	2000      	movs	r0, #0
 800cfea:	494e      	ldr	r1, [pc, #312]	; (800d124 <_dtoa_r+0x60c>)
 800cfec:	f7f3 fc4e 	bl	800088c <__aeabi_ddiv>
 800cff0:	462a      	mov	r2, r5
 800cff2:	4633      	mov	r3, r6
 800cff4:	f7f3 f968 	bl	80002c8 <__aeabi_dsub>
 800cff8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cffc:	465d      	mov	r5, fp
 800cffe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d002:	f7f3 fdc9 	bl	8000b98 <__aeabi_d2iz>
 800d006:	4606      	mov	r6, r0
 800d008:	f7f3 faac 	bl	8000564 <__aeabi_i2d>
 800d00c:	4602      	mov	r2, r0
 800d00e:	460b      	mov	r3, r1
 800d010:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d014:	f7f3 f958 	bl	80002c8 <__aeabi_dsub>
 800d018:	3630      	adds	r6, #48	; 0x30
 800d01a:	f805 6b01 	strb.w	r6, [r5], #1
 800d01e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d022:	e9cd 0100 	strd	r0, r1, [sp]
 800d026:	f7f3 fd79 	bl	8000b1c <__aeabi_dcmplt>
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d163      	bne.n	800d0f6 <_dtoa_r+0x5de>
 800d02e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d032:	2000      	movs	r0, #0
 800d034:	4937      	ldr	r1, [pc, #220]	; (800d114 <_dtoa_r+0x5fc>)
 800d036:	f7f3 f947 	bl	80002c8 <__aeabi_dsub>
 800d03a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d03e:	f7f3 fd6d 	bl	8000b1c <__aeabi_dcmplt>
 800d042:	2800      	cmp	r0, #0
 800d044:	f040 80b7 	bne.w	800d1b6 <_dtoa_r+0x69e>
 800d048:	eba5 030b 	sub.w	r3, r5, fp
 800d04c:	429f      	cmp	r7, r3
 800d04e:	f77f af7c 	ble.w	800cf4a <_dtoa_r+0x432>
 800d052:	2200      	movs	r2, #0
 800d054:	4b30      	ldr	r3, [pc, #192]	; (800d118 <_dtoa_r+0x600>)
 800d056:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d05a:	f7f3 faed 	bl	8000638 <__aeabi_dmul>
 800d05e:	2200      	movs	r2, #0
 800d060:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d064:	4b2c      	ldr	r3, [pc, #176]	; (800d118 <_dtoa_r+0x600>)
 800d066:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d06a:	f7f3 fae5 	bl	8000638 <__aeabi_dmul>
 800d06e:	e9cd 0100 	strd	r0, r1, [sp]
 800d072:	e7c4      	b.n	800cffe <_dtoa_r+0x4e6>
 800d074:	462a      	mov	r2, r5
 800d076:	4633      	mov	r3, r6
 800d078:	f7f3 fade 	bl	8000638 <__aeabi_dmul>
 800d07c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d080:	eb0b 0507 	add.w	r5, fp, r7
 800d084:	465e      	mov	r6, fp
 800d086:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d08a:	f7f3 fd85 	bl	8000b98 <__aeabi_d2iz>
 800d08e:	4607      	mov	r7, r0
 800d090:	f7f3 fa68 	bl	8000564 <__aeabi_i2d>
 800d094:	3730      	adds	r7, #48	; 0x30
 800d096:	4602      	mov	r2, r0
 800d098:	460b      	mov	r3, r1
 800d09a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d09e:	f7f3 f913 	bl	80002c8 <__aeabi_dsub>
 800d0a2:	f806 7b01 	strb.w	r7, [r6], #1
 800d0a6:	42ae      	cmp	r6, r5
 800d0a8:	e9cd 0100 	strd	r0, r1, [sp]
 800d0ac:	f04f 0200 	mov.w	r2, #0
 800d0b0:	d126      	bne.n	800d100 <_dtoa_r+0x5e8>
 800d0b2:	4b1c      	ldr	r3, [pc, #112]	; (800d124 <_dtoa_r+0x60c>)
 800d0b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d0b8:	f7f3 f908 	bl	80002cc <__adddf3>
 800d0bc:	4602      	mov	r2, r0
 800d0be:	460b      	mov	r3, r1
 800d0c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0c4:	f7f3 fd48 	bl	8000b58 <__aeabi_dcmpgt>
 800d0c8:	2800      	cmp	r0, #0
 800d0ca:	d174      	bne.n	800d1b6 <_dtoa_r+0x69e>
 800d0cc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d0d0:	2000      	movs	r0, #0
 800d0d2:	4914      	ldr	r1, [pc, #80]	; (800d124 <_dtoa_r+0x60c>)
 800d0d4:	f7f3 f8f8 	bl	80002c8 <__aeabi_dsub>
 800d0d8:	4602      	mov	r2, r0
 800d0da:	460b      	mov	r3, r1
 800d0dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0e0:	f7f3 fd1c 	bl	8000b1c <__aeabi_dcmplt>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	f43f af30 	beq.w	800cf4a <_dtoa_r+0x432>
 800d0ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d0ee:	2b30      	cmp	r3, #48	; 0x30
 800d0f0:	f105 32ff 	add.w	r2, r5, #4294967295
 800d0f4:	d002      	beq.n	800d0fc <_dtoa_r+0x5e4>
 800d0f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d0fa:	e04a      	b.n	800d192 <_dtoa_r+0x67a>
 800d0fc:	4615      	mov	r5, r2
 800d0fe:	e7f4      	b.n	800d0ea <_dtoa_r+0x5d2>
 800d100:	4b05      	ldr	r3, [pc, #20]	; (800d118 <_dtoa_r+0x600>)
 800d102:	f7f3 fa99 	bl	8000638 <__aeabi_dmul>
 800d106:	e9cd 0100 	strd	r0, r1, [sp]
 800d10a:	e7bc      	b.n	800d086 <_dtoa_r+0x56e>
 800d10c:	0800fa70 	.word	0x0800fa70
 800d110:	0800fa48 	.word	0x0800fa48
 800d114:	3ff00000 	.word	0x3ff00000
 800d118:	40240000 	.word	0x40240000
 800d11c:	401c0000 	.word	0x401c0000
 800d120:	40140000 	.word	0x40140000
 800d124:	3fe00000 	.word	0x3fe00000
 800d128:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d12c:	465d      	mov	r5, fp
 800d12e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d132:	4630      	mov	r0, r6
 800d134:	4639      	mov	r1, r7
 800d136:	f7f3 fba9 	bl	800088c <__aeabi_ddiv>
 800d13a:	f7f3 fd2d 	bl	8000b98 <__aeabi_d2iz>
 800d13e:	4680      	mov	r8, r0
 800d140:	f7f3 fa10 	bl	8000564 <__aeabi_i2d>
 800d144:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d148:	f7f3 fa76 	bl	8000638 <__aeabi_dmul>
 800d14c:	4602      	mov	r2, r0
 800d14e:	460b      	mov	r3, r1
 800d150:	4630      	mov	r0, r6
 800d152:	4639      	mov	r1, r7
 800d154:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d158:	f7f3 f8b6 	bl	80002c8 <__aeabi_dsub>
 800d15c:	f805 6b01 	strb.w	r6, [r5], #1
 800d160:	eba5 060b 	sub.w	r6, r5, fp
 800d164:	45b1      	cmp	r9, r6
 800d166:	4602      	mov	r2, r0
 800d168:	460b      	mov	r3, r1
 800d16a:	d139      	bne.n	800d1e0 <_dtoa_r+0x6c8>
 800d16c:	f7f3 f8ae 	bl	80002cc <__adddf3>
 800d170:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d174:	4606      	mov	r6, r0
 800d176:	460f      	mov	r7, r1
 800d178:	f7f3 fcee 	bl	8000b58 <__aeabi_dcmpgt>
 800d17c:	b9c8      	cbnz	r0, 800d1b2 <_dtoa_r+0x69a>
 800d17e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d182:	4630      	mov	r0, r6
 800d184:	4639      	mov	r1, r7
 800d186:	f7f3 fcbf 	bl	8000b08 <__aeabi_dcmpeq>
 800d18a:	b110      	cbz	r0, 800d192 <_dtoa_r+0x67a>
 800d18c:	f018 0f01 	tst.w	r8, #1
 800d190:	d10f      	bne.n	800d1b2 <_dtoa_r+0x69a>
 800d192:	9904      	ldr	r1, [sp, #16]
 800d194:	4620      	mov	r0, r4
 800d196:	f000 ffdd 	bl	800e154 <_Bfree>
 800d19a:	2300      	movs	r3, #0
 800d19c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d19e:	702b      	strb	r3, [r5, #0]
 800d1a0:	f10a 0301 	add.w	r3, sl, #1
 800d1a4:	6013      	str	r3, [r2, #0]
 800d1a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	f000 8241 	beq.w	800d630 <_dtoa_r+0xb18>
 800d1ae:	601d      	str	r5, [r3, #0]
 800d1b0:	e23e      	b.n	800d630 <_dtoa_r+0xb18>
 800d1b2:	f8cd a020 	str.w	sl, [sp, #32]
 800d1b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d1ba:	2a39      	cmp	r2, #57	; 0x39
 800d1bc:	f105 33ff 	add.w	r3, r5, #4294967295
 800d1c0:	d108      	bne.n	800d1d4 <_dtoa_r+0x6bc>
 800d1c2:	459b      	cmp	fp, r3
 800d1c4:	d10a      	bne.n	800d1dc <_dtoa_r+0x6c4>
 800d1c6:	9b08      	ldr	r3, [sp, #32]
 800d1c8:	3301      	adds	r3, #1
 800d1ca:	9308      	str	r3, [sp, #32]
 800d1cc:	2330      	movs	r3, #48	; 0x30
 800d1ce:	f88b 3000 	strb.w	r3, [fp]
 800d1d2:	465b      	mov	r3, fp
 800d1d4:	781a      	ldrb	r2, [r3, #0]
 800d1d6:	3201      	adds	r2, #1
 800d1d8:	701a      	strb	r2, [r3, #0]
 800d1da:	e78c      	b.n	800d0f6 <_dtoa_r+0x5de>
 800d1dc:	461d      	mov	r5, r3
 800d1de:	e7ea      	b.n	800d1b6 <_dtoa_r+0x69e>
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	4b9b      	ldr	r3, [pc, #620]	; (800d450 <_dtoa_r+0x938>)
 800d1e4:	f7f3 fa28 	bl	8000638 <__aeabi_dmul>
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	4606      	mov	r6, r0
 800d1ee:	460f      	mov	r7, r1
 800d1f0:	f7f3 fc8a 	bl	8000b08 <__aeabi_dcmpeq>
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	d09a      	beq.n	800d12e <_dtoa_r+0x616>
 800d1f8:	e7cb      	b.n	800d192 <_dtoa_r+0x67a>
 800d1fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d1fc:	2a00      	cmp	r2, #0
 800d1fe:	f000 808b 	beq.w	800d318 <_dtoa_r+0x800>
 800d202:	9a06      	ldr	r2, [sp, #24]
 800d204:	2a01      	cmp	r2, #1
 800d206:	dc6e      	bgt.n	800d2e6 <_dtoa_r+0x7ce>
 800d208:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d20a:	2a00      	cmp	r2, #0
 800d20c:	d067      	beq.n	800d2de <_dtoa_r+0x7c6>
 800d20e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d212:	9f07      	ldr	r7, [sp, #28]
 800d214:	9d05      	ldr	r5, [sp, #20]
 800d216:	9a05      	ldr	r2, [sp, #20]
 800d218:	2101      	movs	r1, #1
 800d21a:	441a      	add	r2, r3
 800d21c:	4620      	mov	r0, r4
 800d21e:	9205      	str	r2, [sp, #20]
 800d220:	4498      	add	r8, r3
 800d222:	f001 f875 	bl	800e310 <__i2b>
 800d226:	4606      	mov	r6, r0
 800d228:	2d00      	cmp	r5, #0
 800d22a:	dd0c      	ble.n	800d246 <_dtoa_r+0x72e>
 800d22c:	f1b8 0f00 	cmp.w	r8, #0
 800d230:	dd09      	ble.n	800d246 <_dtoa_r+0x72e>
 800d232:	4545      	cmp	r5, r8
 800d234:	9a05      	ldr	r2, [sp, #20]
 800d236:	462b      	mov	r3, r5
 800d238:	bfa8      	it	ge
 800d23a:	4643      	movge	r3, r8
 800d23c:	1ad2      	subs	r2, r2, r3
 800d23e:	9205      	str	r2, [sp, #20]
 800d240:	1aed      	subs	r5, r5, r3
 800d242:	eba8 0803 	sub.w	r8, r8, r3
 800d246:	9b07      	ldr	r3, [sp, #28]
 800d248:	b1eb      	cbz	r3, 800d286 <_dtoa_r+0x76e>
 800d24a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d067      	beq.n	800d320 <_dtoa_r+0x808>
 800d250:	b18f      	cbz	r7, 800d276 <_dtoa_r+0x75e>
 800d252:	4631      	mov	r1, r6
 800d254:	463a      	mov	r2, r7
 800d256:	4620      	mov	r0, r4
 800d258:	f001 f8fa 	bl	800e450 <__pow5mult>
 800d25c:	9a04      	ldr	r2, [sp, #16]
 800d25e:	4601      	mov	r1, r0
 800d260:	4606      	mov	r6, r0
 800d262:	4620      	mov	r0, r4
 800d264:	f001 f85d 	bl	800e322 <__multiply>
 800d268:	9904      	ldr	r1, [sp, #16]
 800d26a:	9008      	str	r0, [sp, #32]
 800d26c:	4620      	mov	r0, r4
 800d26e:	f000 ff71 	bl	800e154 <_Bfree>
 800d272:	9b08      	ldr	r3, [sp, #32]
 800d274:	9304      	str	r3, [sp, #16]
 800d276:	9b07      	ldr	r3, [sp, #28]
 800d278:	1bda      	subs	r2, r3, r7
 800d27a:	d004      	beq.n	800d286 <_dtoa_r+0x76e>
 800d27c:	9904      	ldr	r1, [sp, #16]
 800d27e:	4620      	mov	r0, r4
 800d280:	f001 f8e6 	bl	800e450 <__pow5mult>
 800d284:	9004      	str	r0, [sp, #16]
 800d286:	2101      	movs	r1, #1
 800d288:	4620      	mov	r0, r4
 800d28a:	f001 f841 	bl	800e310 <__i2b>
 800d28e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d290:	4607      	mov	r7, r0
 800d292:	2b00      	cmp	r3, #0
 800d294:	f000 81d0 	beq.w	800d638 <_dtoa_r+0xb20>
 800d298:	461a      	mov	r2, r3
 800d29a:	4601      	mov	r1, r0
 800d29c:	4620      	mov	r0, r4
 800d29e:	f001 f8d7 	bl	800e450 <__pow5mult>
 800d2a2:	9b06      	ldr	r3, [sp, #24]
 800d2a4:	2b01      	cmp	r3, #1
 800d2a6:	4607      	mov	r7, r0
 800d2a8:	dc40      	bgt.n	800d32c <_dtoa_r+0x814>
 800d2aa:	9b00      	ldr	r3, [sp, #0]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d139      	bne.n	800d324 <_dtoa_r+0x80c>
 800d2b0:	9b01      	ldr	r3, [sp, #4]
 800d2b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d136      	bne.n	800d328 <_dtoa_r+0x810>
 800d2ba:	9b01      	ldr	r3, [sp, #4]
 800d2bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d2c0:	0d1b      	lsrs	r3, r3, #20
 800d2c2:	051b      	lsls	r3, r3, #20
 800d2c4:	b12b      	cbz	r3, 800d2d2 <_dtoa_r+0x7ba>
 800d2c6:	9b05      	ldr	r3, [sp, #20]
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	9305      	str	r3, [sp, #20]
 800d2cc:	f108 0801 	add.w	r8, r8, #1
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	9307      	str	r3, [sp, #28]
 800d2d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d12a      	bne.n	800d330 <_dtoa_r+0x818>
 800d2da:	2001      	movs	r0, #1
 800d2dc:	e030      	b.n	800d340 <_dtoa_r+0x828>
 800d2de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d2e0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d2e4:	e795      	b.n	800d212 <_dtoa_r+0x6fa>
 800d2e6:	9b07      	ldr	r3, [sp, #28]
 800d2e8:	f109 37ff 	add.w	r7, r9, #4294967295
 800d2ec:	42bb      	cmp	r3, r7
 800d2ee:	bfbf      	itttt	lt
 800d2f0:	9b07      	ldrlt	r3, [sp, #28]
 800d2f2:	9707      	strlt	r7, [sp, #28]
 800d2f4:	1afa      	sublt	r2, r7, r3
 800d2f6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d2f8:	bfbb      	ittet	lt
 800d2fa:	189b      	addlt	r3, r3, r2
 800d2fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d2fe:	1bdf      	subge	r7, r3, r7
 800d300:	2700      	movlt	r7, #0
 800d302:	f1b9 0f00 	cmp.w	r9, #0
 800d306:	bfb5      	itete	lt
 800d308:	9b05      	ldrlt	r3, [sp, #20]
 800d30a:	9d05      	ldrge	r5, [sp, #20]
 800d30c:	eba3 0509 	sublt.w	r5, r3, r9
 800d310:	464b      	movge	r3, r9
 800d312:	bfb8      	it	lt
 800d314:	2300      	movlt	r3, #0
 800d316:	e77e      	b.n	800d216 <_dtoa_r+0x6fe>
 800d318:	9f07      	ldr	r7, [sp, #28]
 800d31a:	9d05      	ldr	r5, [sp, #20]
 800d31c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d31e:	e783      	b.n	800d228 <_dtoa_r+0x710>
 800d320:	9a07      	ldr	r2, [sp, #28]
 800d322:	e7ab      	b.n	800d27c <_dtoa_r+0x764>
 800d324:	2300      	movs	r3, #0
 800d326:	e7d4      	b.n	800d2d2 <_dtoa_r+0x7ba>
 800d328:	9b00      	ldr	r3, [sp, #0]
 800d32a:	e7d2      	b.n	800d2d2 <_dtoa_r+0x7ba>
 800d32c:	2300      	movs	r3, #0
 800d32e:	9307      	str	r3, [sp, #28]
 800d330:	693b      	ldr	r3, [r7, #16]
 800d332:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d336:	6918      	ldr	r0, [r3, #16]
 800d338:	f000 ff9c 	bl	800e274 <__hi0bits>
 800d33c:	f1c0 0020 	rsb	r0, r0, #32
 800d340:	4440      	add	r0, r8
 800d342:	f010 001f 	ands.w	r0, r0, #31
 800d346:	d047      	beq.n	800d3d8 <_dtoa_r+0x8c0>
 800d348:	f1c0 0320 	rsb	r3, r0, #32
 800d34c:	2b04      	cmp	r3, #4
 800d34e:	dd3b      	ble.n	800d3c8 <_dtoa_r+0x8b0>
 800d350:	9b05      	ldr	r3, [sp, #20]
 800d352:	f1c0 001c 	rsb	r0, r0, #28
 800d356:	4403      	add	r3, r0
 800d358:	9305      	str	r3, [sp, #20]
 800d35a:	4405      	add	r5, r0
 800d35c:	4480      	add	r8, r0
 800d35e:	9b05      	ldr	r3, [sp, #20]
 800d360:	2b00      	cmp	r3, #0
 800d362:	dd05      	ble.n	800d370 <_dtoa_r+0x858>
 800d364:	461a      	mov	r2, r3
 800d366:	9904      	ldr	r1, [sp, #16]
 800d368:	4620      	mov	r0, r4
 800d36a:	f001 f8bf 	bl	800e4ec <__lshift>
 800d36e:	9004      	str	r0, [sp, #16]
 800d370:	f1b8 0f00 	cmp.w	r8, #0
 800d374:	dd05      	ble.n	800d382 <_dtoa_r+0x86a>
 800d376:	4639      	mov	r1, r7
 800d378:	4642      	mov	r2, r8
 800d37a:	4620      	mov	r0, r4
 800d37c:	f001 f8b6 	bl	800e4ec <__lshift>
 800d380:	4607      	mov	r7, r0
 800d382:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d384:	b353      	cbz	r3, 800d3dc <_dtoa_r+0x8c4>
 800d386:	4639      	mov	r1, r7
 800d388:	9804      	ldr	r0, [sp, #16]
 800d38a:	f001 f903 	bl	800e594 <__mcmp>
 800d38e:	2800      	cmp	r0, #0
 800d390:	da24      	bge.n	800d3dc <_dtoa_r+0x8c4>
 800d392:	2300      	movs	r3, #0
 800d394:	220a      	movs	r2, #10
 800d396:	9904      	ldr	r1, [sp, #16]
 800d398:	4620      	mov	r0, r4
 800d39a:	f000 fef2 	bl	800e182 <__multadd>
 800d39e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3a0:	9004      	str	r0, [sp, #16]
 800d3a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	f000 814d 	beq.w	800d646 <_dtoa_r+0xb2e>
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	4631      	mov	r1, r6
 800d3b0:	220a      	movs	r2, #10
 800d3b2:	4620      	mov	r0, r4
 800d3b4:	f000 fee5 	bl	800e182 <__multadd>
 800d3b8:	9b02      	ldr	r3, [sp, #8]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	4606      	mov	r6, r0
 800d3be:	dc4f      	bgt.n	800d460 <_dtoa_r+0x948>
 800d3c0:	9b06      	ldr	r3, [sp, #24]
 800d3c2:	2b02      	cmp	r3, #2
 800d3c4:	dd4c      	ble.n	800d460 <_dtoa_r+0x948>
 800d3c6:	e011      	b.n	800d3ec <_dtoa_r+0x8d4>
 800d3c8:	d0c9      	beq.n	800d35e <_dtoa_r+0x846>
 800d3ca:	9a05      	ldr	r2, [sp, #20]
 800d3cc:	331c      	adds	r3, #28
 800d3ce:	441a      	add	r2, r3
 800d3d0:	9205      	str	r2, [sp, #20]
 800d3d2:	441d      	add	r5, r3
 800d3d4:	4498      	add	r8, r3
 800d3d6:	e7c2      	b.n	800d35e <_dtoa_r+0x846>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	e7f6      	b.n	800d3ca <_dtoa_r+0x8b2>
 800d3dc:	f1b9 0f00 	cmp.w	r9, #0
 800d3e0:	dc38      	bgt.n	800d454 <_dtoa_r+0x93c>
 800d3e2:	9b06      	ldr	r3, [sp, #24]
 800d3e4:	2b02      	cmp	r3, #2
 800d3e6:	dd35      	ble.n	800d454 <_dtoa_r+0x93c>
 800d3e8:	f8cd 9008 	str.w	r9, [sp, #8]
 800d3ec:	9b02      	ldr	r3, [sp, #8]
 800d3ee:	b963      	cbnz	r3, 800d40a <_dtoa_r+0x8f2>
 800d3f0:	4639      	mov	r1, r7
 800d3f2:	2205      	movs	r2, #5
 800d3f4:	4620      	mov	r0, r4
 800d3f6:	f000 fec4 	bl	800e182 <__multadd>
 800d3fa:	4601      	mov	r1, r0
 800d3fc:	4607      	mov	r7, r0
 800d3fe:	9804      	ldr	r0, [sp, #16]
 800d400:	f001 f8c8 	bl	800e594 <__mcmp>
 800d404:	2800      	cmp	r0, #0
 800d406:	f73f adcc 	bgt.w	800cfa2 <_dtoa_r+0x48a>
 800d40a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d40c:	465d      	mov	r5, fp
 800d40e:	ea6f 0a03 	mvn.w	sl, r3
 800d412:	f04f 0900 	mov.w	r9, #0
 800d416:	4639      	mov	r1, r7
 800d418:	4620      	mov	r0, r4
 800d41a:	f000 fe9b 	bl	800e154 <_Bfree>
 800d41e:	2e00      	cmp	r6, #0
 800d420:	f43f aeb7 	beq.w	800d192 <_dtoa_r+0x67a>
 800d424:	f1b9 0f00 	cmp.w	r9, #0
 800d428:	d005      	beq.n	800d436 <_dtoa_r+0x91e>
 800d42a:	45b1      	cmp	r9, r6
 800d42c:	d003      	beq.n	800d436 <_dtoa_r+0x91e>
 800d42e:	4649      	mov	r1, r9
 800d430:	4620      	mov	r0, r4
 800d432:	f000 fe8f 	bl	800e154 <_Bfree>
 800d436:	4631      	mov	r1, r6
 800d438:	4620      	mov	r0, r4
 800d43a:	f000 fe8b 	bl	800e154 <_Bfree>
 800d43e:	e6a8      	b.n	800d192 <_dtoa_r+0x67a>
 800d440:	2700      	movs	r7, #0
 800d442:	463e      	mov	r6, r7
 800d444:	e7e1      	b.n	800d40a <_dtoa_r+0x8f2>
 800d446:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d44a:	463e      	mov	r6, r7
 800d44c:	e5a9      	b.n	800cfa2 <_dtoa_r+0x48a>
 800d44e:	bf00      	nop
 800d450:	40240000 	.word	0x40240000
 800d454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d456:	f8cd 9008 	str.w	r9, [sp, #8]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	f000 80fa 	beq.w	800d654 <_dtoa_r+0xb3c>
 800d460:	2d00      	cmp	r5, #0
 800d462:	dd05      	ble.n	800d470 <_dtoa_r+0x958>
 800d464:	4631      	mov	r1, r6
 800d466:	462a      	mov	r2, r5
 800d468:	4620      	mov	r0, r4
 800d46a:	f001 f83f 	bl	800e4ec <__lshift>
 800d46e:	4606      	mov	r6, r0
 800d470:	9b07      	ldr	r3, [sp, #28]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d04c      	beq.n	800d510 <_dtoa_r+0x9f8>
 800d476:	6871      	ldr	r1, [r6, #4]
 800d478:	4620      	mov	r0, r4
 800d47a:	f000 fe37 	bl	800e0ec <_Balloc>
 800d47e:	6932      	ldr	r2, [r6, #16]
 800d480:	3202      	adds	r2, #2
 800d482:	4605      	mov	r5, r0
 800d484:	0092      	lsls	r2, r2, #2
 800d486:	f106 010c 	add.w	r1, r6, #12
 800d48a:	300c      	adds	r0, #12
 800d48c:	f7fd fe54 	bl	800b138 <memcpy>
 800d490:	2201      	movs	r2, #1
 800d492:	4629      	mov	r1, r5
 800d494:	4620      	mov	r0, r4
 800d496:	f001 f829 	bl	800e4ec <__lshift>
 800d49a:	9b00      	ldr	r3, [sp, #0]
 800d49c:	f8cd b014 	str.w	fp, [sp, #20]
 800d4a0:	f003 0301 	and.w	r3, r3, #1
 800d4a4:	46b1      	mov	r9, r6
 800d4a6:	9307      	str	r3, [sp, #28]
 800d4a8:	4606      	mov	r6, r0
 800d4aa:	4639      	mov	r1, r7
 800d4ac:	9804      	ldr	r0, [sp, #16]
 800d4ae:	f7ff faa5 	bl	800c9fc <quorem>
 800d4b2:	4649      	mov	r1, r9
 800d4b4:	4605      	mov	r5, r0
 800d4b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d4ba:	9804      	ldr	r0, [sp, #16]
 800d4bc:	f001 f86a 	bl	800e594 <__mcmp>
 800d4c0:	4632      	mov	r2, r6
 800d4c2:	9000      	str	r0, [sp, #0]
 800d4c4:	4639      	mov	r1, r7
 800d4c6:	4620      	mov	r0, r4
 800d4c8:	f001 f87e 	bl	800e5c8 <__mdiff>
 800d4cc:	68c3      	ldr	r3, [r0, #12]
 800d4ce:	4602      	mov	r2, r0
 800d4d0:	bb03      	cbnz	r3, 800d514 <_dtoa_r+0x9fc>
 800d4d2:	4601      	mov	r1, r0
 800d4d4:	9008      	str	r0, [sp, #32]
 800d4d6:	9804      	ldr	r0, [sp, #16]
 800d4d8:	f001 f85c 	bl	800e594 <__mcmp>
 800d4dc:	9a08      	ldr	r2, [sp, #32]
 800d4de:	4603      	mov	r3, r0
 800d4e0:	4611      	mov	r1, r2
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	9308      	str	r3, [sp, #32]
 800d4e6:	f000 fe35 	bl	800e154 <_Bfree>
 800d4ea:	9b08      	ldr	r3, [sp, #32]
 800d4ec:	b9a3      	cbnz	r3, 800d518 <_dtoa_r+0xa00>
 800d4ee:	9a06      	ldr	r2, [sp, #24]
 800d4f0:	b992      	cbnz	r2, 800d518 <_dtoa_r+0xa00>
 800d4f2:	9a07      	ldr	r2, [sp, #28]
 800d4f4:	b982      	cbnz	r2, 800d518 <_dtoa_r+0xa00>
 800d4f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d4fa:	d029      	beq.n	800d550 <_dtoa_r+0xa38>
 800d4fc:	9b00      	ldr	r3, [sp, #0]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	dd01      	ble.n	800d506 <_dtoa_r+0x9ee>
 800d502:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d506:	9b05      	ldr	r3, [sp, #20]
 800d508:	1c5d      	adds	r5, r3, #1
 800d50a:	f883 8000 	strb.w	r8, [r3]
 800d50e:	e782      	b.n	800d416 <_dtoa_r+0x8fe>
 800d510:	4630      	mov	r0, r6
 800d512:	e7c2      	b.n	800d49a <_dtoa_r+0x982>
 800d514:	2301      	movs	r3, #1
 800d516:	e7e3      	b.n	800d4e0 <_dtoa_r+0x9c8>
 800d518:	9a00      	ldr	r2, [sp, #0]
 800d51a:	2a00      	cmp	r2, #0
 800d51c:	db04      	blt.n	800d528 <_dtoa_r+0xa10>
 800d51e:	d125      	bne.n	800d56c <_dtoa_r+0xa54>
 800d520:	9a06      	ldr	r2, [sp, #24]
 800d522:	bb1a      	cbnz	r2, 800d56c <_dtoa_r+0xa54>
 800d524:	9a07      	ldr	r2, [sp, #28]
 800d526:	bb0a      	cbnz	r2, 800d56c <_dtoa_r+0xa54>
 800d528:	2b00      	cmp	r3, #0
 800d52a:	ddec      	ble.n	800d506 <_dtoa_r+0x9ee>
 800d52c:	2201      	movs	r2, #1
 800d52e:	9904      	ldr	r1, [sp, #16]
 800d530:	4620      	mov	r0, r4
 800d532:	f000 ffdb 	bl	800e4ec <__lshift>
 800d536:	4639      	mov	r1, r7
 800d538:	9004      	str	r0, [sp, #16]
 800d53a:	f001 f82b 	bl	800e594 <__mcmp>
 800d53e:	2800      	cmp	r0, #0
 800d540:	dc03      	bgt.n	800d54a <_dtoa_r+0xa32>
 800d542:	d1e0      	bne.n	800d506 <_dtoa_r+0x9ee>
 800d544:	f018 0f01 	tst.w	r8, #1
 800d548:	d0dd      	beq.n	800d506 <_dtoa_r+0x9ee>
 800d54a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d54e:	d1d8      	bne.n	800d502 <_dtoa_r+0x9ea>
 800d550:	9b05      	ldr	r3, [sp, #20]
 800d552:	9a05      	ldr	r2, [sp, #20]
 800d554:	1c5d      	adds	r5, r3, #1
 800d556:	2339      	movs	r3, #57	; 0x39
 800d558:	7013      	strb	r3, [r2, #0]
 800d55a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d55e:	2b39      	cmp	r3, #57	; 0x39
 800d560:	f105 32ff 	add.w	r2, r5, #4294967295
 800d564:	d04f      	beq.n	800d606 <_dtoa_r+0xaee>
 800d566:	3301      	adds	r3, #1
 800d568:	7013      	strb	r3, [r2, #0]
 800d56a:	e754      	b.n	800d416 <_dtoa_r+0x8fe>
 800d56c:	9a05      	ldr	r2, [sp, #20]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	f102 0501 	add.w	r5, r2, #1
 800d574:	dd06      	ble.n	800d584 <_dtoa_r+0xa6c>
 800d576:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d57a:	d0e9      	beq.n	800d550 <_dtoa_r+0xa38>
 800d57c:	f108 0801 	add.w	r8, r8, #1
 800d580:	9b05      	ldr	r3, [sp, #20]
 800d582:	e7c2      	b.n	800d50a <_dtoa_r+0x9f2>
 800d584:	9a02      	ldr	r2, [sp, #8]
 800d586:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d58a:	eba5 030b 	sub.w	r3, r5, fp
 800d58e:	4293      	cmp	r3, r2
 800d590:	d021      	beq.n	800d5d6 <_dtoa_r+0xabe>
 800d592:	2300      	movs	r3, #0
 800d594:	220a      	movs	r2, #10
 800d596:	9904      	ldr	r1, [sp, #16]
 800d598:	4620      	mov	r0, r4
 800d59a:	f000 fdf2 	bl	800e182 <__multadd>
 800d59e:	45b1      	cmp	r9, r6
 800d5a0:	9004      	str	r0, [sp, #16]
 800d5a2:	f04f 0300 	mov.w	r3, #0
 800d5a6:	f04f 020a 	mov.w	r2, #10
 800d5aa:	4649      	mov	r1, r9
 800d5ac:	4620      	mov	r0, r4
 800d5ae:	d105      	bne.n	800d5bc <_dtoa_r+0xaa4>
 800d5b0:	f000 fde7 	bl	800e182 <__multadd>
 800d5b4:	4681      	mov	r9, r0
 800d5b6:	4606      	mov	r6, r0
 800d5b8:	9505      	str	r5, [sp, #20]
 800d5ba:	e776      	b.n	800d4aa <_dtoa_r+0x992>
 800d5bc:	f000 fde1 	bl	800e182 <__multadd>
 800d5c0:	4631      	mov	r1, r6
 800d5c2:	4681      	mov	r9, r0
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	220a      	movs	r2, #10
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	f000 fdda 	bl	800e182 <__multadd>
 800d5ce:	4606      	mov	r6, r0
 800d5d0:	e7f2      	b.n	800d5b8 <_dtoa_r+0xaa0>
 800d5d2:	f04f 0900 	mov.w	r9, #0
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	9904      	ldr	r1, [sp, #16]
 800d5da:	4620      	mov	r0, r4
 800d5dc:	f000 ff86 	bl	800e4ec <__lshift>
 800d5e0:	4639      	mov	r1, r7
 800d5e2:	9004      	str	r0, [sp, #16]
 800d5e4:	f000 ffd6 	bl	800e594 <__mcmp>
 800d5e8:	2800      	cmp	r0, #0
 800d5ea:	dcb6      	bgt.n	800d55a <_dtoa_r+0xa42>
 800d5ec:	d102      	bne.n	800d5f4 <_dtoa_r+0xadc>
 800d5ee:	f018 0f01 	tst.w	r8, #1
 800d5f2:	d1b2      	bne.n	800d55a <_dtoa_r+0xa42>
 800d5f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d5f8:	2b30      	cmp	r3, #48	; 0x30
 800d5fa:	f105 32ff 	add.w	r2, r5, #4294967295
 800d5fe:	f47f af0a 	bne.w	800d416 <_dtoa_r+0x8fe>
 800d602:	4615      	mov	r5, r2
 800d604:	e7f6      	b.n	800d5f4 <_dtoa_r+0xadc>
 800d606:	4593      	cmp	fp, r2
 800d608:	d105      	bne.n	800d616 <_dtoa_r+0xafe>
 800d60a:	2331      	movs	r3, #49	; 0x31
 800d60c:	f10a 0a01 	add.w	sl, sl, #1
 800d610:	f88b 3000 	strb.w	r3, [fp]
 800d614:	e6ff      	b.n	800d416 <_dtoa_r+0x8fe>
 800d616:	4615      	mov	r5, r2
 800d618:	e79f      	b.n	800d55a <_dtoa_r+0xa42>
 800d61a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d680 <_dtoa_r+0xb68>
 800d61e:	e007      	b.n	800d630 <_dtoa_r+0xb18>
 800d620:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d622:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d684 <_dtoa_r+0xb6c>
 800d626:	b11b      	cbz	r3, 800d630 <_dtoa_r+0xb18>
 800d628:	f10b 0308 	add.w	r3, fp, #8
 800d62c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d62e:	6013      	str	r3, [r2, #0]
 800d630:	4658      	mov	r0, fp
 800d632:	b017      	add	sp, #92	; 0x5c
 800d634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d638:	9b06      	ldr	r3, [sp, #24]
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	f77f ae35 	ble.w	800d2aa <_dtoa_r+0x792>
 800d640:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d642:	9307      	str	r3, [sp, #28]
 800d644:	e649      	b.n	800d2da <_dtoa_r+0x7c2>
 800d646:	9b02      	ldr	r3, [sp, #8]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	dc03      	bgt.n	800d654 <_dtoa_r+0xb3c>
 800d64c:	9b06      	ldr	r3, [sp, #24]
 800d64e:	2b02      	cmp	r3, #2
 800d650:	f73f aecc 	bgt.w	800d3ec <_dtoa_r+0x8d4>
 800d654:	465d      	mov	r5, fp
 800d656:	4639      	mov	r1, r7
 800d658:	9804      	ldr	r0, [sp, #16]
 800d65a:	f7ff f9cf 	bl	800c9fc <quorem>
 800d65e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d662:	f805 8b01 	strb.w	r8, [r5], #1
 800d666:	9a02      	ldr	r2, [sp, #8]
 800d668:	eba5 030b 	sub.w	r3, r5, fp
 800d66c:	429a      	cmp	r2, r3
 800d66e:	ddb0      	ble.n	800d5d2 <_dtoa_r+0xaba>
 800d670:	2300      	movs	r3, #0
 800d672:	220a      	movs	r2, #10
 800d674:	9904      	ldr	r1, [sp, #16]
 800d676:	4620      	mov	r0, r4
 800d678:	f000 fd83 	bl	800e182 <__multadd>
 800d67c:	9004      	str	r0, [sp, #16]
 800d67e:	e7ea      	b.n	800d656 <_dtoa_r+0xb3e>
 800d680:	0800f954 	.word	0x0800f954
 800d684:	0800f9c8 	.word	0x0800f9c8

0800d688 <__sflush_r>:
 800d688:	898a      	ldrh	r2, [r1, #12]
 800d68a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d68e:	4605      	mov	r5, r0
 800d690:	0710      	lsls	r0, r2, #28
 800d692:	460c      	mov	r4, r1
 800d694:	d458      	bmi.n	800d748 <__sflush_r+0xc0>
 800d696:	684b      	ldr	r3, [r1, #4]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	dc05      	bgt.n	800d6a8 <__sflush_r+0x20>
 800d69c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	dc02      	bgt.n	800d6a8 <__sflush_r+0x20>
 800d6a2:	2000      	movs	r0, #0
 800d6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6aa:	2e00      	cmp	r6, #0
 800d6ac:	d0f9      	beq.n	800d6a2 <__sflush_r+0x1a>
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d6b4:	682f      	ldr	r7, [r5, #0]
 800d6b6:	6a21      	ldr	r1, [r4, #32]
 800d6b8:	602b      	str	r3, [r5, #0]
 800d6ba:	d032      	beq.n	800d722 <__sflush_r+0x9a>
 800d6bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d6be:	89a3      	ldrh	r3, [r4, #12]
 800d6c0:	075a      	lsls	r2, r3, #29
 800d6c2:	d505      	bpl.n	800d6d0 <__sflush_r+0x48>
 800d6c4:	6863      	ldr	r3, [r4, #4]
 800d6c6:	1ac0      	subs	r0, r0, r3
 800d6c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d6ca:	b10b      	cbz	r3, 800d6d0 <__sflush_r+0x48>
 800d6cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d6ce:	1ac0      	subs	r0, r0, r3
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6d6:	6a21      	ldr	r1, [r4, #32]
 800d6d8:	4628      	mov	r0, r5
 800d6da:	47b0      	blx	r6
 800d6dc:	1c43      	adds	r3, r0, #1
 800d6de:	89a3      	ldrh	r3, [r4, #12]
 800d6e0:	d106      	bne.n	800d6f0 <__sflush_r+0x68>
 800d6e2:	6829      	ldr	r1, [r5, #0]
 800d6e4:	291d      	cmp	r1, #29
 800d6e6:	d848      	bhi.n	800d77a <__sflush_r+0xf2>
 800d6e8:	4a29      	ldr	r2, [pc, #164]	; (800d790 <__sflush_r+0x108>)
 800d6ea:	40ca      	lsrs	r2, r1
 800d6ec:	07d6      	lsls	r6, r2, #31
 800d6ee:	d544      	bpl.n	800d77a <__sflush_r+0xf2>
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	6062      	str	r2, [r4, #4]
 800d6f4:	04d9      	lsls	r1, r3, #19
 800d6f6:	6922      	ldr	r2, [r4, #16]
 800d6f8:	6022      	str	r2, [r4, #0]
 800d6fa:	d504      	bpl.n	800d706 <__sflush_r+0x7e>
 800d6fc:	1c42      	adds	r2, r0, #1
 800d6fe:	d101      	bne.n	800d704 <__sflush_r+0x7c>
 800d700:	682b      	ldr	r3, [r5, #0]
 800d702:	b903      	cbnz	r3, 800d706 <__sflush_r+0x7e>
 800d704:	6560      	str	r0, [r4, #84]	; 0x54
 800d706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d708:	602f      	str	r7, [r5, #0]
 800d70a:	2900      	cmp	r1, #0
 800d70c:	d0c9      	beq.n	800d6a2 <__sflush_r+0x1a>
 800d70e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d712:	4299      	cmp	r1, r3
 800d714:	d002      	beq.n	800d71c <__sflush_r+0x94>
 800d716:	4628      	mov	r0, r5
 800d718:	f001 f8f6 	bl	800e908 <_free_r>
 800d71c:	2000      	movs	r0, #0
 800d71e:	6360      	str	r0, [r4, #52]	; 0x34
 800d720:	e7c0      	b.n	800d6a4 <__sflush_r+0x1c>
 800d722:	2301      	movs	r3, #1
 800d724:	4628      	mov	r0, r5
 800d726:	47b0      	blx	r6
 800d728:	1c41      	adds	r1, r0, #1
 800d72a:	d1c8      	bne.n	800d6be <__sflush_r+0x36>
 800d72c:	682b      	ldr	r3, [r5, #0]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d0c5      	beq.n	800d6be <__sflush_r+0x36>
 800d732:	2b1d      	cmp	r3, #29
 800d734:	d001      	beq.n	800d73a <__sflush_r+0xb2>
 800d736:	2b16      	cmp	r3, #22
 800d738:	d101      	bne.n	800d73e <__sflush_r+0xb6>
 800d73a:	602f      	str	r7, [r5, #0]
 800d73c:	e7b1      	b.n	800d6a2 <__sflush_r+0x1a>
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d744:	81a3      	strh	r3, [r4, #12]
 800d746:	e7ad      	b.n	800d6a4 <__sflush_r+0x1c>
 800d748:	690f      	ldr	r7, [r1, #16]
 800d74a:	2f00      	cmp	r7, #0
 800d74c:	d0a9      	beq.n	800d6a2 <__sflush_r+0x1a>
 800d74e:	0793      	lsls	r3, r2, #30
 800d750:	680e      	ldr	r6, [r1, #0]
 800d752:	bf08      	it	eq
 800d754:	694b      	ldreq	r3, [r1, #20]
 800d756:	600f      	str	r7, [r1, #0]
 800d758:	bf18      	it	ne
 800d75a:	2300      	movne	r3, #0
 800d75c:	eba6 0807 	sub.w	r8, r6, r7
 800d760:	608b      	str	r3, [r1, #8]
 800d762:	f1b8 0f00 	cmp.w	r8, #0
 800d766:	dd9c      	ble.n	800d6a2 <__sflush_r+0x1a>
 800d768:	4643      	mov	r3, r8
 800d76a:	463a      	mov	r2, r7
 800d76c:	6a21      	ldr	r1, [r4, #32]
 800d76e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d770:	4628      	mov	r0, r5
 800d772:	47b0      	blx	r6
 800d774:	2800      	cmp	r0, #0
 800d776:	dc06      	bgt.n	800d786 <__sflush_r+0xfe>
 800d778:	89a3      	ldrh	r3, [r4, #12]
 800d77a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d77e:	81a3      	strh	r3, [r4, #12]
 800d780:	f04f 30ff 	mov.w	r0, #4294967295
 800d784:	e78e      	b.n	800d6a4 <__sflush_r+0x1c>
 800d786:	4407      	add	r7, r0
 800d788:	eba8 0800 	sub.w	r8, r8, r0
 800d78c:	e7e9      	b.n	800d762 <__sflush_r+0xda>
 800d78e:	bf00      	nop
 800d790:	20400001 	.word	0x20400001

0800d794 <_fflush_r>:
 800d794:	b538      	push	{r3, r4, r5, lr}
 800d796:	690b      	ldr	r3, [r1, #16]
 800d798:	4605      	mov	r5, r0
 800d79a:	460c      	mov	r4, r1
 800d79c:	b1db      	cbz	r3, 800d7d6 <_fflush_r+0x42>
 800d79e:	b118      	cbz	r0, 800d7a8 <_fflush_r+0x14>
 800d7a0:	6983      	ldr	r3, [r0, #24]
 800d7a2:	b90b      	cbnz	r3, 800d7a8 <_fflush_r+0x14>
 800d7a4:	f000 f860 	bl	800d868 <__sinit>
 800d7a8:	4b0c      	ldr	r3, [pc, #48]	; (800d7dc <_fflush_r+0x48>)
 800d7aa:	429c      	cmp	r4, r3
 800d7ac:	d109      	bne.n	800d7c2 <_fflush_r+0x2e>
 800d7ae:	686c      	ldr	r4, [r5, #4]
 800d7b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7b4:	b17b      	cbz	r3, 800d7d6 <_fflush_r+0x42>
 800d7b6:	4621      	mov	r1, r4
 800d7b8:	4628      	mov	r0, r5
 800d7ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7be:	f7ff bf63 	b.w	800d688 <__sflush_r>
 800d7c2:	4b07      	ldr	r3, [pc, #28]	; (800d7e0 <_fflush_r+0x4c>)
 800d7c4:	429c      	cmp	r4, r3
 800d7c6:	d101      	bne.n	800d7cc <_fflush_r+0x38>
 800d7c8:	68ac      	ldr	r4, [r5, #8]
 800d7ca:	e7f1      	b.n	800d7b0 <_fflush_r+0x1c>
 800d7cc:	4b05      	ldr	r3, [pc, #20]	; (800d7e4 <_fflush_r+0x50>)
 800d7ce:	429c      	cmp	r4, r3
 800d7d0:	bf08      	it	eq
 800d7d2:	68ec      	ldreq	r4, [r5, #12]
 800d7d4:	e7ec      	b.n	800d7b0 <_fflush_r+0x1c>
 800d7d6:	2000      	movs	r0, #0
 800d7d8:	bd38      	pop	{r3, r4, r5, pc}
 800d7da:	bf00      	nop
 800d7dc:	0800f9f8 	.word	0x0800f9f8
 800d7e0:	0800fa18 	.word	0x0800fa18
 800d7e4:	0800f9d8 	.word	0x0800f9d8

0800d7e8 <std>:
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	b510      	push	{r4, lr}
 800d7ec:	4604      	mov	r4, r0
 800d7ee:	e9c0 3300 	strd	r3, r3, [r0]
 800d7f2:	6083      	str	r3, [r0, #8]
 800d7f4:	8181      	strh	r1, [r0, #12]
 800d7f6:	6643      	str	r3, [r0, #100]	; 0x64
 800d7f8:	81c2      	strh	r2, [r0, #14]
 800d7fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d7fe:	6183      	str	r3, [r0, #24]
 800d800:	4619      	mov	r1, r3
 800d802:	2208      	movs	r2, #8
 800d804:	305c      	adds	r0, #92	; 0x5c
 800d806:	f7fd fca2 	bl	800b14e <memset>
 800d80a:	4b05      	ldr	r3, [pc, #20]	; (800d820 <std+0x38>)
 800d80c:	6263      	str	r3, [r4, #36]	; 0x24
 800d80e:	4b05      	ldr	r3, [pc, #20]	; (800d824 <std+0x3c>)
 800d810:	62a3      	str	r3, [r4, #40]	; 0x28
 800d812:	4b05      	ldr	r3, [pc, #20]	; (800d828 <std+0x40>)
 800d814:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d816:	4b05      	ldr	r3, [pc, #20]	; (800d82c <std+0x44>)
 800d818:	6224      	str	r4, [r4, #32]
 800d81a:	6323      	str	r3, [r4, #48]	; 0x30
 800d81c:	bd10      	pop	{r4, pc}
 800d81e:	bf00      	nop
 800d820:	0800ecf9 	.word	0x0800ecf9
 800d824:	0800ed1b 	.word	0x0800ed1b
 800d828:	0800ed53 	.word	0x0800ed53
 800d82c:	0800ed77 	.word	0x0800ed77

0800d830 <_cleanup_r>:
 800d830:	4901      	ldr	r1, [pc, #4]	; (800d838 <_cleanup_r+0x8>)
 800d832:	f000 b885 	b.w	800d940 <_fwalk_reent>
 800d836:	bf00      	nop
 800d838:	0800d795 	.word	0x0800d795

0800d83c <__sfmoreglue>:
 800d83c:	b570      	push	{r4, r5, r6, lr}
 800d83e:	1e4a      	subs	r2, r1, #1
 800d840:	2568      	movs	r5, #104	; 0x68
 800d842:	4355      	muls	r5, r2
 800d844:	460e      	mov	r6, r1
 800d846:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d84a:	f001 f8ab 	bl	800e9a4 <_malloc_r>
 800d84e:	4604      	mov	r4, r0
 800d850:	b140      	cbz	r0, 800d864 <__sfmoreglue+0x28>
 800d852:	2100      	movs	r1, #0
 800d854:	e9c0 1600 	strd	r1, r6, [r0]
 800d858:	300c      	adds	r0, #12
 800d85a:	60a0      	str	r0, [r4, #8]
 800d85c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d860:	f7fd fc75 	bl	800b14e <memset>
 800d864:	4620      	mov	r0, r4
 800d866:	bd70      	pop	{r4, r5, r6, pc}

0800d868 <__sinit>:
 800d868:	6983      	ldr	r3, [r0, #24]
 800d86a:	b510      	push	{r4, lr}
 800d86c:	4604      	mov	r4, r0
 800d86e:	bb33      	cbnz	r3, 800d8be <__sinit+0x56>
 800d870:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d874:	6503      	str	r3, [r0, #80]	; 0x50
 800d876:	4b12      	ldr	r3, [pc, #72]	; (800d8c0 <__sinit+0x58>)
 800d878:	4a12      	ldr	r2, [pc, #72]	; (800d8c4 <__sinit+0x5c>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	6282      	str	r2, [r0, #40]	; 0x28
 800d87e:	4298      	cmp	r0, r3
 800d880:	bf04      	itt	eq
 800d882:	2301      	moveq	r3, #1
 800d884:	6183      	streq	r3, [r0, #24]
 800d886:	f000 f81f 	bl	800d8c8 <__sfp>
 800d88a:	6060      	str	r0, [r4, #4]
 800d88c:	4620      	mov	r0, r4
 800d88e:	f000 f81b 	bl	800d8c8 <__sfp>
 800d892:	60a0      	str	r0, [r4, #8]
 800d894:	4620      	mov	r0, r4
 800d896:	f000 f817 	bl	800d8c8 <__sfp>
 800d89a:	2200      	movs	r2, #0
 800d89c:	60e0      	str	r0, [r4, #12]
 800d89e:	2104      	movs	r1, #4
 800d8a0:	6860      	ldr	r0, [r4, #4]
 800d8a2:	f7ff ffa1 	bl	800d7e8 <std>
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	2109      	movs	r1, #9
 800d8aa:	68a0      	ldr	r0, [r4, #8]
 800d8ac:	f7ff ff9c 	bl	800d7e8 <std>
 800d8b0:	2202      	movs	r2, #2
 800d8b2:	2112      	movs	r1, #18
 800d8b4:	68e0      	ldr	r0, [r4, #12]
 800d8b6:	f7ff ff97 	bl	800d7e8 <std>
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	61a3      	str	r3, [r4, #24]
 800d8be:	bd10      	pop	{r4, pc}
 800d8c0:	0800f940 	.word	0x0800f940
 800d8c4:	0800d831 	.word	0x0800d831

0800d8c8 <__sfp>:
 800d8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ca:	4b1b      	ldr	r3, [pc, #108]	; (800d938 <__sfp+0x70>)
 800d8cc:	681e      	ldr	r6, [r3, #0]
 800d8ce:	69b3      	ldr	r3, [r6, #24]
 800d8d0:	4607      	mov	r7, r0
 800d8d2:	b913      	cbnz	r3, 800d8da <__sfp+0x12>
 800d8d4:	4630      	mov	r0, r6
 800d8d6:	f7ff ffc7 	bl	800d868 <__sinit>
 800d8da:	3648      	adds	r6, #72	; 0x48
 800d8dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d8e0:	3b01      	subs	r3, #1
 800d8e2:	d503      	bpl.n	800d8ec <__sfp+0x24>
 800d8e4:	6833      	ldr	r3, [r6, #0]
 800d8e6:	b133      	cbz	r3, 800d8f6 <__sfp+0x2e>
 800d8e8:	6836      	ldr	r6, [r6, #0]
 800d8ea:	e7f7      	b.n	800d8dc <__sfp+0x14>
 800d8ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d8f0:	b16d      	cbz	r5, 800d90e <__sfp+0x46>
 800d8f2:	3468      	adds	r4, #104	; 0x68
 800d8f4:	e7f4      	b.n	800d8e0 <__sfp+0x18>
 800d8f6:	2104      	movs	r1, #4
 800d8f8:	4638      	mov	r0, r7
 800d8fa:	f7ff ff9f 	bl	800d83c <__sfmoreglue>
 800d8fe:	6030      	str	r0, [r6, #0]
 800d900:	2800      	cmp	r0, #0
 800d902:	d1f1      	bne.n	800d8e8 <__sfp+0x20>
 800d904:	230c      	movs	r3, #12
 800d906:	603b      	str	r3, [r7, #0]
 800d908:	4604      	mov	r4, r0
 800d90a:	4620      	mov	r0, r4
 800d90c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d90e:	4b0b      	ldr	r3, [pc, #44]	; (800d93c <__sfp+0x74>)
 800d910:	6665      	str	r5, [r4, #100]	; 0x64
 800d912:	e9c4 5500 	strd	r5, r5, [r4]
 800d916:	60a5      	str	r5, [r4, #8]
 800d918:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d91c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d920:	2208      	movs	r2, #8
 800d922:	4629      	mov	r1, r5
 800d924:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d928:	f7fd fc11 	bl	800b14e <memset>
 800d92c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d930:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d934:	e7e9      	b.n	800d90a <__sfp+0x42>
 800d936:	bf00      	nop
 800d938:	0800f940 	.word	0x0800f940
 800d93c:	ffff0001 	.word	0xffff0001

0800d940 <_fwalk_reent>:
 800d940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d944:	4680      	mov	r8, r0
 800d946:	4689      	mov	r9, r1
 800d948:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d94c:	2600      	movs	r6, #0
 800d94e:	b914      	cbnz	r4, 800d956 <_fwalk_reent+0x16>
 800d950:	4630      	mov	r0, r6
 800d952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d956:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d95a:	3f01      	subs	r7, #1
 800d95c:	d501      	bpl.n	800d962 <_fwalk_reent+0x22>
 800d95e:	6824      	ldr	r4, [r4, #0]
 800d960:	e7f5      	b.n	800d94e <_fwalk_reent+0xe>
 800d962:	89ab      	ldrh	r3, [r5, #12]
 800d964:	2b01      	cmp	r3, #1
 800d966:	d907      	bls.n	800d978 <_fwalk_reent+0x38>
 800d968:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d96c:	3301      	adds	r3, #1
 800d96e:	d003      	beq.n	800d978 <_fwalk_reent+0x38>
 800d970:	4629      	mov	r1, r5
 800d972:	4640      	mov	r0, r8
 800d974:	47c8      	blx	r9
 800d976:	4306      	orrs	r6, r0
 800d978:	3568      	adds	r5, #104	; 0x68
 800d97a:	e7ee      	b.n	800d95a <_fwalk_reent+0x1a>

0800d97c <rshift>:
 800d97c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d97e:	6906      	ldr	r6, [r0, #16]
 800d980:	114b      	asrs	r3, r1, #5
 800d982:	429e      	cmp	r6, r3
 800d984:	f100 0414 	add.w	r4, r0, #20
 800d988:	dd30      	ble.n	800d9ec <rshift+0x70>
 800d98a:	f011 011f 	ands.w	r1, r1, #31
 800d98e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800d992:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800d996:	d108      	bne.n	800d9aa <rshift+0x2e>
 800d998:	4621      	mov	r1, r4
 800d99a:	42b2      	cmp	r2, r6
 800d99c:	460b      	mov	r3, r1
 800d99e:	d211      	bcs.n	800d9c4 <rshift+0x48>
 800d9a0:	f852 3b04 	ldr.w	r3, [r2], #4
 800d9a4:	f841 3b04 	str.w	r3, [r1], #4
 800d9a8:	e7f7      	b.n	800d99a <rshift+0x1e>
 800d9aa:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800d9ae:	f1c1 0c20 	rsb	ip, r1, #32
 800d9b2:	40cd      	lsrs	r5, r1
 800d9b4:	3204      	adds	r2, #4
 800d9b6:	4623      	mov	r3, r4
 800d9b8:	42b2      	cmp	r2, r6
 800d9ba:	4617      	mov	r7, r2
 800d9bc:	d30c      	bcc.n	800d9d8 <rshift+0x5c>
 800d9be:	601d      	str	r5, [r3, #0]
 800d9c0:	b105      	cbz	r5, 800d9c4 <rshift+0x48>
 800d9c2:	3304      	adds	r3, #4
 800d9c4:	1b1a      	subs	r2, r3, r4
 800d9c6:	42a3      	cmp	r3, r4
 800d9c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d9cc:	bf08      	it	eq
 800d9ce:	2300      	moveq	r3, #0
 800d9d0:	6102      	str	r2, [r0, #16]
 800d9d2:	bf08      	it	eq
 800d9d4:	6143      	streq	r3, [r0, #20]
 800d9d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9d8:	683f      	ldr	r7, [r7, #0]
 800d9da:	fa07 f70c 	lsl.w	r7, r7, ip
 800d9de:	433d      	orrs	r5, r7
 800d9e0:	f843 5b04 	str.w	r5, [r3], #4
 800d9e4:	f852 5b04 	ldr.w	r5, [r2], #4
 800d9e8:	40cd      	lsrs	r5, r1
 800d9ea:	e7e5      	b.n	800d9b8 <rshift+0x3c>
 800d9ec:	4623      	mov	r3, r4
 800d9ee:	e7e9      	b.n	800d9c4 <rshift+0x48>

0800d9f0 <__hexdig_fun>:
 800d9f0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d9f4:	2b09      	cmp	r3, #9
 800d9f6:	d802      	bhi.n	800d9fe <__hexdig_fun+0xe>
 800d9f8:	3820      	subs	r0, #32
 800d9fa:	b2c0      	uxtb	r0, r0
 800d9fc:	4770      	bx	lr
 800d9fe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800da02:	2b05      	cmp	r3, #5
 800da04:	d801      	bhi.n	800da0a <__hexdig_fun+0x1a>
 800da06:	3847      	subs	r0, #71	; 0x47
 800da08:	e7f7      	b.n	800d9fa <__hexdig_fun+0xa>
 800da0a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800da0e:	2b05      	cmp	r3, #5
 800da10:	d801      	bhi.n	800da16 <__hexdig_fun+0x26>
 800da12:	3827      	subs	r0, #39	; 0x27
 800da14:	e7f1      	b.n	800d9fa <__hexdig_fun+0xa>
 800da16:	2000      	movs	r0, #0
 800da18:	4770      	bx	lr

0800da1a <__gethex>:
 800da1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da1e:	b08b      	sub	sp, #44	; 0x2c
 800da20:	468a      	mov	sl, r1
 800da22:	9002      	str	r0, [sp, #8]
 800da24:	9816      	ldr	r0, [sp, #88]	; 0x58
 800da26:	9306      	str	r3, [sp, #24]
 800da28:	4690      	mov	r8, r2
 800da2a:	f000 fad0 	bl	800dfce <__localeconv_l>
 800da2e:	6803      	ldr	r3, [r0, #0]
 800da30:	9303      	str	r3, [sp, #12]
 800da32:	4618      	mov	r0, r3
 800da34:	f7f2 fbec 	bl	8000210 <strlen>
 800da38:	9b03      	ldr	r3, [sp, #12]
 800da3a:	9001      	str	r0, [sp, #4]
 800da3c:	4403      	add	r3, r0
 800da3e:	f04f 0b00 	mov.w	fp, #0
 800da42:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800da46:	9307      	str	r3, [sp, #28]
 800da48:	f8da 3000 	ldr.w	r3, [sl]
 800da4c:	3302      	adds	r3, #2
 800da4e:	461f      	mov	r7, r3
 800da50:	f813 0b01 	ldrb.w	r0, [r3], #1
 800da54:	2830      	cmp	r0, #48	; 0x30
 800da56:	d06c      	beq.n	800db32 <__gethex+0x118>
 800da58:	f7ff ffca 	bl	800d9f0 <__hexdig_fun>
 800da5c:	4604      	mov	r4, r0
 800da5e:	2800      	cmp	r0, #0
 800da60:	d16a      	bne.n	800db38 <__gethex+0x11e>
 800da62:	9a01      	ldr	r2, [sp, #4]
 800da64:	9903      	ldr	r1, [sp, #12]
 800da66:	4638      	mov	r0, r7
 800da68:	f001 f989 	bl	800ed7e <strncmp>
 800da6c:	2800      	cmp	r0, #0
 800da6e:	d166      	bne.n	800db3e <__gethex+0x124>
 800da70:	9b01      	ldr	r3, [sp, #4]
 800da72:	5cf8      	ldrb	r0, [r7, r3]
 800da74:	18fe      	adds	r6, r7, r3
 800da76:	f7ff ffbb 	bl	800d9f0 <__hexdig_fun>
 800da7a:	2800      	cmp	r0, #0
 800da7c:	d062      	beq.n	800db44 <__gethex+0x12a>
 800da7e:	4633      	mov	r3, r6
 800da80:	7818      	ldrb	r0, [r3, #0]
 800da82:	2830      	cmp	r0, #48	; 0x30
 800da84:	461f      	mov	r7, r3
 800da86:	f103 0301 	add.w	r3, r3, #1
 800da8a:	d0f9      	beq.n	800da80 <__gethex+0x66>
 800da8c:	f7ff ffb0 	bl	800d9f0 <__hexdig_fun>
 800da90:	fab0 f580 	clz	r5, r0
 800da94:	096d      	lsrs	r5, r5, #5
 800da96:	4634      	mov	r4, r6
 800da98:	f04f 0b01 	mov.w	fp, #1
 800da9c:	463a      	mov	r2, r7
 800da9e:	4616      	mov	r6, r2
 800daa0:	3201      	adds	r2, #1
 800daa2:	7830      	ldrb	r0, [r6, #0]
 800daa4:	f7ff ffa4 	bl	800d9f0 <__hexdig_fun>
 800daa8:	2800      	cmp	r0, #0
 800daaa:	d1f8      	bne.n	800da9e <__gethex+0x84>
 800daac:	9a01      	ldr	r2, [sp, #4]
 800daae:	9903      	ldr	r1, [sp, #12]
 800dab0:	4630      	mov	r0, r6
 800dab2:	f001 f964 	bl	800ed7e <strncmp>
 800dab6:	b950      	cbnz	r0, 800dace <__gethex+0xb4>
 800dab8:	b954      	cbnz	r4, 800dad0 <__gethex+0xb6>
 800daba:	9b01      	ldr	r3, [sp, #4]
 800dabc:	18f4      	adds	r4, r6, r3
 800dabe:	4622      	mov	r2, r4
 800dac0:	4616      	mov	r6, r2
 800dac2:	3201      	adds	r2, #1
 800dac4:	7830      	ldrb	r0, [r6, #0]
 800dac6:	f7ff ff93 	bl	800d9f0 <__hexdig_fun>
 800daca:	2800      	cmp	r0, #0
 800dacc:	d1f8      	bne.n	800dac0 <__gethex+0xa6>
 800dace:	b10c      	cbz	r4, 800dad4 <__gethex+0xba>
 800dad0:	1ba4      	subs	r4, r4, r6
 800dad2:	00a4      	lsls	r4, r4, #2
 800dad4:	7833      	ldrb	r3, [r6, #0]
 800dad6:	2b50      	cmp	r3, #80	; 0x50
 800dad8:	d001      	beq.n	800dade <__gethex+0xc4>
 800dada:	2b70      	cmp	r3, #112	; 0x70
 800dadc:	d140      	bne.n	800db60 <__gethex+0x146>
 800dade:	7873      	ldrb	r3, [r6, #1]
 800dae0:	2b2b      	cmp	r3, #43	; 0x2b
 800dae2:	d031      	beq.n	800db48 <__gethex+0x12e>
 800dae4:	2b2d      	cmp	r3, #45	; 0x2d
 800dae6:	d033      	beq.n	800db50 <__gethex+0x136>
 800dae8:	1c71      	adds	r1, r6, #1
 800daea:	f04f 0900 	mov.w	r9, #0
 800daee:	7808      	ldrb	r0, [r1, #0]
 800daf0:	f7ff ff7e 	bl	800d9f0 <__hexdig_fun>
 800daf4:	1e43      	subs	r3, r0, #1
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	2b18      	cmp	r3, #24
 800dafa:	d831      	bhi.n	800db60 <__gethex+0x146>
 800dafc:	f1a0 0210 	sub.w	r2, r0, #16
 800db00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800db04:	f7ff ff74 	bl	800d9f0 <__hexdig_fun>
 800db08:	1e43      	subs	r3, r0, #1
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	2b18      	cmp	r3, #24
 800db0e:	d922      	bls.n	800db56 <__gethex+0x13c>
 800db10:	f1b9 0f00 	cmp.w	r9, #0
 800db14:	d000      	beq.n	800db18 <__gethex+0xfe>
 800db16:	4252      	negs	r2, r2
 800db18:	4414      	add	r4, r2
 800db1a:	f8ca 1000 	str.w	r1, [sl]
 800db1e:	b30d      	cbz	r5, 800db64 <__gethex+0x14a>
 800db20:	f1bb 0f00 	cmp.w	fp, #0
 800db24:	bf0c      	ite	eq
 800db26:	2706      	moveq	r7, #6
 800db28:	2700      	movne	r7, #0
 800db2a:	4638      	mov	r0, r7
 800db2c:	b00b      	add	sp, #44	; 0x2c
 800db2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db32:	f10b 0b01 	add.w	fp, fp, #1
 800db36:	e78a      	b.n	800da4e <__gethex+0x34>
 800db38:	2500      	movs	r5, #0
 800db3a:	462c      	mov	r4, r5
 800db3c:	e7ae      	b.n	800da9c <__gethex+0x82>
 800db3e:	463e      	mov	r6, r7
 800db40:	2501      	movs	r5, #1
 800db42:	e7c7      	b.n	800dad4 <__gethex+0xba>
 800db44:	4604      	mov	r4, r0
 800db46:	e7fb      	b.n	800db40 <__gethex+0x126>
 800db48:	f04f 0900 	mov.w	r9, #0
 800db4c:	1cb1      	adds	r1, r6, #2
 800db4e:	e7ce      	b.n	800daee <__gethex+0xd4>
 800db50:	f04f 0901 	mov.w	r9, #1
 800db54:	e7fa      	b.n	800db4c <__gethex+0x132>
 800db56:	230a      	movs	r3, #10
 800db58:	fb03 0202 	mla	r2, r3, r2, r0
 800db5c:	3a10      	subs	r2, #16
 800db5e:	e7cf      	b.n	800db00 <__gethex+0xe6>
 800db60:	4631      	mov	r1, r6
 800db62:	e7da      	b.n	800db1a <__gethex+0x100>
 800db64:	1bf3      	subs	r3, r6, r7
 800db66:	3b01      	subs	r3, #1
 800db68:	4629      	mov	r1, r5
 800db6a:	2b07      	cmp	r3, #7
 800db6c:	dc49      	bgt.n	800dc02 <__gethex+0x1e8>
 800db6e:	9802      	ldr	r0, [sp, #8]
 800db70:	f000 fabc 	bl	800e0ec <_Balloc>
 800db74:	9b01      	ldr	r3, [sp, #4]
 800db76:	f100 0914 	add.w	r9, r0, #20
 800db7a:	f04f 0b00 	mov.w	fp, #0
 800db7e:	f1c3 0301 	rsb	r3, r3, #1
 800db82:	4605      	mov	r5, r0
 800db84:	f8cd 9010 	str.w	r9, [sp, #16]
 800db88:	46da      	mov	sl, fp
 800db8a:	9308      	str	r3, [sp, #32]
 800db8c:	42b7      	cmp	r7, r6
 800db8e:	d33b      	bcc.n	800dc08 <__gethex+0x1ee>
 800db90:	9804      	ldr	r0, [sp, #16]
 800db92:	f840 ab04 	str.w	sl, [r0], #4
 800db96:	eba0 0009 	sub.w	r0, r0, r9
 800db9a:	1080      	asrs	r0, r0, #2
 800db9c:	6128      	str	r0, [r5, #16]
 800db9e:	0147      	lsls	r7, r0, #5
 800dba0:	4650      	mov	r0, sl
 800dba2:	f000 fb67 	bl	800e274 <__hi0bits>
 800dba6:	f8d8 6000 	ldr.w	r6, [r8]
 800dbaa:	1a3f      	subs	r7, r7, r0
 800dbac:	42b7      	cmp	r7, r6
 800dbae:	dd64      	ble.n	800dc7a <__gethex+0x260>
 800dbb0:	1bbf      	subs	r7, r7, r6
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	4628      	mov	r0, r5
 800dbb6:	f000 fe77 	bl	800e8a8 <__any_on>
 800dbba:	4682      	mov	sl, r0
 800dbbc:	b178      	cbz	r0, 800dbde <__gethex+0x1c4>
 800dbbe:	1e7b      	subs	r3, r7, #1
 800dbc0:	1159      	asrs	r1, r3, #5
 800dbc2:	f003 021f 	and.w	r2, r3, #31
 800dbc6:	f04f 0a01 	mov.w	sl, #1
 800dbca:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dbce:	fa0a f202 	lsl.w	r2, sl, r2
 800dbd2:	420a      	tst	r2, r1
 800dbd4:	d003      	beq.n	800dbde <__gethex+0x1c4>
 800dbd6:	4553      	cmp	r3, sl
 800dbd8:	dc46      	bgt.n	800dc68 <__gethex+0x24e>
 800dbda:	f04f 0a02 	mov.w	sl, #2
 800dbde:	4639      	mov	r1, r7
 800dbe0:	4628      	mov	r0, r5
 800dbe2:	f7ff fecb 	bl	800d97c <rshift>
 800dbe6:	443c      	add	r4, r7
 800dbe8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dbec:	42a3      	cmp	r3, r4
 800dbee:	da52      	bge.n	800dc96 <__gethex+0x27c>
 800dbf0:	4629      	mov	r1, r5
 800dbf2:	9802      	ldr	r0, [sp, #8]
 800dbf4:	f000 faae 	bl	800e154 <_Bfree>
 800dbf8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	6013      	str	r3, [r2, #0]
 800dbfe:	27a3      	movs	r7, #163	; 0xa3
 800dc00:	e793      	b.n	800db2a <__gethex+0x110>
 800dc02:	3101      	adds	r1, #1
 800dc04:	105b      	asrs	r3, r3, #1
 800dc06:	e7b0      	b.n	800db6a <__gethex+0x150>
 800dc08:	1e73      	subs	r3, r6, #1
 800dc0a:	9305      	str	r3, [sp, #20]
 800dc0c:	9a07      	ldr	r2, [sp, #28]
 800dc0e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d018      	beq.n	800dc48 <__gethex+0x22e>
 800dc16:	f1bb 0f20 	cmp.w	fp, #32
 800dc1a:	d107      	bne.n	800dc2c <__gethex+0x212>
 800dc1c:	9b04      	ldr	r3, [sp, #16]
 800dc1e:	f8c3 a000 	str.w	sl, [r3]
 800dc22:	3304      	adds	r3, #4
 800dc24:	f04f 0a00 	mov.w	sl, #0
 800dc28:	9304      	str	r3, [sp, #16]
 800dc2a:	46d3      	mov	fp, sl
 800dc2c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800dc30:	f7ff fede 	bl	800d9f0 <__hexdig_fun>
 800dc34:	f000 000f 	and.w	r0, r0, #15
 800dc38:	fa00 f00b 	lsl.w	r0, r0, fp
 800dc3c:	ea4a 0a00 	orr.w	sl, sl, r0
 800dc40:	f10b 0b04 	add.w	fp, fp, #4
 800dc44:	9b05      	ldr	r3, [sp, #20]
 800dc46:	e00d      	b.n	800dc64 <__gethex+0x24a>
 800dc48:	9b05      	ldr	r3, [sp, #20]
 800dc4a:	9a08      	ldr	r2, [sp, #32]
 800dc4c:	4413      	add	r3, r2
 800dc4e:	42bb      	cmp	r3, r7
 800dc50:	d3e1      	bcc.n	800dc16 <__gethex+0x1fc>
 800dc52:	4618      	mov	r0, r3
 800dc54:	9a01      	ldr	r2, [sp, #4]
 800dc56:	9903      	ldr	r1, [sp, #12]
 800dc58:	9309      	str	r3, [sp, #36]	; 0x24
 800dc5a:	f001 f890 	bl	800ed7e <strncmp>
 800dc5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc60:	2800      	cmp	r0, #0
 800dc62:	d1d8      	bne.n	800dc16 <__gethex+0x1fc>
 800dc64:	461e      	mov	r6, r3
 800dc66:	e791      	b.n	800db8c <__gethex+0x172>
 800dc68:	1eb9      	subs	r1, r7, #2
 800dc6a:	4628      	mov	r0, r5
 800dc6c:	f000 fe1c 	bl	800e8a8 <__any_on>
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d0b2      	beq.n	800dbda <__gethex+0x1c0>
 800dc74:	f04f 0a03 	mov.w	sl, #3
 800dc78:	e7b1      	b.n	800dbde <__gethex+0x1c4>
 800dc7a:	da09      	bge.n	800dc90 <__gethex+0x276>
 800dc7c:	1bf7      	subs	r7, r6, r7
 800dc7e:	4629      	mov	r1, r5
 800dc80:	463a      	mov	r2, r7
 800dc82:	9802      	ldr	r0, [sp, #8]
 800dc84:	f000 fc32 	bl	800e4ec <__lshift>
 800dc88:	1be4      	subs	r4, r4, r7
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	f100 0914 	add.w	r9, r0, #20
 800dc90:	f04f 0a00 	mov.w	sl, #0
 800dc94:	e7a8      	b.n	800dbe8 <__gethex+0x1ce>
 800dc96:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dc9a:	42a0      	cmp	r0, r4
 800dc9c:	dd6a      	ble.n	800dd74 <__gethex+0x35a>
 800dc9e:	1b04      	subs	r4, r0, r4
 800dca0:	42a6      	cmp	r6, r4
 800dca2:	dc2e      	bgt.n	800dd02 <__gethex+0x2e8>
 800dca4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dca8:	2b02      	cmp	r3, #2
 800dcaa:	d022      	beq.n	800dcf2 <__gethex+0x2d8>
 800dcac:	2b03      	cmp	r3, #3
 800dcae:	d024      	beq.n	800dcfa <__gethex+0x2e0>
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	d115      	bne.n	800dce0 <__gethex+0x2c6>
 800dcb4:	42a6      	cmp	r6, r4
 800dcb6:	d113      	bne.n	800dce0 <__gethex+0x2c6>
 800dcb8:	2e01      	cmp	r6, #1
 800dcba:	dc0b      	bgt.n	800dcd4 <__gethex+0x2ba>
 800dcbc:	9a06      	ldr	r2, [sp, #24]
 800dcbe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dcc2:	6013      	str	r3, [r2, #0]
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	612b      	str	r3, [r5, #16]
 800dcc8:	f8c9 3000 	str.w	r3, [r9]
 800dccc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dcce:	2762      	movs	r7, #98	; 0x62
 800dcd0:	601d      	str	r5, [r3, #0]
 800dcd2:	e72a      	b.n	800db2a <__gethex+0x110>
 800dcd4:	1e71      	subs	r1, r6, #1
 800dcd6:	4628      	mov	r0, r5
 800dcd8:	f000 fde6 	bl	800e8a8 <__any_on>
 800dcdc:	2800      	cmp	r0, #0
 800dcde:	d1ed      	bne.n	800dcbc <__gethex+0x2a2>
 800dce0:	4629      	mov	r1, r5
 800dce2:	9802      	ldr	r0, [sp, #8]
 800dce4:	f000 fa36 	bl	800e154 <_Bfree>
 800dce8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dcea:	2300      	movs	r3, #0
 800dcec:	6013      	str	r3, [r2, #0]
 800dcee:	2750      	movs	r7, #80	; 0x50
 800dcf0:	e71b      	b.n	800db2a <__gethex+0x110>
 800dcf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d0e1      	beq.n	800dcbc <__gethex+0x2a2>
 800dcf8:	e7f2      	b.n	800dce0 <__gethex+0x2c6>
 800dcfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d1dd      	bne.n	800dcbc <__gethex+0x2a2>
 800dd00:	e7ee      	b.n	800dce0 <__gethex+0x2c6>
 800dd02:	1e67      	subs	r7, r4, #1
 800dd04:	f1ba 0f00 	cmp.w	sl, #0
 800dd08:	d131      	bne.n	800dd6e <__gethex+0x354>
 800dd0a:	b127      	cbz	r7, 800dd16 <__gethex+0x2fc>
 800dd0c:	4639      	mov	r1, r7
 800dd0e:	4628      	mov	r0, r5
 800dd10:	f000 fdca 	bl	800e8a8 <__any_on>
 800dd14:	4682      	mov	sl, r0
 800dd16:	117a      	asrs	r2, r7, #5
 800dd18:	2301      	movs	r3, #1
 800dd1a:	f007 071f 	and.w	r7, r7, #31
 800dd1e:	fa03 f707 	lsl.w	r7, r3, r7
 800dd22:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800dd26:	4621      	mov	r1, r4
 800dd28:	421f      	tst	r7, r3
 800dd2a:	4628      	mov	r0, r5
 800dd2c:	bf18      	it	ne
 800dd2e:	f04a 0a02 	orrne.w	sl, sl, #2
 800dd32:	1b36      	subs	r6, r6, r4
 800dd34:	f7ff fe22 	bl	800d97c <rshift>
 800dd38:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800dd3c:	2702      	movs	r7, #2
 800dd3e:	f1ba 0f00 	cmp.w	sl, #0
 800dd42:	d048      	beq.n	800ddd6 <__gethex+0x3bc>
 800dd44:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dd48:	2b02      	cmp	r3, #2
 800dd4a:	d015      	beq.n	800dd78 <__gethex+0x35e>
 800dd4c:	2b03      	cmp	r3, #3
 800dd4e:	d017      	beq.n	800dd80 <__gethex+0x366>
 800dd50:	2b01      	cmp	r3, #1
 800dd52:	d109      	bne.n	800dd68 <__gethex+0x34e>
 800dd54:	f01a 0f02 	tst.w	sl, #2
 800dd58:	d006      	beq.n	800dd68 <__gethex+0x34e>
 800dd5a:	f8d9 3000 	ldr.w	r3, [r9]
 800dd5e:	ea4a 0a03 	orr.w	sl, sl, r3
 800dd62:	f01a 0f01 	tst.w	sl, #1
 800dd66:	d10e      	bne.n	800dd86 <__gethex+0x36c>
 800dd68:	f047 0710 	orr.w	r7, r7, #16
 800dd6c:	e033      	b.n	800ddd6 <__gethex+0x3bc>
 800dd6e:	f04f 0a01 	mov.w	sl, #1
 800dd72:	e7d0      	b.n	800dd16 <__gethex+0x2fc>
 800dd74:	2701      	movs	r7, #1
 800dd76:	e7e2      	b.n	800dd3e <__gethex+0x324>
 800dd78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd7a:	f1c3 0301 	rsb	r3, r3, #1
 800dd7e:	9315      	str	r3, [sp, #84]	; 0x54
 800dd80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d0f0      	beq.n	800dd68 <__gethex+0x34e>
 800dd86:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800dd8a:	f105 0314 	add.w	r3, r5, #20
 800dd8e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800dd92:	eb03 010a 	add.w	r1, r3, sl
 800dd96:	f04f 0c00 	mov.w	ip, #0
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dda0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dda4:	d01c      	beq.n	800dde0 <__gethex+0x3c6>
 800dda6:	3201      	adds	r2, #1
 800dda8:	6002      	str	r2, [r0, #0]
 800ddaa:	2f02      	cmp	r7, #2
 800ddac:	f105 0314 	add.w	r3, r5, #20
 800ddb0:	d138      	bne.n	800de24 <__gethex+0x40a>
 800ddb2:	f8d8 2000 	ldr.w	r2, [r8]
 800ddb6:	3a01      	subs	r2, #1
 800ddb8:	42b2      	cmp	r2, r6
 800ddba:	d10a      	bne.n	800ddd2 <__gethex+0x3b8>
 800ddbc:	1171      	asrs	r1, r6, #5
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	f006 061f 	and.w	r6, r6, #31
 800ddc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ddc8:	fa02 f606 	lsl.w	r6, r2, r6
 800ddcc:	421e      	tst	r6, r3
 800ddce:	bf18      	it	ne
 800ddd0:	4617      	movne	r7, r2
 800ddd2:	f047 0720 	orr.w	r7, r7, #32
 800ddd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ddd8:	601d      	str	r5, [r3, #0]
 800ddda:	9b06      	ldr	r3, [sp, #24]
 800dddc:	601c      	str	r4, [r3, #0]
 800ddde:	e6a4      	b.n	800db2a <__gethex+0x110>
 800dde0:	4299      	cmp	r1, r3
 800dde2:	f843 cc04 	str.w	ip, [r3, #-4]
 800dde6:	d8d8      	bhi.n	800dd9a <__gethex+0x380>
 800dde8:	68ab      	ldr	r3, [r5, #8]
 800ddea:	4599      	cmp	r9, r3
 800ddec:	db12      	blt.n	800de14 <__gethex+0x3fa>
 800ddee:	6869      	ldr	r1, [r5, #4]
 800ddf0:	9802      	ldr	r0, [sp, #8]
 800ddf2:	3101      	adds	r1, #1
 800ddf4:	f000 f97a 	bl	800e0ec <_Balloc>
 800ddf8:	692a      	ldr	r2, [r5, #16]
 800ddfa:	3202      	adds	r2, #2
 800ddfc:	f105 010c 	add.w	r1, r5, #12
 800de00:	4683      	mov	fp, r0
 800de02:	0092      	lsls	r2, r2, #2
 800de04:	300c      	adds	r0, #12
 800de06:	f7fd f997 	bl	800b138 <memcpy>
 800de0a:	4629      	mov	r1, r5
 800de0c:	9802      	ldr	r0, [sp, #8]
 800de0e:	f000 f9a1 	bl	800e154 <_Bfree>
 800de12:	465d      	mov	r5, fp
 800de14:	692b      	ldr	r3, [r5, #16]
 800de16:	1c5a      	adds	r2, r3, #1
 800de18:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800de1c:	612a      	str	r2, [r5, #16]
 800de1e:	2201      	movs	r2, #1
 800de20:	615a      	str	r2, [r3, #20]
 800de22:	e7c2      	b.n	800ddaa <__gethex+0x390>
 800de24:	692a      	ldr	r2, [r5, #16]
 800de26:	454a      	cmp	r2, r9
 800de28:	dd0b      	ble.n	800de42 <__gethex+0x428>
 800de2a:	2101      	movs	r1, #1
 800de2c:	4628      	mov	r0, r5
 800de2e:	f7ff fda5 	bl	800d97c <rshift>
 800de32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de36:	3401      	adds	r4, #1
 800de38:	42a3      	cmp	r3, r4
 800de3a:	f6ff aed9 	blt.w	800dbf0 <__gethex+0x1d6>
 800de3e:	2701      	movs	r7, #1
 800de40:	e7c7      	b.n	800ddd2 <__gethex+0x3b8>
 800de42:	f016 061f 	ands.w	r6, r6, #31
 800de46:	d0fa      	beq.n	800de3e <__gethex+0x424>
 800de48:	449a      	add	sl, r3
 800de4a:	f1c6 0620 	rsb	r6, r6, #32
 800de4e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800de52:	f000 fa0f 	bl	800e274 <__hi0bits>
 800de56:	42b0      	cmp	r0, r6
 800de58:	dbe7      	blt.n	800de2a <__gethex+0x410>
 800de5a:	e7f0      	b.n	800de3e <__gethex+0x424>

0800de5c <L_shift>:
 800de5c:	f1c2 0208 	rsb	r2, r2, #8
 800de60:	0092      	lsls	r2, r2, #2
 800de62:	b570      	push	{r4, r5, r6, lr}
 800de64:	f1c2 0620 	rsb	r6, r2, #32
 800de68:	6843      	ldr	r3, [r0, #4]
 800de6a:	6804      	ldr	r4, [r0, #0]
 800de6c:	fa03 f506 	lsl.w	r5, r3, r6
 800de70:	432c      	orrs	r4, r5
 800de72:	40d3      	lsrs	r3, r2
 800de74:	6004      	str	r4, [r0, #0]
 800de76:	f840 3f04 	str.w	r3, [r0, #4]!
 800de7a:	4288      	cmp	r0, r1
 800de7c:	d3f4      	bcc.n	800de68 <L_shift+0xc>
 800de7e:	bd70      	pop	{r4, r5, r6, pc}

0800de80 <__match>:
 800de80:	b530      	push	{r4, r5, lr}
 800de82:	6803      	ldr	r3, [r0, #0]
 800de84:	3301      	adds	r3, #1
 800de86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de8a:	b914      	cbnz	r4, 800de92 <__match+0x12>
 800de8c:	6003      	str	r3, [r0, #0]
 800de8e:	2001      	movs	r0, #1
 800de90:	bd30      	pop	{r4, r5, pc}
 800de92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de96:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800de9a:	2d19      	cmp	r5, #25
 800de9c:	bf98      	it	ls
 800de9e:	3220      	addls	r2, #32
 800dea0:	42a2      	cmp	r2, r4
 800dea2:	d0f0      	beq.n	800de86 <__match+0x6>
 800dea4:	2000      	movs	r0, #0
 800dea6:	e7f3      	b.n	800de90 <__match+0x10>

0800dea8 <__hexnan>:
 800dea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deac:	680b      	ldr	r3, [r1, #0]
 800deae:	6801      	ldr	r1, [r0, #0]
 800deb0:	115f      	asrs	r7, r3, #5
 800deb2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800deb6:	f013 031f 	ands.w	r3, r3, #31
 800deba:	b087      	sub	sp, #28
 800debc:	bf18      	it	ne
 800debe:	3704      	addne	r7, #4
 800dec0:	2500      	movs	r5, #0
 800dec2:	1f3e      	subs	r6, r7, #4
 800dec4:	4682      	mov	sl, r0
 800dec6:	4690      	mov	r8, r2
 800dec8:	9301      	str	r3, [sp, #4]
 800deca:	f847 5c04 	str.w	r5, [r7, #-4]
 800dece:	46b1      	mov	r9, r6
 800ded0:	4634      	mov	r4, r6
 800ded2:	9502      	str	r5, [sp, #8]
 800ded4:	46ab      	mov	fp, r5
 800ded6:	784a      	ldrb	r2, [r1, #1]
 800ded8:	1c4b      	adds	r3, r1, #1
 800deda:	9303      	str	r3, [sp, #12]
 800dedc:	b342      	cbz	r2, 800df30 <__hexnan+0x88>
 800dede:	4610      	mov	r0, r2
 800dee0:	9105      	str	r1, [sp, #20]
 800dee2:	9204      	str	r2, [sp, #16]
 800dee4:	f7ff fd84 	bl	800d9f0 <__hexdig_fun>
 800dee8:	2800      	cmp	r0, #0
 800deea:	d143      	bne.n	800df74 <__hexnan+0xcc>
 800deec:	9a04      	ldr	r2, [sp, #16]
 800deee:	9905      	ldr	r1, [sp, #20]
 800def0:	2a20      	cmp	r2, #32
 800def2:	d818      	bhi.n	800df26 <__hexnan+0x7e>
 800def4:	9b02      	ldr	r3, [sp, #8]
 800def6:	459b      	cmp	fp, r3
 800def8:	dd13      	ble.n	800df22 <__hexnan+0x7a>
 800defa:	454c      	cmp	r4, r9
 800defc:	d206      	bcs.n	800df0c <__hexnan+0x64>
 800defe:	2d07      	cmp	r5, #7
 800df00:	dc04      	bgt.n	800df0c <__hexnan+0x64>
 800df02:	462a      	mov	r2, r5
 800df04:	4649      	mov	r1, r9
 800df06:	4620      	mov	r0, r4
 800df08:	f7ff ffa8 	bl	800de5c <L_shift>
 800df0c:	4544      	cmp	r4, r8
 800df0e:	d944      	bls.n	800df9a <__hexnan+0xf2>
 800df10:	2300      	movs	r3, #0
 800df12:	f1a4 0904 	sub.w	r9, r4, #4
 800df16:	f844 3c04 	str.w	r3, [r4, #-4]
 800df1a:	f8cd b008 	str.w	fp, [sp, #8]
 800df1e:	464c      	mov	r4, r9
 800df20:	461d      	mov	r5, r3
 800df22:	9903      	ldr	r1, [sp, #12]
 800df24:	e7d7      	b.n	800ded6 <__hexnan+0x2e>
 800df26:	2a29      	cmp	r2, #41	; 0x29
 800df28:	d14a      	bne.n	800dfc0 <__hexnan+0x118>
 800df2a:	3102      	adds	r1, #2
 800df2c:	f8ca 1000 	str.w	r1, [sl]
 800df30:	f1bb 0f00 	cmp.w	fp, #0
 800df34:	d044      	beq.n	800dfc0 <__hexnan+0x118>
 800df36:	454c      	cmp	r4, r9
 800df38:	d206      	bcs.n	800df48 <__hexnan+0xa0>
 800df3a:	2d07      	cmp	r5, #7
 800df3c:	dc04      	bgt.n	800df48 <__hexnan+0xa0>
 800df3e:	462a      	mov	r2, r5
 800df40:	4649      	mov	r1, r9
 800df42:	4620      	mov	r0, r4
 800df44:	f7ff ff8a 	bl	800de5c <L_shift>
 800df48:	4544      	cmp	r4, r8
 800df4a:	d928      	bls.n	800df9e <__hexnan+0xf6>
 800df4c:	4643      	mov	r3, r8
 800df4e:	f854 2b04 	ldr.w	r2, [r4], #4
 800df52:	f843 2b04 	str.w	r2, [r3], #4
 800df56:	42a6      	cmp	r6, r4
 800df58:	d2f9      	bcs.n	800df4e <__hexnan+0xa6>
 800df5a:	2200      	movs	r2, #0
 800df5c:	f843 2b04 	str.w	r2, [r3], #4
 800df60:	429e      	cmp	r6, r3
 800df62:	d2fb      	bcs.n	800df5c <__hexnan+0xb4>
 800df64:	6833      	ldr	r3, [r6, #0]
 800df66:	b91b      	cbnz	r3, 800df70 <__hexnan+0xc8>
 800df68:	4546      	cmp	r6, r8
 800df6a:	d127      	bne.n	800dfbc <__hexnan+0x114>
 800df6c:	2301      	movs	r3, #1
 800df6e:	6033      	str	r3, [r6, #0]
 800df70:	2005      	movs	r0, #5
 800df72:	e026      	b.n	800dfc2 <__hexnan+0x11a>
 800df74:	3501      	adds	r5, #1
 800df76:	2d08      	cmp	r5, #8
 800df78:	f10b 0b01 	add.w	fp, fp, #1
 800df7c:	dd06      	ble.n	800df8c <__hexnan+0xe4>
 800df7e:	4544      	cmp	r4, r8
 800df80:	d9cf      	bls.n	800df22 <__hexnan+0x7a>
 800df82:	2300      	movs	r3, #0
 800df84:	f844 3c04 	str.w	r3, [r4, #-4]
 800df88:	2501      	movs	r5, #1
 800df8a:	3c04      	subs	r4, #4
 800df8c:	6822      	ldr	r2, [r4, #0]
 800df8e:	f000 000f 	and.w	r0, r0, #15
 800df92:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800df96:	6020      	str	r0, [r4, #0]
 800df98:	e7c3      	b.n	800df22 <__hexnan+0x7a>
 800df9a:	2508      	movs	r5, #8
 800df9c:	e7c1      	b.n	800df22 <__hexnan+0x7a>
 800df9e:	9b01      	ldr	r3, [sp, #4]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d0df      	beq.n	800df64 <__hexnan+0xbc>
 800dfa4:	f04f 32ff 	mov.w	r2, #4294967295
 800dfa8:	f1c3 0320 	rsb	r3, r3, #32
 800dfac:	fa22 f303 	lsr.w	r3, r2, r3
 800dfb0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800dfb4:	401a      	ands	r2, r3
 800dfb6:	f847 2c04 	str.w	r2, [r7, #-4]
 800dfba:	e7d3      	b.n	800df64 <__hexnan+0xbc>
 800dfbc:	3e04      	subs	r6, #4
 800dfbe:	e7d1      	b.n	800df64 <__hexnan+0xbc>
 800dfc0:	2004      	movs	r0, #4
 800dfc2:	b007      	add	sp, #28
 800dfc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dfc8 <__locale_ctype_ptr_l>:
 800dfc8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800dfcc:	4770      	bx	lr

0800dfce <__localeconv_l>:
 800dfce:	30f0      	adds	r0, #240	; 0xf0
 800dfd0:	4770      	bx	lr
	...

0800dfd4 <_localeconv_r>:
 800dfd4:	4b04      	ldr	r3, [pc, #16]	; (800dfe8 <_localeconv_r+0x14>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	6a18      	ldr	r0, [r3, #32]
 800dfda:	4b04      	ldr	r3, [pc, #16]	; (800dfec <_localeconv_r+0x18>)
 800dfdc:	2800      	cmp	r0, #0
 800dfde:	bf08      	it	eq
 800dfe0:	4618      	moveq	r0, r3
 800dfe2:	30f0      	adds	r0, #240	; 0xf0
 800dfe4:	4770      	bx	lr
 800dfe6:	bf00      	nop
 800dfe8:	2000004c 	.word	0x2000004c
 800dfec:	200000b0 	.word	0x200000b0

0800dff0 <__swhatbuf_r>:
 800dff0:	b570      	push	{r4, r5, r6, lr}
 800dff2:	460e      	mov	r6, r1
 800dff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dff8:	2900      	cmp	r1, #0
 800dffa:	b096      	sub	sp, #88	; 0x58
 800dffc:	4614      	mov	r4, r2
 800dffe:	461d      	mov	r5, r3
 800e000:	da07      	bge.n	800e012 <__swhatbuf_r+0x22>
 800e002:	2300      	movs	r3, #0
 800e004:	602b      	str	r3, [r5, #0]
 800e006:	89b3      	ldrh	r3, [r6, #12]
 800e008:	061a      	lsls	r2, r3, #24
 800e00a:	d410      	bmi.n	800e02e <__swhatbuf_r+0x3e>
 800e00c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e010:	e00e      	b.n	800e030 <__swhatbuf_r+0x40>
 800e012:	466a      	mov	r2, sp
 800e014:	f000 fef4 	bl	800ee00 <_fstat_r>
 800e018:	2800      	cmp	r0, #0
 800e01a:	dbf2      	blt.n	800e002 <__swhatbuf_r+0x12>
 800e01c:	9a01      	ldr	r2, [sp, #4]
 800e01e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e022:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e026:	425a      	negs	r2, r3
 800e028:	415a      	adcs	r2, r3
 800e02a:	602a      	str	r2, [r5, #0]
 800e02c:	e7ee      	b.n	800e00c <__swhatbuf_r+0x1c>
 800e02e:	2340      	movs	r3, #64	; 0x40
 800e030:	2000      	movs	r0, #0
 800e032:	6023      	str	r3, [r4, #0]
 800e034:	b016      	add	sp, #88	; 0x58
 800e036:	bd70      	pop	{r4, r5, r6, pc}

0800e038 <__smakebuf_r>:
 800e038:	898b      	ldrh	r3, [r1, #12]
 800e03a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e03c:	079d      	lsls	r5, r3, #30
 800e03e:	4606      	mov	r6, r0
 800e040:	460c      	mov	r4, r1
 800e042:	d507      	bpl.n	800e054 <__smakebuf_r+0x1c>
 800e044:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e048:	6023      	str	r3, [r4, #0]
 800e04a:	6123      	str	r3, [r4, #16]
 800e04c:	2301      	movs	r3, #1
 800e04e:	6163      	str	r3, [r4, #20]
 800e050:	b002      	add	sp, #8
 800e052:	bd70      	pop	{r4, r5, r6, pc}
 800e054:	ab01      	add	r3, sp, #4
 800e056:	466a      	mov	r2, sp
 800e058:	f7ff ffca 	bl	800dff0 <__swhatbuf_r>
 800e05c:	9900      	ldr	r1, [sp, #0]
 800e05e:	4605      	mov	r5, r0
 800e060:	4630      	mov	r0, r6
 800e062:	f000 fc9f 	bl	800e9a4 <_malloc_r>
 800e066:	b948      	cbnz	r0, 800e07c <__smakebuf_r+0x44>
 800e068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e06c:	059a      	lsls	r2, r3, #22
 800e06e:	d4ef      	bmi.n	800e050 <__smakebuf_r+0x18>
 800e070:	f023 0303 	bic.w	r3, r3, #3
 800e074:	f043 0302 	orr.w	r3, r3, #2
 800e078:	81a3      	strh	r3, [r4, #12]
 800e07a:	e7e3      	b.n	800e044 <__smakebuf_r+0xc>
 800e07c:	4b0d      	ldr	r3, [pc, #52]	; (800e0b4 <__smakebuf_r+0x7c>)
 800e07e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e080:	89a3      	ldrh	r3, [r4, #12]
 800e082:	6020      	str	r0, [r4, #0]
 800e084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e088:	81a3      	strh	r3, [r4, #12]
 800e08a:	9b00      	ldr	r3, [sp, #0]
 800e08c:	6163      	str	r3, [r4, #20]
 800e08e:	9b01      	ldr	r3, [sp, #4]
 800e090:	6120      	str	r0, [r4, #16]
 800e092:	b15b      	cbz	r3, 800e0ac <__smakebuf_r+0x74>
 800e094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e098:	4630      	mov	r0, r6
 800e09a:	f000 fec3 	bl	800ee24 <_isatty_r>
 800e09e:	b128      	cbz	r0, 800e0ac <__smakebuf_r+0x74>
 800e0a0:	89a3      	ldrh	r3, [r4, #12]
 800e0a2:	f023 0303 	bic.w	r3, r3, #3
 800e0a6:	f043 0301 	orr.w	r3, r3, #1
 800e0aa:	81a3      	strh	r3, [r4, #12]
 800e0ac:	89a3      	ldrh	r3, [r4, #12]
 800e0ae:	431d      	orrs	r5, r3
 800e0b0:	81a5      	strh	r5, [r4, #12]
 800e0b2:	e7cd      	b.n	800e050 <__smakebuf_r+0x18>
 800e0b4:	0800d831 	.word	0x0800d831

0800e0b8 <malloc>:
 800e0b8:	4b02      	ldr	r3, [pc, #8]	; (800e0c4 <malloc+0xc>)
 800e0ba:	4601      	mov	r1, r0
 800e0bc:	6818      	ldr	r0, [r3, #0]
 800e0be:	f000 bc71 	b.w	800e9a4 <_malloc_r>
 800e0c2:	bf00      	nop
 800e0c4:	2000004c 	.word	0x2000004c

0800e0c8 <__ascii_mbtowc>:
 800e0c8:	b082      	sub	sp, #8
 800e0ca:	b901      	cbnz	r1, 800e0ce <__ascii_mbtowc+0x6>
 800e0cc:	a901      	add	r1, sp, #4
 800e0ce:	b142      	cbz	r2, 800e0e2 <__ascii_mbtowc+0x1a>
 800e0d0:	b14b      	cbz	r3, 800e0e6 <__ascii_mbtowc+0x1e>
 800e0d2:	7813      	ldrb	r3, [r2, #0]
 800e0d4:	600b      	str	r3, [r1, #0]
 800e0d6:	7812      	ldrb	r2, [r2, #0]
 800e0d8:	1c10      	adds	r0, r2, #0
 800e0da:	bf18      	it	ne
 800e0dc:	2001      	movne	r0, #1
 800e0de:	b002      	add	sp, #8
 800e0e0:	4770      	bx	lr
 800e0e2:	4610      	mov	r0, r2
 800e0e4:	e7fb      	b.n	800e0de <__ascii_mbtowc+0x16>
 800e0e6:	f06f 0001 	mvn.w	r0, #1
 800e0ea:	e7f8      	b.n	800e0de <__ascii_mbtowc+0x16>

0800e0ec <_Balloc>:
 800e0ec:	b570      	push	{r4, r5, r6, lr}
 800e0ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e0f0:	4604      	mov	r4, r0
 800e0f2:	460e      	mov	r6, r1
 800e0f4:	b93d      	cbnz	r5, 800e106 <_Balloc+0x1a>
 800e0f6:	2010      	movs	r0, #16
 800e0f8:	f7ff ffde 	bl	800e0b8 <malloc>
 800e0fc:	6260      	str	r0, [r4, #36]	; 0x24
 800e0fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e102:	6005      	str	r5, [r0, #0]
 800e104:	60c5      	str	r5, [r0, #12]
 800e106:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e108:	68eb      	ldr	r3, [r5, #12]
 800e10a:	b183      	cbz	r3, 800e12e <_Balloc+0x42>
 800e10c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e10e:	68db      	ldr	r3, [r3, #12]
 800e110:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e114:	b9b8      	cbnz	r0, 800e146 <_Balloc+0x5a>
 800e116:	2101      	movs	r1, #1
 800e118:	fa01 f506 	lsl.w	r5, r1, r6
 800e11c:	1d6a      	adds	r2, r5, #5
 800e11e:	0092      	lsls	r2, r2, #2
 800e120:	4620      	mov	r0, r4
 800e122:	f000 fbe2 	bl	800e8ea <_calloc_r>
 800e126:	b160      	cbz	r0, 800e142 <_Balloc+0x56>
 800e128:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e12c:	e00e      	b.n	800e14c <_Balloc+0x60>
 800e12e:	2221      	movs	r2, #33	; 0x21
 800e130:	2104      	movs	r1, #4
 800e132:	4620      	mov	r0, r4
 800e134:	f000 fbd9 	bl	800e8ea <_calloc_r>
 800e138:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e13a:	60e8      	str	r0, [r5, #12]
 800e13c:	68db      	ldr	r3, [r3, #12]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d1e4      	bne.n	800e10c <_Balloc+0x20>
 800e142:	2000      	movs	r0, #0
 800e144:	bd70      	pop	{r4, r5, r6, pc}
 800e146:	6802      	ldr	r2, [r0, #0]
 800e148:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e14c:	2300      	movs	r3, #0
 800e14e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e152:	e7f7      	b.n	800e144 <_Balloc+0x58>

0800e154 <_Bfree>:
 800e154:	b570      	push	{r4, r5, r6, lr}
 800e156:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e158:	4606      	mov	r6, r0
 800e15a:	460d      	mov	r5, r1
 800e15c:	b93c      	cbnz	r4, 800e16e <_Bfree+0x1a>
 800e15e:	2010      	movs	r0, #16
 800e160:	f7ff ffaa 	bl	800e0b8 <malloc>
 800e164:	6270      	str	r0, [r6, #36]	; 0x24
 800e166:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e16a:	6004      	str	r4, [r0, #0]
 800e16c:	60c4      	str	r4, [r0, #12]
 800e16e:	b13d      	cbz	r5, 800e180 <_Bfree+0x2c>
 800e170:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e172:	686a      	ldr	r2, [r5, #4]
 800e174:	68db      	ldr	r3, [r3, #12]
 800e176:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e17a:	6029      	str	r1, [r5, #0]
 800e17c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e180:	bd70      	pop	{r4, r5, r6, pc}

0800e182 <__multadd>:
 800e182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e186:	690d      	ldr	r5, [r1, #16]
 800e188:	461f      	mov	r7, r3
 800e18a:	4606      	mov	r6, r0
 800e18c:	460c      	mov	r4, r1
 800e18e:	f101 0c14 	add.w	ip, r1, #20
 800e192:	2300      	movs	r3, #0
 800e194:	f8dc 0000 	ldr.w	r0, [ip]
 800e198:	b281      	uxth	r1, r0
 800e19a:	fb02 7101 	mla	r1, r2, r1, r7
 800e19e:	0c0f      	lsrs	r7, r1, #16
 800e1a0:	0c00      	lsrs	r0, r0, #16
 800e1a2:	fb02 7000 	mla	r0, r2, r0, r7
 800e1a6:	b289      	uxth	r1, r1
 800e1a8:	3301      	adds	r3, #1
 800e1aa:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e1ae:	429d      	cmp	r5, r3
 800e1b0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e1b4:	f84c 1b04 	str.w	r1, [ip], #4
 800e1b8:	dcec      	bgt.n	800e194 <__multadd+0x12>
 800e1ba:	b1d7      	cbz	r7, 800e1f2 <__multadd+0x70>
 800e1bc:	68a3      	ldr	r3, [r4, #8]
 800e1be:	42ab      	cmp	r3, r5
 800e1c0:	dc12      	bgt.n	800e1e8 <__multadd+0x66>
 800e1c2:	6861      	ldr	r1, [r4, #4]
 800e1c4:	4630      	mov	r0, r6
 800e1c6:	3101      	adds	r1, #1
 800e1c8:	f7ff ff90 	bl	800e0ec <_Balloc>
 800e1cc:	6922      	ldr	r2, [r4, #16]
 800e1ce:	3202      	adds	r2, #2
 800e1d0:	f104 010c 	add.w	r1, r4, #12
 800e1d4:	4680      	mov	r8, r0
 800e1d6:	0092      	lsls	r2, r2, #2
 800e1d8:	300c      	adds	r0, #12
 800e1da:	f7fc ffad 	bl	800b138 <memcpy>
 800e1de:	4621      	mov	r1, r4
 800e1e0:	4630      	mov	r0, r6
 800e1e2:	f7ff ffb7 	bl	800e154 <_Bfree>
 800e1e6:	4644      	mov	r4, r8
 800e1e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e1ec:	3501      	adds	r5, #1
 800e1ee:	615f      	str	r7, [r3, #20]
 800e1f0:	6125      	str	r5, [r4, #16]
 800e1f2:	4620      	mov	r0, r4
 800e1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e1f8 <__s2b>:
 800e1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1fc:	460c      	mov	r4, r1
 800e1fe:	4615      	mov	r5, r2
 800e200:	461f      	mov	r7, r3
 800e202:	2209      	movs	r2, #9
 800e204:	3308      	adds	r3, #8
 800e206:	4606      	mov	r6, r0
 800e208:	fb93 f3f2 	sdiv	r3, r3, r2
 800e20c:	2100      	movs	r1, #0
 800e20e:	2201      	movs	r2, #1
 800e210:	429a      	cmp	r2, r3
 800e212:	db20      	blt.n	800e256 <__s2b+0x5e>
 800e214:	4630      	mov	r0, r6
 800e216:	f7ff ff69 	bl	800e0ec <_Balloc>
 800e21a:	9b08      	ldr	r3, [sp, #32]
 800e21c:	6143      	str	r3, [r0, #20]
 800e21e:	2d09      	cmp	r5, #9
 800e220:	f04f 0301 	mov.w	r3, #1
 800e224:	6103      	str	r3, [r0, #16]
 800e226:	dd19      	ble.n	800e25c <__s2b+0x64>
 800e228:	f104 0809 	add.w	r8, r4, #9
 800e22c:	46c1      	mov	r9, r8
 800e22e:	442c      	add	r4, r5
 800e230:	f819 3b01 	ldrb.w	r3, [r9], #1
 800e234:	4601      	mov	r1, r0
 800e236:	3b30      	subs	r3, #48	; 0x30
 800e238:	220a      	movs	r2, #10
 800e23a:	4630      	mov	r0, r6
 800e23c:	f7ff ffa1 	bl	800e182 <__multadd>
 800e240:	45a1      	cmp	r9, r4
 800e242:	d1f5      	bne.n	800e230 <__s2b+0x38>
 800e244:	eb08 0405 	add.w	r4, r8, r5
 800e248:	3c08      	subs	r4, #8
 800e24a:	1b2d      	subs	r5, r5, r4
 800e24c:	1963      	adds	r3, r4, r5
 800e24e:	42bb      	cmp	r3, r7
 800e250:	db07      	blt.n	800e262 <__s2b+0x6a>
 800e252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e256:	0052      	lsls	r2, r2, #1
 800e258:	3101      	adds	r1, #1
 800e25a:	e7d9      	b.n	800e210 <__s2b+0x18>
 800e25c:	340a      	adds	r4, #10
 800e25e:	2509      	movs	r5, #9
 800e260:	e7f3      	b.n	800e24a <__s2b+0x52>
 800e262:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e266:	4601      	mov	r1, r0
 800e268:	3b30      	subs	r3, #48	; 0x30
 800e26a:	220a      	movs	r2, #10
 800e26c:	4630      	mov	r0, r6
 800e26e:	f7ff ff88 	bl	800e182 <__multadd>
 800e272:	e7eb      	b.n	800e24c <__s2b+0x54>

0800e274 <__hi0bits>:
 800e274:	0c02      	lsrs	r2, r0, #16
 800e276:	0412      	lsls	r2, r2, #16
 800e278:	4603      	mov	r3, r0
 800e27a:	b9b2      	cbnz	r2, 800e2aa <__hi0bits+0x36>
 800e27c:	0403      	lsls	r3, r0, #16
 800e27e:	2010      	movs	r0, #16
 800e280:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e284:	bf04      	itt	eq
 800e286:	021b      	lsleq	r3, r3, #8
 800e288:	3008      	addeq	r0, #8
 800e28a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e28e:	bf04      	itt	eq
 800e290:	011b      	lsleq	r3, r3, #4
 800e292:	3004      	addeq	r0, #4
 800e294:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e298:	bf04      	itt	eq
 800e29a:	009b      	lsleq	r3, r3, #2
 800e29c:	3002      	addeq	r0, #2
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	db06      	blt.n	800e2b0 <__hi0bits+0x3c>
 800e2a2:	005b      	lsls	r3, r3, #1
 800e2a4:	d503      	bpl.n	800e2ae <__hi0bits+0x3a>
 800e2a6:	3001      	adds	r0, #1
 800e2a8:	4770      	bx	lr
 800e2aa:	2000      	movs	r0, #0
 800e2ac:	e7e8      	b.n	800e280 <__hi0bits+0xc>
 800e2ae:	2020      	movs	r0, #32
 800e2b0:	4770      	bx	lr

0800e2b2 <__lo0bits>:
 800e2b2:	6803      	ldr	r3, [r0, #0]
 800e2b4:	f013 0207 	ands.w	r2, r3, #7
 800e2b8:	4601      	mov	r1, r0
 800e2ba:	d00b      	beq.n	800e2d4 <__lo0bits+0x22>
 800e2bc:	07da      	lsls	r2, r3, #31
 800e2be:	d423      	bmi.n	800e308 <__lo0bits+0x56>
 800e2c0:	0798      	lsls	r0, r3, #30
 800e2c2:	bf49      	itett	mi
 800e2c4:	085b      	lsrmi	r3, r3, #1
 800e2c6:	089b      	lsrpl	r3, r3, #2
 800e2c8:	2001      	movmi	r0, #1
 800e2ca:	600b      	strmi	r3, [r1, #0]
 800e2cc:	bf5c      	itt	pl
 800e2ce:	600b      	strpl	r3, [r1, #0]
 800e2d0:	2002      	movpl	r0, #2
 800e2d2:	4770      	bx	lr
 800e2d4:	b298      	uxth	r0, r3
 800e2d6:	b9a8      	cbnz	r0, 800e304 <__lo0bits+0x52>
 800e2d8:	0c1b      	lsrs	r3, r3, #16
 800e2da:	2010      	movs	r0, #16
 800e2dc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e2e0:	bf04      	itt	eq
 800e2e2:	0a1b      	lsreq	r3, r3, #8
 800e2e4:	3008      	addeq	r0, #8
 800e2e6:	071a      	lsls	r2, r3, #28
 800e2e8:	bf04      	itt	eq
 800e2ea:	091b      	lsreq	r3, r3, #4
 800e2ec:	3004      	addeq	r0, #4
 800e2ee:	079a      	lsls	r2, r3, #30
 800e2f0:	bf04      	itt	eq
 800e2f2:	089b      	lsreq	r3, r3, #2
 800e2f4:	3002      	addeq	r0, #2
 800e2f6:	07da      	lsls	r2, r3, #31
 800e2f8:	d402      	bmi.n	800e300 <__lo0bits+0x4e>
 800e2fa:	085b      	lsrs	r3, r3, #1
 800e2fc:	d006      	beq.n	800e30c <__lo0bits+0x5a>
 800e2fe:	3001      	adds	r0, #1
 800e300:	600b      	str	r3, [r1, #0]
 800e302:	4770      	bx	lr
 800e304:	4610      	mov	r0, r2
 800e306:	e7e9      	b.n	800e2dc <__lo0bits+0x2a>
 800e308:	2000      	movs	r0, #0
 800e30a:	4770      	bx	lr
 800e30c:	2020      	movs	r0, #32
 800e30e:	4770      	bx	lr

0800e310 <__i2b>:
 800e310:	b510      	push	{r4, lr}
 800e312:	460c      	mov	r4, r1
 800e314:	2101      	movs	r1, #1
 800e316:	f7ff fee9 	bl	800e0ec <_Balloc>
 800e31a:	2201      	movs	r2, #1
 800e31c:	6144      	str	r4, [r0, #20]
 800e31e:	6102      	str	r2, [r0, #16]
 800e320:	bd10      	pop	{r4, pc}

0800e322 <__multiply>:
 800e322:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e326:	4614      	mov	r4, r2
 800e328:	690a      	ldr	r2, [r1, #16]
 800e32a:	6923      	ldr	r3, [r4, #16]
 800e32c:	429a      	cmp	r2, r3
 800e32e:	bfb8      	it	lt
 800e330:	460b      	movlt	r3, r1
 800e332:	4688      	mov	r8, r1
 800e334:	bfbc      	itt	lt
 800e336:	46a0      	movlt	r8, r4
 800e338:	461c      	movlt	r4, r3
 800e33a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e33e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e342:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e346:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e34a:	eb07 0609 	add.w	r6, r7, r9
 800e34e:	42b3      	cmp	r3, r6
 800e350:	bfb8      	it	lt
 800e352:	3101      	addlt	r1, #1
 800e354:	f7ff feca 	bl	800e0ec <_Balloc>
 800e358:	f100 0514 	add.w	r5, r0, #20
 800e35c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e360:	462b      	mov	r3, r5
 800e362:	2200      	movs	r2, #0
 800e364:	4573      	cmp	r3, lr
 800e366:	d316      	bcc.n	800e396 <__multiply+0x74>
 800e368:	f104 0214 	add.w	r2, r4, #20
 800e36c:	f108 0114 	add.w	r1, r8, #20
 800e370:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e374:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e378:	9300      	str	r3, [sp, #0]
 800e37a:	9b00      	ldr	r3, [sp, #0]
 800e37c:	9201      	str	r2, [sp, #4]
 800e37e:	4293      	cmp	r3, r2
 800e380:	d80c      	bhi.n	800e39c <__multiply+0x7a>
 800e382:	2e00      	cmp	r6, #0
 800e384:	dd03      	ble.n	800e38e <__multiply+0x6c>
 800e386:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d05d      	beq.n	800e44a <__multiply+0x128>
 800e38e:	6106      	str	r6, [r0, #16]
 800e390:	b003      	add	sp, #12
 800e392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e396:	f843 2b04 	str.w	r2, [r3], #4
 800e39a:	e7e3      	b.n	800e364 <__multiply+0x42>
 800e39c:	f8b2 b000 	ldrh.w	fp, [r2]
 800e3a0:	f1bb 0f00 	cmp.w	fp, #0
 800e3a4:	d023      	beq.n	800e3ee <__multiply+0xcc>
 800e3a6:	4689      	mov	r9, r1
 800e3a8:	46ac      	mov	ip, r5
 800e3aa:	f04f 0800 	mov.w	r8, #0
 800e3ae:	f859 4b04 	ldr.w	r4, [r9], #4
 800e3b2:	f8dc a000 	ldr.w	sl, [ip]
 800e3b6:	b2a3      	uxth	r3, r4
 800e3b8:	fa1f fa8a 	uxth.w	sl, sl
 800e3bc:	fb0b a303 	mla	r3, fp, r3, sl
 800e3c0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e3c4:	f8dc 4000 	ldr.w	r4, [ip]
 800e3c8:	4443      	add	r3, r8
 800e3ca:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e3ce:	fb0b 840a 	mla	r4, fp, sl, r8
 800e3d2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e3d6:	46e2      	mov	sl, ip
 800e3d8:	b29b      	uxth	r3, r3
 800e3da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e3de:	454f      	cmp	r7, r9
 800e3e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e3e4:	f84a 3b04 	str.w	r3, [sl], #4
 800e3e8:	d82b      	bhi.n	800e442 <__multiply+0x120>
 800e3ea:	f8cc 8004 	str.w	r8, [ip, #4]
 800e3ee:	9b01      	ldr	r3, [sp, #4]
 800e3f0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e3f4:	3204      	adds	r2, #4
 800e3f6:	f1ba 0f00 	cmp.w	sl, #0
 800e3fa:	d020      	beq.n	800e43e <__multiply+0x11c>
 800e3fc:	682b      	ldr	r3, [r5, #0]
 800e3fe:	4689      	mov	r9, r1
 800e400:	46a8      	mov	r8, r5
 800e402:	f04f 0b00 	mov.w	fp, #0
 800e406:	f8b9 c000 	ldrh.w	ip, [r9]
 800e40a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e40e:	fb0a 440c 	mla	r4, sl, ip, r4
 800e412:	445c      	add	r4, fp
 800e414:	46c4      	mov	ip, r8
 800e416:	b29b      	uxth	r3, r3
 800e418:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e41c:	f84c 3b04 	str.w	r3, [ip], #4
 800e420:	f859 3b04 	ldr.w	r3, [r9], #4
 800e424:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e428:	0c1b      	lsrs	r3, r3, #16
 800e42a:	fb0a b303 	mla	r3, sl, r3, fp
 800e42e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e432:	454f      	cmp	r7, r9
 800e434:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e438:	d805      	bhi.n	800e446 <__multiply+0x124>
 800e43a:	f8c8 3004 	str.w	r3, [r8, #4]
 800e43e:	3504      	adds	r5, #4
 800e440:	e79b      	b.n	800e37a <__multiply+0x58>
 800e442:	46d4      	mov	ip, sl
 800e444:	e7b3      	b.n	800e3ae <__multiply+0x8c>
 800e446:	46e0      	mov	r8, ip
 800e448:	e7dd      	b.n	800e406 <__multiply+0xe4>
 800e44a:	3e01      	subs	r6, #1
 800e44c:	e799      	b.n	800e382 <__multiply+0x60>
	...

0800e450 <__pow5mult>:
 800e450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e454:	4615      	mov	r5, r2
 800e456:	f012 0203 	ands.w	r2, r2, #3
 800e45a:	4606      	mov	r6, r0
 800e45c:	460f      	mov	r7, r1
 800e45e:	d007      	beq.n	800e470 <__pow5mult+0x20>
 800e460:	3a01      	subs	r2, #1
 800e462:	4c21      	ldr	r4, [pc, #132]	; (800e4e8 <__pow5mult+0x98>)
 800e464:	2300      	movs	r3, #0
 800e466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e46a:	f7ff fe8a 	bl	800e182 <__multadd>
 800e46e:	4607      	mov	r7, r0
 800e470:	10ad      	asrs	r5, r5, #2
 800e472:	d035      	beq.n	800e4e0 <__pow5mult+0x90>
 800e474:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e476:	b93c      	cbnz	r4, 800e488 <__pow5mult+0x38>
 800e478:	2010      	movs	r0, #16
 800e47a:	f7ff fe1d 	bl	800e0b8 <malloc>
 800e47e:	6270      	str	r0, [r6, #36]	; 0x24
 800e480:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e484:	6004      	str	r4, [r0, #0]
 800e486:	60c4      	str	r4, [r0, #12]
 800e488:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e48c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e490:	b94c      	cbnz	r4, 800e4a6 <__pow5mult+0x56>
 800e492:	f240 2171 	movw	r1, #625	; 0x271
 800e496:	4630      	mov	r0, r6
 800e498:	f7ff ff3a 	bl	800e310 <__i2b>
 800e49c:	2300      	movs	r3, #0
 800e49e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e4a2:	4604      	mov	r4, r0
 800e4a4:	6003      	str	r3, [r0, #0]
 800e4a6:	f04f 0800 	mov.w	r8, #0
 800e4aa:	07eb      	lsls	r3, r5, #31
 800e4ac:	d50a      	bpl.n	800e4c4 <__pow5mult+0x74>
 800e4ae:	4639      	mov	r1, r7
 800e4b0:	4622      	mov	r2, r4
 800e4b2:	4630      	mov	r0, r6
 800e4b4:	f7ff ff35 	bl	800e322 <__multiply>
 800e4b8:	4639      	mov	r1, r7
 800e4ba:	4681      	mov	r9, r0
 800e4bc:	4630      	mov	r0, r6
 800e4be:	f7ff fe49 	bl	800e154 <_Bfree>
 800e4c2:	464f      	mov	r7, r9
 800e4c4:	106d      	asrs	r5, r5, #1
 800e4c6:	d00b      	beq.n	800e4e0 <__pow5mult+0x90>
 800e4c8:	6820      	ldr	r0, [r4, #0]
 800e4ca:	b938      	cbnz	r0, 800e4dc <__pow5mult+0x8c>
 800e4cc:	4622      	mov	r2, r4
 800e4ce:	4621      	mov	r1, r4
 800e4d0:	4630      	mov	r0, r6
 800e4d2:	f7ff ff26 	bl	800e322 <__multiply>
 800e4d6:	6020      	str	r0, [r4, #0]
 800e4d8:	f8c0 8000 	str.w	r8, [r0]
 800e4dc:	4604      	mov	r4, r0
 800e4de:	e7e4      	b.n	800e4aa <__pow5mult+0x5a>
 800e4e0:	4638      	mov	r0, r7
 800e4e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4e6:	bf00      	nop
 800e4e8:	0800fb38 	.word	0x0800fb38

0800e4ec <__lshift>:
 800e4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4f0:	460c      	mov	r4, r1
 800e4f2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4f6:	6923      	ldr	r3, [r4, #16]
 800e4f8:	6849      	ldr	r1, [r1, #4]
 800e4fa:	eb0a 0903 	add.w	r9, sl, r3
 800e4fe:	68a3      	ldr	r3, [r4, #8]
 800e500:	4607      	mov	r7, r0
 800e502:	4616      	mov	r6, r2
 800e504:	f109 0501 	add.w	r5, r9, #1
 800e508:	42ab      	cmp	r3, r5
 800e50a:	db32      	blt.n	800e572 <__lshift+0x86>
 800e50c:	4638      	mov	r0, r7
 800e50e:	f7ff fded 	bl	800e0ec <_Balloc>
 800e512:	2300      	movs	r3, #0
 800e514:	4680      	mov	r8, r0
 800e516:	f100 0114 	add.w	r1, r0, #20
 800e51a:	461a      	mov	r2, r3
 800e51c:	4553      	cmp	r3, sl
 800e51e:	db2b      	blt.n	800e578 <__lshift+0x8c>
 800e520:	6920      	ldr	r0, [r4, #16]
 800e522:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e526:	f104 0314 	add.w	r3, r4, #20
 800e52a:	f016 021f 	ands.w	r2, r6, #31
 800e52e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e532:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e536:	d025      	beq.n	800e584 <__lshift+0x98>
 800e538:	f1c2 0e20 	rsb	lr, r2, #32
 800e53c:	2000      	movs	r0, #0
 800e53e:	681e      	ldr	r6, [r3, #0]
 800e540:	468a      	mov	sl, r1
 800e542:	4096      	lsls	r6, r2
 800e544:	4330      	orrs	r0, r6
 800e546:	f84a 0b04 	str.w	r0, [sl], #4
 800e54a:	f853 0b04 	ldr.w	r0, [r3], #4
 800e54e:	459c      	cmp	ip, r3
 800e550:	fa20 f00e 	lsr.w	r0, r0, lr
 800e554:	d814      	bhi.n	800e580 <__lshift+0x94>
 800e556:	6048      	str	r0, [r1, #4]
 800e558:	b108      	cbz	r0, 800e55e <__lshift+0x72>
 800e55a:	f109 0502 	add.w	r5, r9, #2
 800e55e:	3d01      	subs	r5, #1
 800e560:	4638      	mov	r0, r7
 800e562:	f8c8 5010 	str.w	r5, [r8, #16]
 800e566:	4621      	mov	r1, r4
 800e568:	f7ff fdf4 	bl	800e154 <_Bfree>
 800e56c:	4640      	mov	r0, r8
 800e56e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e572:	3101      	adds	r1, #1
 800e574:	005b      	lsls	r3, r3, #1
 800e576:	e7c7      	b.n	800e508 <__lshift+0x1c>
 800e578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e57c:	3301      	adds	r3, #1
 800e57e:	e7cd      	b.n	800e51c <__lshift+0x30>
 800e580:	4651      	mov	r1, sl
 800e582:	e7dc      	b.n	800e53e <__lshift+0x52>
 800e584:	3904      	subs	r1, #4
 800e586:	f853 2b04 	ldr.w	r2, [r3], #4
 800e58a:	f841 2f04 	str.w	r2, [r1, #4]!
 800e58e:	459c      	cmp	ip, r3
 800e590:	d8f9      	bhi.n	800e586 <__lshift+0x9a>
 800e592:	e7e4      	b.n	800e55e <__lshift+0x72>

0800e594 <__mcmp>:
 800e594:	6903      	ldr	r3, [r0, #16]
 800e596:	690a      	ldr	r2, [r1, #16]
 800e598:	1a9b      	subs	r3, r3, r2
 800e59a:	b530      	push	{r4, r5, lr}
 800e59c:	d10c      	bne.n	800e5b8 <__mcmp+0x24>
 800e59e:	0092      	lsls	r2, r2, #2
 800e5a0:	3014      	adds	r0, #20
 800e5a2:	3114      	adds	r1, #20
 800e5a4:	1884      	adds	r4, r0, r2
 800e5a6:	4411      	add	r1, r2
 800e5a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e5ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e5b0:	4295      	cmp	r5, r2
 800e5b2:	d003      	beq.n	800e5bc <__mcmp+0x28>
 800e5b4:	d305      	bcc.n	800e5c2 <__mcmp+0x2e>
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	bd30      	pop	{r4, r5, pc}
 800e5bc:	42a0      	cmp	r0, r4
 800e5be:	d3f3      	bcc.n	800e5a8 <__mcmp+0x14>
 800e5c0:	e7fa      	b.n	800e5b8 <__mcmp+0x24>
 800e5c2:	f04f 33ff 	mov.w	r3, #4294967295
 800e5c6:	e7f7      	b.n	800e5b8 <__mcmp+0x24>

0800e5c8 <__mdiff>:
 800e5c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5cc:	460d      	mov	r5, r1
 800e5ce:	4607      	mov	r7, r0
 800e5d0:	4611      	mov	r1, r2
 800e5d2:	4628      	mov	r0, r5
 800e5d4:	4614      	mov	r4, r2
 800e5d6:	f7ff ffdd 	bl	800e594 <__mcmp>
 800e5da:	1e06      	subs	r6, r0, #0
 800e5dc:	d108      	bne.n	800e5f0 <__mdiff+0x28>
 800e5de:	4631      	mov	r1, r6
 800e5e0:	4638      	mov	r0, r7
 800e5e2:	f7ff fd83 	bl	800e0ec <_Balloc>
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e5ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5f0:	bfa4      	itt	ge
 800e5f2:	4623      	movge	r3, r4
 800e5f4:	462c      	movge	r4, r5
 800e5f6:	4638      	mov	r0, r7
 800e5f8:	6861      	ldr	r1, [r4, #4]
 800e5fa:	bfa6      	itte	ge
 800e5fc:	461d      	movge	r5, r3
 800e5fe:	2600      	movge	r6, #0
 800e600:	2601      	movlt	r6, #1
 800e602:	f7ff fd73 	bl	800e0ec <_Balloc>
 800e606:	692b      	ldr	r3, [r5, #16]
 800e608:	60c6      	str	r6, [r0, #12]
 800e60a:	6926      	ldr	r6, [r4, #16]
 800e60c:	f105 0914 	add.w	r9, r5, #20
 800e610:	f104 0214 	add.w	r2, r4, #20
 800e614:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e618:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e61c:	f100 0514 	add.w	r5, r0, #20
 800e620:	f04f 0e00 	mov.w	lr, #0
 800e624:	f852 ab04 	ldr.w	sl, [r2], #4
 800e628:	f859 4b04 	ldr.w	r4, [r9], #4
 800e62c:	fa1e f18a 	uxtah	r1, lr, sl
 800e630:	b2a3      	uxth	r3, r4
 800e632:	1ac9      	subs	r1, r1, r3
 800e634:	0c23      	lsrs	r3, r4, #16
 800e636:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e63a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e63e:	b289      	uxth	r1, r1
 800e640:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e644:	45c8      	cmp	r8, r9
 800e646:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e64a:	4694      	mov	ip, r2
 800e64c:	f845 3b04 	str.w	r3, [r5], #4
 800e650:	d8e8      	bhi.n	800e624 <__mdiff+0x5c>
 800e652:	45bc      	cmp	ip, r7
 800e654:	d304      	bcc.n	800e660 <__mdiff+0x98>
 800e656:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e65a:	b183      	cbz	r3, 800e67e <__mdiff+0xb6>
 800e65c:	6106      	str	r6, [r0, #16]
 800e65e:	e7c5      	b.n	800e5ec <__mdiff+0x24>
 800e660:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e664:	fa1e f381 	uxtah	r3, lr, r1
 800e668:	141a      	asrs	r2, r3, #16
 800e66a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e66e:	b29b      	uxth	r3, r3
 800e670:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e674:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e678:	f845 3b04 	str.w	r3, [r5], #4
 800e67c:	e7e9      	b.n	800e652 <__mdiff+0x8a>
 800e67e:	3e01      	subs	r6, #1
 800e680:	e7e9      	b.n	800e656 <__mdiff+0x8e>
	...

0800e684 <__ulp>:
 800e684:	4b12      	ldr	r3, [pc, #72]	; (800e6d0 <__ulp+0x4c>)
 800e686:	ee10 2a90 	vmov	r2, s1
 800e68a:	401a      	ands	r2, r3
 800e68c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800e690:	2b00      	cmp	r3, #0
 800e692:	dd04      	ble.n	800e69e <__ulp+0x1a>
 800e694:	2000      	movs	r0, #0
 800e696:	4619      	mov	r1, r3
 800e698:	ec41 0b10 	vmov	d0, r0, r1
 800e69c:	4770      	bx	lr
 800e69e:	425b      	negs	r3, r3
 800e6a0:	151b      	asrs	r3, r3, #20
 800e6a2:	2b13      	cmp	r3, #19
 800e6a4:	f04f 0000 	mov.w	r0, #0
 800e6a8:	f04f 0100 	mov.w	r1, #0
 800e6ac:	dc04      	bgt.n	800e6b8 <__ulp+0x34>
 800e6ae:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800e6b2:	fa42 f103 	asr.w	r1, r2, r3
 800e6b6:	e7ef      	b.n	800e698 <__ulp+0x14>
 800e6b8:	3b14      	subs	r3, #20
 800e6ba:	2b1e      	cmp	r3, #30
 800e6bc:	f04f 0201 	mov.w	r2, #1
 800e6c0:	bfda      	itte	le
 800e6c2:	f1c3 031f 	rsble	r3, r3, #31
 800e6c6:	fa02 f303 	lslle.w	r3, r2, r3
 800e6ca:	4613      	movgt	r3, r2
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	e7e3      	b.n	800e698 <__ulp+0x14>
 800e6d0:	7ff00000 	.word	0x7ff00000

0800e6d4 <__b2d>:
 800e6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6d6:	6905      	ldr	r5, [r0, #16]
 800e6d8:	f100 0714 	add.w	r7, r0, #20
 800e6dc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e6e0:	1f2e      	subs	r6, r5, #4
 800e6e2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e6e6:	4620      	mov	r0, r4
 800e6e8:	f7ff fdc4 	bl	800e274 <__hi0bits>
 800e6ec:	f1c0 0320 	rsb	r3, r0, #32
 800e6f0:	280a      	cmp	r0, #10
 800e6f2:	600b      	str	r3, [r1, #0]
 800e6f4:	f8df c074 	ldr.w	ip, [pc, #116]	; 800e76c <__b2d+0x98>
 800e6f8:	dc14      	bgt.n	800e724 <__b2d+0x50>
 800e6fa:	f1c0 0e0b 	rsb	lr, r0, #11
 800e6fe:	fa24 f10e 	lsr.w	r1, r4, lr
 800e702:	42b7      	cmp	r7, r6
 800e704:	ea41 030c 	orr.w	r3, r1, ip
 800e708:	bf34      	ite	cc
 800e70a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e70e:	2100      	movcs	r1, #0
 800e710:	3015      	adds	r0, #21
 800e712:	fa04 f000 	lsl.w	r0, r4, r0
 800e716:	fa21 f10e 	lsr.w	r1, r1, lr
 800e71a:	ea40 0201 	orr.w	r2, r0, r1
 800e71e:	ec43 2b10 	vmov	d0, r2, r3
 800e722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e724:	42b7      	cmp	r7, r6
 800e726:	bf3a      	itte	cc
 800e728:	f1a5 0608 	subcc.w	r6, r5, #8
 800e72c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e730:	2100      	movcs	r1, #0
 800e732:	380b      	subs	r0, #11
 800e734:	d015      	beq.n	800e762 <__b2d+0x8e>
 800e736:	4084      	lsls	r4, r0
 800e738:	f1c0 0520 	rsb	r5, r0, #32
 800e73c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800e740:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800e744:	42be      	cmp	r6, r7
 800e746:	fa21 fc05 	lsr.w	ip, r1, r5
 800e74a:	ea44 030c 	orr.w	r3, r4, ip
 800e74e:	bf8c      	ite	hi
 800e750:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e754:	2400      	movls	r4, #0
 800e756:	fa01 f000 	lsl.w	r0, r1, r0
 800e75a:	40ec      	lsrs	r4, r5
 800e75c:	ea40 0204 	orr.w	r2, r0, r4
 800e760:	e7dd      	b.n	800e71e <__b2d+0x4a>
 800e762:	ea44 030c 	orr.w	r3, r4, ip
 800e766:	460a      	mov	r2, r1
 800e768:	e7d9      	b.n	800e71e <__b2d+0x4a>
 800e76a:	bf00      	nop
 800e76c:	3ff00000 	.word	0x3ff00000

0800e770 <__d2b>:
 800e770:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e774:	460e      	mov	r6, r1
 800e776:	2101      	movs	r1, #1
 800e778:	ec59 8b10 	vmov	r8, r9, d0
 800e77c:	4615      	mov	r5, r2
 800e77e:	f7ff fcb5 	bl	800e0ec <_Balloc>
 800e782:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e786:	4607      	mov	r7, r0
 800e788:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e78c:	bb34      	cbnz	r4, 800e7dc <__d2b+0x6c>
 800e78e:	9301      	str	r3, [sp, #4]
 800e790:	f1b8 0300 	subs.w	r3, r8, #0
 800e794:	d027      	beq.n	800e7e6 <__d2b+0x76>
 800e796:	a802      	add	r0, sp, #8
 800e798:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e79c:	f7ff fd89 	bl	800e2b2 <__lo0bits>
 800e7a0:	9900      	ldr	r1, [sp, #0]
 800e7a2:	b1f0      	cbz	r0, 800e7e2 <__d2b+0x72>
 800e7a4:	9a01      	ldr	r2, [sp, #4]
 800e7a6:	f1c0 0320 	rsb	r3, r0, #32
 800e7aa:	fa02 f303 	lsl.w	r3, r2, r3
 800e7ae:	430b      	orrs	r3, r1
 800e7b0:	40c2      	lsrs	r2, r0
 800e7b2:	617b      	str	r3, [r7, #20]
 800e7b4:	9201      	str	r2, [sp, #4]
 800e7b6:	9b01      	ldr	r3, [sp, #4]
 800e7b8:	61bb      	str	r3, [r7, #24]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	bf14      	ite	ne
 800e7be:	2102      	movne	r1, #2
 800e7c0:	2101      	moveq	r1, #1
 800e7c2:	6139      	str	r1, [r7, #16]
 800e7c4:	b1c4      	cbz	r4, 800e7f8 <__d2b+0x88>
 800e7c6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e7ca:	4404      	add	r4, r0
 800e7cc:	6034      	str	r4, [r6, #0]
 800e7ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e7d2:	6028      	str	r0, [r5, #0]
 800e7d4:	4638      	mov	r0, r7
 800e7d6:	b003      	add	sp, #12
 800e7d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e7e0:	e7d5      	b.n	800e78e <__d2b+0x1e>
 800e7e2:	6179      	str	r1, [r7, #20]
 800e7e4:	e7e7      	b.n	800e7b6 <__d2b+0x46>
 800e7e6:	a801      	add	r0, sp, #4
 800e7e8:	f7ff fd63 	bl	800e2b2 <__lo0bits>
 800e7ec:	9b01      	ldr	r3, [sp, #4]
 800e7ee:	617b      	str	r3, [r7, #20]
 800e7f0:	2101      	movs	r1, #1
 800e7f2:	6139      	str	r1, [r7, #16]
 800e7f4:	3020      	adds	r0, #32
 800e7f6:	e7e5      	b.n	800e7c4 <__d2b+0x54>
 800e7f8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e7fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e800:	6030      	str	r0, [r6, #0]
 800e802:	6918      	ldr	r0, [r3, #16]
 800e804:	f7ff fd36 	bl	800e274 <__hi0bits>
 800e808:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e80c:	e7e1      	b.n	800e7d2 <__d2b+0x62>

0800e80e <__ratio>:
 800e80e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e812:	4688      	mov	r8, r1
 800e814:	4669      	mov	r1, sp
 800e816:	4681      	mov	r9, r0
 800e818:	f7ff ff5c 	bl	800e6d4 <__b2d>
 800e81c:	a901      	add	r1, sp, #4
 800e81e:	4640      	mov	r0, r8
 800e820:	ec57 6b10 	vmov	r6, r7, d0
 800e824:	f7ff ff56 	bl	800e6d4 <__b2d>
 800e828:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e82c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e830:	eba3 0c02 	sub.w	ip, r3, r2
 800e834:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e838:	1a9b      	subs	r3, r3, r2
 800e83a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e83e:	ec5b ab10 	vmov	sl, fp, d0
 800e842:	2b00      	cmp	r3, #0
 800e844:	bfce      	itee	gt
 800e846:	463a      	movgt	r2, r7
 800e848:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e84c:	465a      	movle	r2, fp
 800e84e:	4659      	mov	r1, fp
 800e850:	463d      	mov	r5, r7
 800e852:	bfd4      	ite	le
 800e854:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800e858:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800e85c:	4630      	mov	r0, r6
 800e85e:	ee10 2a10 	vmov	r2, s0
 800e862:	460b      	mov	r3, r1
 800e864:	4629      	mov	r1, r5
 800e866:	f7f2 f811 	bl	800088c <__aeabi_ddiv>
 800e86a:	ec41 0b10 	vmov	d0, r0, r1
 800e86e:	b003      	add	sp, #12
 800e870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e874 <__copybits>:
 800e874:	3901      	subs	r1, #1
 800e876:	b510      	push	{r4, lr}
 800e878:	1149      	asrs	r1, r1, #5
 800e87a:	6914      	ldr	r4, [r2, #16]
 800e87c:	3101      	adds	r1, #1
 800e87e:	f102 0314 	add.w	r3, r2, #20
 800e882:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e886:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e88a:	42a3      	cmp	r3, r4
 800e88c:	4602      	mov	r2, r0
 800e88e:	d303      	bcc.n	800e898 <__copybits+0x24>
 800e890:	2300      	movs	r3, #0
 800e892:	428a      	cmp	r2, r1
 800e894:	d305      	bcc.n	800e8a2 <__copybits+0x2e>
 800e896:	bd10      	pop	{r4, pc}
 800e898:	f853 2b04 	ldr.w	r2, [r3], #4
 800e89c:	f840 2b04 	str.w	r2, [r0], #4
 800e8a0:	e7f3      	b.n	800e88a <__copybits+0x16>
 800e8a2:	f842 3b04 	str.w	r3, [r2], #4
 800e8a6:	e7f4      	b.n	800e892 <__copybits+0x1e>

0800e8a8 <__any_on>:
 800e8a8:	f100 0214 	add.w	r2, r0, #20
 800e8ac:	6900      	ldr	r0, [r0, #16]
 800e8ae:	114b      	asrs	r3, r1, #5
 800e8b0:	4298      	cmp	r0, r3
 800e8b2:	b510      	push	{r4, lr}
 800e8b4:	db11      	blt.n	800e8da <__any_on+0x32>
 800e8b6:	dd0a      	ble.n	800e8ce <__any_on+0x26>
 800e8b8:	f011 011f 	ands.w	r1, r1, #31
 800e8bc:	d007      	beq.n	800e8ce <__any_on+0x26>
 800e8be:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e8c2:	fa24 f001 	lsr.w	r0, r4, r1
 800e8c6:	fa00 f101 	lsl.w	r1, r0, r1
 800e8ca:	428c      	cmp	r4, r1
 800e8cc:	d10b      	bne.n	800e8e6 <__any_on+0x3e>
 800e8ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e8d2:	4293      	cmp	r3, r2
 800e8d4:	d803      	bhi.n	800e8de <__any_on+0x36>
 800e8d6:	2000      	movs	r0, #0
 800e8d8:	bd10      	pop	{r4, pc}
 800e8da:	4603      	mov	r3, r0
 800e8dc:	e7f7      	b.n	800e8ce <__any_on+0x26>
 800e8de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e8e2:	2900      	cmp	r1, #0
 800e8e4:	d0f5      	beq.n	800e8d2 <__any_on+0x2a>
 800e8e6:	2001      	movs	r0, #1
 800e8e8:	e7f6      	b.n	800e8d8 <__any_on+0x30>

0800e8ea <_calloc_r>:
 800e8ea:	b538      	push	{r3, r4, r5, lr}
 800e8ec:	fb02 f401 	mul.w	r4, r2, r1
 800e8f0:	4621      	mov	r1, r4
 800e8f2:	f000 f857 	bl	800e9a4 <_malloc_r>
 800e8f6:	4605      	mov	r5, r0
 800e8f8:	b118      	cbz	r0, 800e902 <_calloc_r+0x18>
 800e8fa:	4622      	mov	r2, r4
 800e8fc:	2100      	movs	r1, #0
 800e8fe:	f7fc fc26 	bl	800b14e <memset>
 800e902:	4628      	mov	r0, r5
 800e904:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e908 <_free_r>:
 800e908:	b538      	push	{r3, r4, r5, lr}
 800e90a:	4605      	mov	r5, r0
 800e90c:	2900      	cmp	r1, #0
 800e90e:	d045      	beq.n	800e99c <_free_r+0x94>
 800e910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e914:	1f0c      	subs	r4, r1, #4
 800e916:	2b00      	cmp	r3, #0
 800e918:	bfb8      	it	lt
 800e91a:	18e4      	addlt	r4, r4, r3
 800e91c:	f000 faa4 	bl	800ee68 <__malloc_lock>
 800e920:	4a1f      	ldr	r2, [pc, #124]	; (800e9a0 <_free_r+0x98>)
 800e922:	6813      	ldr	r3, [r2, #0]
 800e924:	4610      	mov	r0, r2
 800e926:	b933      	cbnz	r3, 800e936 <_free_r+0x2e>
 800e928:	6063      	str	r3, [r4, #4]
 800e92a:	6014      	str	r4, [r2, #0]
 800e92c:	4628      	mov	r0, r5
 800e92e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e932:	f000 ba9a 	b.w	800ee6a <__malloc_unlock>
 800e936:	42a3      	cmp	r3, r4
 800e938:	d90c      	bls.n	800e954 <_free_r+0x4c>
 800e93a:	6821      	ldr	r1, [r4, #0]
 800e93c:	1862      	adds	r2, r4, r1
 800e93e:	4293      	cmp	r3, r2
 800e940:	bf04      	itt	eq
 800e942:	681a      	ldreq	r2, [r3, #0]
 800e944:	685b      	ldreq	r3, [r3, #4]
 800e946:	6063      	str	r3, [r4, #4]
 800e948:	bf04      	itt	eq
 800e94a:	1852      	addeq	r2, r2, r1
 800e94c:	6022      	streq	r2, [r4, #0]
 800e94e:	6004      	str	r4, [r0, #0]
 800e950:	e7ec      	b.n	800e92c <_free_r+0x24>
 800e952:	4613      	mov	r3, r2
 800e954:	685a      	ldr	r2, [r3, #4]
 800e956:	b10a      	cbz	r2, 800e95c <_free_r+0x54>
 800e958:	42a2      	cmp	r2, r4
 800e95a:	d9fa      	bls.n	800e952 <_free_r+0x4a>
 800e95c:	6819      	ldr	r1, [r3, #0]
 800e95e:	1858      	adds	r0, r3, r1
 800e960:	42a0      	cmp	r0, r4
 800e962:	d10b      	bne.n	800e97c <_free_r+0x74>
 800e964:	6820      	ldr	r0, [r4, #0]
 800e966:	4401      	add	r1, r0
 800e968:	1858      	adds	r0, r3, r1
 800e96a:	4282      	cmp	r2, r0
 800e96c:	6019      	str	r1, [r3, #0]
 800e96e:	d1dd      	bne.n	800e92c <_free_r+0x24>
 800e970:	6810      	ldr	r0, [r2, #0]
 800e972:	6852      	ldr	r2, [r2, #4]
 800e974:	605a      	str	r2, [r3, #4]
 800e976:	4401      	add	r1, r0
 800e978:	6019      	str	r1, [r3, #0]
 800e97a:	e7d7      	b.n	800e92c <_free_r+0x24>
 800e97c:	d902      	bls.n	800e984 <_free_r+0x7c>
 800e97e:	230c      	movs	r3, #12
 800e980:	602b      	str	r3, [r5, #0]
 800e982:	e7d3      	b.n	800e92c <_free_r+0x24>
 800e984:	6820      	ldr	r0, [r4, #0]
 800e986:	1821      	adds	r1, r4, r0
 800e988:	428a      	cmp	r2, r1
 800e98a:	bf04      	itt	eq
 800e98c:	6811      	ldreq	r1, [r2, #0]
 800e98e:	6852      	ldreq	r2, [r2, #4]
 800e990:	6062      	str	r2, [r4, #4]
 800e992:	bf04      	itt	eq
 800e994:	1809      	addeq	r1, r1, r0
 800e996:	6021      	streq	r1, [r4, #0]
 800e998:	605c      	str	r4, [r3, #4]
 800e99a:	e7c7      	b.n	800e92c <_free_r+0x24>
 800e99c:	bd38      	pop	{r3, r4, r5, pc}
 800e99e:	bf00      	nop
 800e9a0:	20000240 	.word	0x20000240

0800e9a4 <_malloc_r>:
 800e9a4:	b570      	push	{r4, r5, r6, lr}
 800e9a6:	1ccd      	adds	r5, r1, #3
 800e9a8:	f025 0503 	bic.w	r5, r5, #3
 800e9ac:	3508      	adds	r5, #8
 800e9ae:	2d0c      	cmp	r5, #12
 800e9b0:	bf38      	it	cc
 800e9b2:	250c      	movcc	r5, #12
 800e9b4:	2d00      	cmp	r5, #0
 800e9b6:	4606      	mov	r6, r0
 800e9b8:	db01      	blt.n	800e9be <_malloc_r+0x1a>
 800e9ba:	42a9      	cmp	r1, r5
 800e9bc:	d903      	bls.n	800e9c6 <_malloc_r+0x22>
 800e9be:	230c      	movs	r3, #12
 800e9c0:	6033      	str	r3, [r6, #0]
 800e9c2:	2000      	movs	r0, #0
 800e9c4:	bd70      	pop	{r4, r5, r6, pc}
 800e9c6:	f000 fa4f 	bl	800ee68 <__malloc_lock>
 800e9ca:	4a21      	ldr	r2, [pc, #132]	; (800ea50 <_malloc_r+0xac>)
 800e9cc:	6814      	ldr	r4, [r2, #0]
 800e9ce:	4621      	mov	r1, r4
 800e9d0:	b991      	cbnz	r1, 800e9f8 <_malloc_r+0x54>
 800e9d2:	4c20      	ldr	r4, [pc, #128]	; (800ea54 <_malloc_r+0xb0>)
 800e9d4:	6823      	ldr	r3, [r4, #0]
 800e9d6:	b91b      	cbnz	r3, 800e9e0 <_malloc_r+0x3c>
 800e9d8:	4630      	mov	r0, r6
 800e9da:	f000 f97d 	bl	800ecd8 <_sbrk_r>
 800e9de:	6020      	str	r0, [r4, #0]
 800e9e0:	4629      	mov	r1, r5
 800e9e2:	4630      	mov	r0, r6
 800e9e4:	f000 f978 	bl	800ecd8 <_sbrk_r>
 800e9e8:	1c43      	adds	r3, r0, #1
 800e9ea:	d124      	bne.n	800ea36 <_malloc_r+0x92>
 800e9ec:	230c      	movs	r3, #12
 800e9ee:	6033      	str	r3, [r6, #0]
 800e9f0:	4630      	mov	r0, r6
 800e9f2:	f000 fa3a 	bl	800ee6a <__malloc_unlock>
 800e9f6:	e7e4      	b.n	800e9c2 <_malloc_r+0x1e>
 800e9f8:	680b      	ldr	r3, [r1, #0]
 800e9fa:	1b5b      	subs	r3, r3, r5
 800e9fc:	d418      	bmi.n	800ea30 <_malloc_r+0x8c>
 800e9fe:	2b0b      	cmp	r3, #11
 800ea00:	d90f      	bls.n	800ea22 <_malloc_r+0x7e>
 800ea02:	600b      	str	r3, [r1, #0]
 800ea04:	50cd      	str	r5, [r1, r3]
 800ea06:	18cc      	adds	r4, r1, r3
 800ea08:	4630      	mov	r0, r6
 800ea0a:	f000 fa2e 	bl	800ee6a <__malloc_unlock>
 800ea0e:	f104 000b 	add.w	r0, r4, #11
 800ea12:	1d23      	adds	r3, r4, #4
 800ea14:	f020 0007 	bic.w	r0, r0, #7
 800ea18:	1ac3      	subs	r3, r0, r3
 800ea1a:	d0d3      	beq.n	800e9c4 <_malloc_r+0x20>
 800ea1c:	425a      	negs	r2, r3
 800ea1e:	50e2      	str	r2, [r4, r3]
 800ea20:	e7d0      	b.n	800e9c4 <_malloc_r+0x20>
 800ea22:	428c      	cmp	r4, r1
 800ea24:	684b      	ldr	r3, [r1, #4]
 800ea26:	bf16      	itet	ne
 800ea28:	6063      	strne	r3, [r4, #4]
 800ea2a:	6013      	streq	r3, [r2, #0]
 800ea2c:	460c      	movne	r4, r1
 800ea2e:	e7eb      	b.n	800ea08 <_malloc_r+0x64>
 800ea30:	460c      	mov	r4, r1
 800ea32:	6849      	ldr	r1, [r1, #4]
 800ea34:	e7cc      	b.n	800e9d0 <_malloc_r+0x2c>
 800ea36:	1cc4      	adds	r4, r0, #3
 800ea38:	f024 0403 	bic.w	r4, r4, #3
 800ea3c:	42a0      	cmp	r0, r4
 800ea3e:	d005      	beq.n	800ea4c <_malloc_r+0xa8>
 800ea40:	1a21      	subs	r1, r4, r0
 800ea42:	4630      	mov	r0, r6
 800ea44:	f000 f948 	bl	800ecd8 <_sbrk_r>
 800ea48:	3001      	adds	r0, #1
 800ea4a:	d0cf      	beq.n	800e9ec <_malloc_r+0x48>
 800ea4c:	6025      	str	r5, [r4, #0]
 800ea4e:	e7db      	b.n	800ea08 <_malloc_r+0x64>
 800ea50:	20000240 	.word	0x20000240
 800ea54:	20000244 	.word	0x20000244

0800ea58 <__sfputc_r>:
 800ea58:	6893      	ldr	r3, [r2, #8]
 800ea5a:	3b01      	subs	r3, #1
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	b410      	push	{r4}
 800ea60:	6093      	str	r3, [r2, #8]
 800ea62:	da08      	bge.n	800ea76 <__sfputc_r+0x1e>
 800ea64:	6994      	ldr	r4, [r2, #24]
 800ea66:	42a3      	cmp	r3, r4
 800ea68:	db01      	blt.n	800ea6e <__sfputc_r+0x16>
 800ea6a:	290a      	cmp	r1, #10
 800ea6c:	d103      	bne.n	800ea76 <__sfputc_r+0x1e>
 800ea6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea72:	f7fd bf03 	b.w	800c87c <__swbuf_r>
 800ea76:	6813      	ldr	r3, [r2, #0]
 800ea78:	1c58      	adds	r0, r3, #1
 800ea7a:	6010      	str	r0, [r2, #0]
 800ea7c:	7019      	strb	r1, [r3, #0]
 800ea7e:	4608      	mov	r0, r1
 800ea80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea84:	4770      	bx	lr

0800ea86 <__sfputs_r>:
 800ea86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea88:	4606      	mov	r6, r0
 800ea8a:	460f      	mov	r7, r1
 800ea8c:	4614      	mov	r4, r2
 800ea8e:	18d5      	adds	r5, r2, r3
 800ea90:	42ac      	cmp	r4, r5
 800ea92:	d101      	bne.n	800ea98 <__sfputs_r+0x12>
 800ea94:	2000      	movs	r0, #0
 800ea96:	e007      	b.n	800eaa8 <__sfputs_r+0x22>
 800ea98:	463a      	mov	r2, r7
 800ea9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea9e:	4630      	mov	r0, r6
 800eaa0:	f7ff ffda 	bl	800ea58 <__sfputc_r>
 800eaa4:	1c43      	adds	r3, r0, #1
 800eaa6:	d1f3      	bne.n	800ea90 <__sfputs_r+0xa>
 800eaa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eaac <_vfiprintf_r>:
 800eaac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eab0:	460c      	mov	r4, r1
 800eab2:	b09d      	sub	sp, #116	; 0x74
 800eab4:	4617      	mov	r7, r2
 800eab6:	461d      	mov	r5, r3
 800eab8:	4606      	mov	r6, r0
 800eaba:	b118      	cbz	r0, 800eac4 <_vfiprintf_r+0x18>
 800eabc:	6983      	ldr	r3, [r0, #24]
 800eabe:	b90b      	cbnz	r3, 800eac4 <_vfiprintf_r+0x18>
 800eac0:	f7fe fed2 	bl	800d868 <__sinit>
 800eac4:	4b7c      	ldr	r3, [pc, #496]	; (800ecb8 <_vfiprintf_r+0x20c>)
 800eac6:	429c      	cmp	r4, r3
 800eac8:	d158      	bne.n	800eb7c <_vfiprintf_r+0xd0>
 800eaca:	6874      	ldr	r4, [r6, #4]
 800eacc:	89a3      	ldrh	r3, [r4, #12]
 800eace:	0718      	lsls	r0, r3, #28
 800ead0:	d55e      	bpl.n	800eb90 <_vfiprintf_r+0xe4>
 800ead2:	6923      	ldr	r3, [r4, #16]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d05b      	beq.n	800eb90 <_vfiprintf_r+0xe4>
 800ead8:	2300      	movs	r3, #0
 800eada:	9309      	str	r3, [sp, #36]	; 0x24
 800eadc:	2320      	movs	r3, #32
 800eade:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eae2:	2330      	movs	r3, #48	; 0x30
 800eae4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eae8:	9503      	str	r5, [sp, #12]
 800eaea:	f04f 0b01 	mov.w	fp, #1
 800eaee:	46b8      	mov	r8, r7
 800eaf0:	4645      	mov	r5, r8
 800eaf2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800eaf6:	b10b      	cbz	r3, 800eafc <_vfiprintf_r+0x50>
 800eaf8:	2b25      	cmp	r3, #37	; 0x25
 800eafa:	d154      	bne.n	800eba6 <_vfiprintf_r+0xfa>
 800eafc:	ebb8 0a07 	subs.w	sl, r8, r7
 800eb00:	d00b      	beq.n	800eb1a <_vfiprintf_r+0x6e>
 800eb02:	4653      	mov	r3, sl
 800eb04:	463a      	mov	r2, r7
 800eb06:	4621      	mov	r1, r4
 800eb08:	4630      	mov	r0, r6
 800eb0a:	f7ff ffbc 	bl	800ea86 <__sfputs_r>
 800eb0e:	3001      	adds	r0, #1
 800eb10:	f000 80c2 	beq.w	800ec98 <_vfiprintf_r+0x1ec>
 800eb14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb16:	4453      	add	r3, sl
 800eb18:	9309      	str	r3, [sp, #36]	; 0x24
 800eb1a:	f898 3000 	ldrb.w	r3, [r8]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	f000 80ba 	beq.w	800ec98 <_vfiprintf_r+0x1ec>
 800eb24:	2300      	movs	r3, #0
 800eb26:	f04f 32ff 	mov.w	r2, #4294967295
 800eb2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb2e:	9304      	str	r3, [sp, #16]
 800eb30:	9307      	str	r3, [sp, #28]
 800eb32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eb36:	931a      	str	r3, [sp, #104]	; 0x68
 800eb38:	46a8      	mov	r8, r5
 800eb3a:	2205      	movs	r2, #5
 800eb3c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800eb40:	485e      	ldr	r0, [pc, #376]	; (800ecbc <_vfiprintf_r+0x210>)
 800eb42:	f7f1 fb6d 	bl	8000220 <memchr>
 800eb46:	9b04      	ldr	r3, [sp, #16]
 800eb48:	bb78      	cbnz	r0, 800ebaa <_vfiprintf_r+0xfe>
 800eb4a:	06d9      	lsls	r1, r3, #27
 800eb4c:	bf44      	itt	mi
 800eb4e:	2220      	movmi	r2, #32
 800eb50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800eb54:	071a      	lsls	r2, r3, #28
 800eb56:	bf44      	itt	mi
 800eb58:	222b      	movmi	r2, #43	; 0x2b
 800eb5a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800eb5e:	782a      	ldrb	r2, [r5, #0]
 800eb60:	2a2a      	cmp	r2, #42	; 0x2a
 800eb62:	d02a      	beq.n	800ebba <_vfiprintf_r+0x10e>
 800eb64:	9a07      	ldr	r2, [sp, #28]
 800eb66:	46a8      	mov	r8, r5
 800eb68:	2000      	movs	r0, #0
 800eb6a:	250a      	movs	r5, #10
 800eb6c:	4641      	mov	r1, r8
 800eb6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb72:	3b30      	subs	r3, #48	; 0x30
 800eb74:	2b09      	cmp	r3, #9
 800eb76:	d969      	bls.n	800ec4c <_vfiprintf_r+0x1a0>
 800eb78:	b360      	cbz	r0, 800ebd4 <_vfiprintf_r+0x128>
 800eb7a:	e024      	b.n	800ebc6 <_vfiprintf_r+0x11a>
 800eb7c:	4b50      	ldr	r3, [pc, #320]	; (800ecc0 <_vfiprintf_r+0x214>)
 800eb7e:	429c      	cmp	r4, r3
 800eb80:	d101      	bne.n	800eb86 <_vfiprintf_r+0xda>
 800eb82:	68b4      	ldr	r4, [r6, #8]
 800eb84:	e7a2      	b.n	800eacc <_vfiprintf_r+0x20>
 800eb86:	4b4f      	ldr	r3, [pc, #316]	; (800ecc4 <_vfiprintf_r+0x218>)
 800eb88:	429c      	cmp	r4, r3
 800eb8a:	bf08      	it	eq
 800eb8c:	68f4      	ldreq	r4, [r6, #12]
 800eb8e:	e79d      	b.n	800eacc <_vfiprintf_r+0x20>
 800eb90:	4621      	mov	r1, r4
 800eb92:	4630      	mov	r0, r6
 800eb94:	f7fd fec4 	bl	800c920 <__swsetup_r>
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d09d      	beq.n	800ead8 <_vfiprintf_r+0x2c>
 800eb9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eba0:	b01d      	add	sp, #116	; 0x74
 800eba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eba6:	46a8      	mov	r8, r5
 800eba8:	e7a2      	b.n	800eaf0 <_vfiprintf_r+0x44>
 800ebaa:	4a44      	ldr	r2, [pc, #272]	; (800ecbc <_vfiprintf_r+0x210>)
 800ebac:	1a80      	subs	r0, r0, r2
 800ebae:	fa0b f000 	lsl.w	r0, fp, r0
 800ebb2:	4318      	orrs	r0, r3
 800ebb4:	9004      	str	r0, [sp, #16]
 800ebb6:	4645      	mov	r5, r8
 800ebb8:	e7be      	b.n	800eb38 <_vfiprintf_r+0x8c>
 800ebba:	9a03      	ldr	r2, [sp, #12]
 800ebbc:	1d11      	adds	r1, r2, #4
 800ebbe:	6812      	ldr	r2, [r2, #0]
 800ebc0:	9103      	str	r1, [sp, #12]
 800ebc2:	2a00      	cmp	r2, #0
 800ebc4:	db01      	blt.n	800ebca <_vfiprintf_r+0x11e>
 800ebc6:	9207      	str	r2, [sp, #28]
 800ebc8:	e004      	b.n	800ebd4 <_vfiprintf_r+0x128>
 800ebca:	4252      	negs	r2, r2
 800ebcc:	f043 0302 	orr.w	r3, r3, #2
 800ebd0:	9207      	str	r2, [sp, #28]
 800ebd2:	9304      	str	r3, [sp, #16]
 800ebd4:	f898 3000 	ldrb.w	r3, [r8]
 800ebd8:	2b2e      	cmp	r3, #46	; 0x2e
 800ebda:	d10e      	bne.n	800ebfa <_vfiprintf_r+0x14e>
 800ebdc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ebe0:	2b2a      	cmp	r3, #42	; 0x2a
 800ebe2:	d138      	bne.n	800ec56 <_vfiprintf_r+0x1aa>
 800ebe4:	9b03      	ldr	r3, [sp, #12]
 800ebe6:	1d1a      	adds	r2, r3, #4
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	9203      	str	r2, [sp, #12]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	bfb8      	it	lt
 800ebf0:	f04f 33ff 	movlt.w	r3, #4294967295
 800ebf4:	f108 0802 	add.w	r8, r8, #2
 800ebf8:	9305      	str	r3, [sp, #20]
 800ebfa:	4d33      	ldr	r5, [pc, #204]	; (800ecc8 <_vfiprintf_r+0x21c>)
 800ebfc:	f898 1000 	ldrb.w	r1, [r8]
 800ec00:	2203      	movs	r2, #3
 800ec02:	4628      	mov	r0, r5
 800ec04:	f7f1 fb0c 	bl	8000220 <memchr>
 800ec08:	b140      	cbz	r0, 800ec1c <_vfiprintf_r+0x170>
 800ec0a:	2340      	movs	r3, #64	; 0x40
 800ec0c:	1b40      	subs	r0, r0, r5
 800ec0e:	fa03 f000 	lsl.w	r0, r3, r0
 800ec12:	9b04      	ldr	r3, [sp, #16]
 800ec14:	4303      	orrs	r3, r0
 800ec16:	f108 0801 	add.w	r8, r8, #1
 800ec1a:	9304      	str	r3, [sp, #16]
 800ec1c:	f898 1000 	ldrb.w	r1, [r8]
 800ec20:	482a      	ldr	r0, [pc, #168]	; (800eccc <_vfiprintf_r+0x220>)
 800ec22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ec26:	2206      	movs	r2, #6
 800ec28:	f108 0701 	add.w	r7, r8, #1
 800ec2c:	f7f1 faf8 	bl	8000220 <memchr>
 800ec30:	2800      	cmp	r0, #0
 800ec32:	d037      	beq.n	800eca4 <_vfiprintf_r+0x1f8>
 800ec34:	4b26      	ldr	r3, [pc, #152]	; (800ecd0 <_vfiprintf_r+0x224>)
 800ec36:	bb1b      	cbnz	r3, 800ec80 <_vfiprintf_r+0x1d4>
 800ec38:	9b03      	ldr	r3, [sp, #12]
 800ec3a:	3307      	adds	r3, #7
 800ec3c:	f023 0307 	bic.w	r3, r3, #7
 800ec40:	3308      	adds	r3, #8
 800ec42:	9303      	str	r3, [sp, #12]
 800ec44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec46:	444b      	add	r3, r9
 800ec48:	9309      	str	r3, [sp, #36]	; 0x24
 800ec4a:	e750      	b.n	800eaee <_vfiprintf_r+0x42>
 800ec4c:	fb05 3202 	mla	r2, r5, r2, r3
 800ec50:	2001      	movs	r0, #1
 800ec52:	4688      	mov	r8, r1
 800ec54:	e78a      	b.n	800eb6c <_vfiprintf_r+0xc0>
 800ec56:	2300      	movs	r3, #0
 800ec58:	f108 0801 	add.w	r8, r8, #1
 800ec5c:	9305      	str	r3, [sp, #20]
 800ec5e:	4619      	mov	r1, r3
 800ec60:	250a      	movs	r5, #10
 800ec62:	4640      	mov	r0, r8
 800ec64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec68:	3a30      	subs	r2, #48	; 0x30
 800ec6a:	2a09      	cmp	r2, #9
 800ec6c:	d903      	bls.n	800ec76 <_vfiprintf_r+0x1ca>
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d0c3      	beq.n	800ebfa <_vfiprintf_r+0x14e>
 800ec72:	9105      	str	r1, [sp, #20]
 800ec74:	e7c1      	b.n	800ebfa <_vfiprintf_r+0x14e>
 800ec76:	fb05 2101 	mla	r1, r5, r1, r2
 800ec7a:	2301      	movs	r3, #1
 800ec7c:	4680      	mov	r8, r0
 800ec7e:	e7f0      	b.n	800ec62 <_vfiprintf_r+0x1b6>
 800ec80:	ab03      	add	r3, sp, #12
 800ec82:	9300      	str	r3, [sp, #0]
 800ec84:	4622      	mov	r2, r4
 800ec86:	4b13      	ldr	r3, [pc, #76]	; (800ecd4 <_vfiprintf_r+0x228>)
 800ec88:	a904      	add	r1, sp, #16
 800ec8a:	4630      	mov	r0, r6
 800ec8c:	f7fc fafc 	bl	800b288 <_printf_float>
 800ec90:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ec94:	4681      	mov	r9, r0
 800ec96:	d1d5      	bne.n	800ec44 <_vfiprintf_r+0x198>
 800ec98:	89a3      	ldrh	r3, [r4, #12]
 800ec9a:	065b      	lsls	r3, r3, #25
 800ec9c:	f53f af7e 	bmi.w	800eb9c <_vfiprintf_r+0xf0>
 800eca0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eca2:	e77d      	b.n	800eba0 <_vfiprintf_r+0xf4>
 800eca4:	ab03      	add	r3, sp, #12
 800eca6:	9300      	str	r3, [sp, #0]
 800eca8:	4622      	mov	r2, r4
 800ecaa:	4b0a      	ldr	r3, [pc, #40]	; (800ecd4 <_vfiprintf_r+0x228>)
 800ecac:	a904      	add	r1, sp, #16
 800ecae:	4630      	mov	r0, r6
 800ecb0:	f7fc fda0 	bl	800b7f4 <_printf_i>
 800ecb4:	e7ec      	b.n	800ec90 <_vfiprintf_r+0x1e4>
 800ecb6:	bf00      	nop
 800ecb8:	0800f9f8 	.word	0x0800f9f8
 800ecbc:	0800fb44 	.word	0x0800fb44
 800ecc0:	0800fa18 	.word	0x0800fa18
 800ecc4:	0800f9d8 	.word	0x0800f9d8
 800ecc8:	0800fb4a 	.word	0x0800fb4a
 800eccc:	0800fb4e 	.word	0x0800fb4e
 800ecd0:	0800b289 	.word	0x0800b289
 800ecd4:	0800ea87 	.word	0x0800ea87

0800ecd8 <_sbrk_r>:
 800ecd8:	b538      	push	{r3, r4, r5, lr}
 800ecda:	4c06      	ldr	r4, [pc, #24]	; (800ecf4 <_sbrk_r+0x1c>)
 800ecdc:	2300      	movs	r3, #0
 800ecde:	4605      	mov	r5, r0
 800ece0:	4608      	mov	r0, r1
 800ece2:	6023      	str	r3, [r4, #0]
 800ece4:	f7f6 f9ce 	bl	8005084 <_sbrk>
 800ece8:	1c43      	adds	r3, r0, #1
 800ecea:	d102      	bne.n	800ecf2 <_sbrk_r+0x1a>
 800ecec:	6823      	ldr	r3, [r4, #0]
 800ecee:	b103      	cbz	r3, 800ecf2 <_sbrk_r+0x1a>
 800ecf0:	602b      	str	r3, [r5, #0]
 800ecf2:	bd38      	pop	{r3, r4, r5, pc}
 800ecf4:	20009244 	.word	0x20009244

0800ecf8 <__sread>:
 800ecf8:	b510      	push	{r4, lr}
 800ecfa:	460c      	mov	r4, r1
 800ecfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed00:	f000 f8b4 	bl	800ee6c <_read_r>
 800ed04:	2800      	cmp	r0, #0
 800ed06:	bfab      	itete	ge
 800ed08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ed0a:	89a3      	ldrhlt	r3, [r4, #12]
 800ed0c:	181b      	addge	r3, r3, r0
 800ed0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ed12:	bfac      	ite	ge
 800ed14:	6563      	strge	r3, [r4, #84]	; 0x54
 800ed16:	81a3      	strhlt	r3, [r4, #12]
 800ed18:	bd10      	pop	{r4, pc}

0800ed1a <__swrite>:
 800ed1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed1e:	461f      	mov	r7, r3
 800ed20:	898b      	ldrh	r3, [r1, #12]
 800ed22:	05db      	lsls	r3, r3, #23
 800ed24:	4605      	mov	r5, r0
 800ed26:	460c      	mov	r4, r1
 800ed28:	4616      	mov	r6, r2
 800ed2a:	d505      	bpl.n	800ed38 <__swrite+0x1e>
 800ed2c:	2302      	movs	r3, #2
 800ed2e:	2200      	movs	r2, #0
 800ed30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed34:	f000 f886 	bl	800ee44 <_lseek_r>
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ed42:	81a3      	strh	r3, [r4, #12]
 800ed44:	4632      	mov	r2, r6
 800ed46:	463b      	mov	r3, r7
 800ed48:	4628      	mov	r0, r5
 800ed4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed4e:	f000 b835 	b.w	800edbc <_write_r>

0800ed52 <__sseek>:
 800ed52:	b510      	push	{r4, lr}
 800ed54:	460c      	mov	r4, r1
 800ed56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed5a:	f000 f873 	bl	800ee44 <_lseek_r>
 800ed5e:	1c43      	adds	r3, r0, #1
 800ed60:	89a3      	ldrh	r3, [r4, #12]
 800ed62:	bf15      	itete	ne
 800ed64:	6560      	strne	r0, [r4, #84]	; 0x54
 800ed66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ed6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ed6e:	81a3      	strheq	r3, [r4, #12]
 800ed70:	bf18      	it	ne
 800ed72:	81a3      	strhne	r3, [r4, #12]
 800ed74:	bd10      	pop	{r4, pc}

0800ed76 <__sclose>:
 800ed76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed7a:	f000 b831 	b.w	800ede0 <_close_r>

0800ed7e <strncmp>:
 800ed7e:	b510      	push	{r4, lr}
 800ed80:	b16a      	cbz	r2, 800ed9e <strncmp+0x20>
 800ed82:	3901      	subs	r1, #1
 800ed84:	1884      	adds	r4, r0, r2
 800ed86:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ed8a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ed8e:	4293      	cmp	r3, r2
 800ed90:	d103      	bne.n	800ed9a <strncmp+0x1c>
 800ed92:	42a0      	cmp	r0, r4
 800ed94:	d001      	beq.n	800ed9a <strncmp+0x1c>
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d1f5      	bne.n	800ed86 <strncmp+0x8>
 800ed9a:	1a98      	subs	r0, r3, r2
 800ed9c:	bd10      	pop	{r4, pc}
 800ed9e:	4610      	mov	r0, r2
 800eda0:	e7fc      	b.n	800ed9c <strncmp+0x1e>

0800eda2 <__ascii_wctomb>:
 800eda2:	b149      	cbz	r1, 800edb8 <__ascii_wctomb+0x16>
 800eda4:	2aff      	cmp	r2, #255	; 0xff
 800eda6:	bf85      	ittet	hi
 800eda8:	238a      	movhi	r3, #138	; 0x8a
 800edaa:	6003      	strhi	r3, [r0, #0]
 800edac:	700a      	strbls	r2, [r1, #0]
 800edae:	f04f 30ff 	movhi.w	r0, #4294967295
 800edb2:	bf98      	it	ls
 800edb4:	2001      	movls	r0, #1
 800edb6:	4770      	bx	lr
 800edb8:	4608      	mov	r0, r1
 800edba:	4770      	bx	lr

0800edbc <_write_r>:
 800edbc:	b538      	push	{r3, r4, r5, lr}
 800edbe:	4c07      	ldr	r4, [pc, #28]	; (800eddc <_write_r+0x20>)
 800edc0:	4605      	mov	r5, r0
 800edc2:	4608      	mov	r0, r1
 800edc4:	4611      	mov	r1, r2
 800edc6:	2200      	movs	r2, #0
 800edc8:	6022      	str	r2, [r4, #0]
 800edca:	461a      	mov	r2, r3
 800edcc:	f7f6 f909 	bl	8004fe2 <_write>
 800edd0:	1c43      	adds	r3, r0, #1
 800edd2:	d102      	bne.n	800edda <_write_r+0x1e>
 800edd4:	6823      	ldr	r3, [r4, #0]
 800edd6:	b103      	cbz	r3, 800edda <_write_r+0x1e>
 800edd8:	602b      	str	r3, [r5, #0]
 800edda:	bd38      	pop	{r3, r4, r5, pc}
 800eddc:	20009244 	.word	0x20009244

0800ede0 <_close_r>:
 800ede0:	b538      	push	{r3, r4, r5, lr}
 800ede2:	4c06      	ldr	r4, [pc, #24]	; (800edfc <_close_r+0x1c>)
 800ede4:	2300      	movs	r3, #0
 800ede6:	4605      	mov	r5, r0
 800ede8:	4608      	mov	r0, r1
 800edea:	6023      	str	r3, [r4, #0]
 800edec:	f7f6 f915 	bl	800501a <_close>
 800edf0:	1c43      	adds	r3, r0, #1
 800edf2:	d102      	bne.n	800edfa <_close_r+0x1a>
 800edf4:	6823      	ldr	r3, [r4, #0]
 800edf6:	b103      	cbz	r3, 800edfa <_close_r+0x1a>
 800edf8:	602b      	str	r3, [r5, #0]
 800edfa:	bd38      	pop	{r3, r4, r5, pc}
 800edfc:	20009244 	.word	0x20009244

0800ee00 <_fstat_r>:
 800ee00:	b538      	push	{r3, r4, r5, lr}
 800ee02:	4c07      	ldr	r4, [pc, #28]	; (800ee20 <_fstat_r+0x20>)
 800ee04:	2300      	movs	r3, #0
 800ee06:	4605      	mov	r5, r0
 800ee08:	4608      	mov	r0, r1
 800ee0a:	4611      	mov	r1, r2
 800ee0c:	6023      	str	r3, [r4, #0]
 800ee0e:	f7f6 f910 	bl	8005032 <_fstat>
 800ee12:	1c43      	adds	r3, r0, #1
 800ee14:	d102      	bne.n	800ee1c <_fstat_r+0x1c>
 800ee16:	6823      	ldr	r3, [r4, #0]
 800ee18:	b103      	cbz	r3, 800ee1c <_fstat_r+0x1c>
 800ee1a:	602b      	str	r3, [r5, #0]
 800ee1c:	bd38      	pop	{r3, r4, r5, pc}
 800ee1e:	bf00      	nop
 800ee20:	20009244 	.word	0x20009244

0800ee24 <_isatty_r>:
 800ee24:	b538      	push	{r3, r4, r5, lr}
 800ee26:	4c06      	ldr	r4, [pc, #24]	; (800ee40 <_isatty_r+0x1c>)
 800ee28:	2300      	movs	r3, #0
 800ee2a:	4605      	mov	r5, r0
 800ee2c:	4608      	mov	r0, r1
 800ee2e:	6023      	str	r3, [r4, #0]
 800ee30:	f7f6 f90f 	bl	8005052 <_isatty>
 800ee34:	1c43      	adds	r3, r0, #1
 800ee36:	d102      	bne.n	800ee3e <_isatty_r+0x1a>
 800ee38:	6823      	ldr	r3, [r4, #0]
 800ee3a:	b103      	cbz	r3, 800ee3e <_isatty_r+0x1a>
 800ee3c:	602b      	str	r3, [r5, #0]
 800ee3e:	bd38      	pop	{r3, r4, r5, pc}
 800ee40:	20009244 	.word	0x20009244

0800ee44 <_lseek_r>:
 800ee44:	b538      	push	{r3, r4, r5, lr}
 800ee46:	4c07      	ldr	r4, [pc, #28]	; (800ee64 <_lseek_r+0x20>)
 800ee48:	4605      	mov	r5, r0
 800ee4a:	4608      	mov	r0, r1
 800ee4c:	4611      	mov	r1, r2
 800ee4e:	2200      	movs	r2, #0
 800ee50:	6022      	str	r2, [r4, #0]
 800ee52:	461a      	mov	r2, r3
 800ee54:	f7f6 f908 	bl	8005068 <_lseek>
 800ee58:	1c43      	adds	r3, r0, #1
 800ee5a:	d102      	bne.n	800ee62 <_lseek_r+0x1e>
 800ee5c:	6823      	ldr	r3, [r4, #0]
 800ee5e:	b103      	cbz	r3, 800ee62 <_lseek_r+0x1e>
 800ee60:	602b      	str	r3, [r5, #0]
 800ee62:	bd38      	pop	{r3, r4, r5, pc}
 800ee64:	20009244 	.word	0x20009244

0800ee68 <__malloc_lock>:
 800ee68:	4770      	bx	lr

0800ee6a <__malloc_unlock>:
 800ee6a:	4770      	bx	lr

0800ee6c <_read_r>:
 800ee6c:	b538      	push	{r3, r4, r5, lr}
 800ee6e:	4c07      	ldr	r4, [pc, #28]	; (800ee8c <_read_r+0x20>)
 800ee70:	4605      	mov	r5, r0
 800ee72:	4608      	mov	r0, r1
 800ee74:	4611      	mov	r1, r2
 800ee76:	2200      	movs	r2, #0
 800ee78:	6022      	str	r2, [r4, #0]
 800ee7a:	461a      	mov	r2, r3
 800ee7c:	f7f6 f894 	bl	8004fa8 <_read>
 800ee80:	1c43      	adds	r3, r0, #1
 800ee82:	d102      	bne.n	800ee8a <_read_r+0x1e>
 800ee84:	6823      	ldr	r3, [r4, #0]
 800ee86:	b103      	cbz	r3, 800ee8a <_read_r+0x1e>
 800ee88:	602b      	str	r3, [r5, #0]
 800ee8a:	bd38      	pop	{r3, r4, r5, pc}
 800ee8c:	20009244 	.word	0x20009244

0800ee90 <_init>:
 800ee90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee92:	bf00      	nop
 800ee94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee96:	bc08      	pop	{r3}
 800ee98:	469e      	mov	lr, r3
 800ee9a:	4770      	bx	lr

0800ee9c <_fini>:
 800ee9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee9e:	bf00      	nop
 800eea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eea2:	bc08      	pop	{r3}
 800eea4:	469e      	mov	lr, r3
 800eea6:	4770      	bx	lr
