Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 13 17:01:39 2023
| Host         : DESKTOP-VKUU8KF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nanoprocessor_control_sets_placed.rpt
| Design       : Nanoprocessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            2 |
|      4 |            5 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------+----------------------------------------------+------------------+----------------+
|                Clock Signal               |        Enable Signal        |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------+----------------------------------------------+------------------+----------------+
|  Instruction_Decoder_0/Load_Select_reg/G0 |                             |                                              |                1 |              1 |
|  Real_clk_IBUF_BUFG                       | LUT_16_7_0/data[6]_i_1_n_0  | LUT_16_7_0/Anode[2]_i_1_n_0                  |                1 |              1 |
|  Real_clk_IBUF_BUFG                       | LUT_16_7_0/data[6]_i_1_n_0  | LUT_16_7_0/data1_inferred__1/i__carry__2_n_0 |                1 |              1 |
|  Real_clk_IBUF_BUFG                       | LUT_16_7_0/data[6]_i_1_n_0  | LUT_16_7_0/data_reg[6]_i_3_n_0               |                1 |              1 |
|  Program_Counter_0/Output_reg[2]_1[0]     |                             |                                              |                1 |              3 |
|  Slow_Clk_0/CLK                           |                             |                                              |                1 |              3 |
| ~Program_Counter_0/Output_reg[2]_0[0]     |                             |                                              |                1 |              4 |
|  Slow_Clk_0/CLK                           | Program_Counter_0/RegSel[2] | Reset_IBUF                                   |                1 |              4 |
|  Slow_Clk_0/CLK                           | Program_Counter_0/RegSel[1] | Reset_IBUF                                   |                1 |              4 |
|  Slow_Clk_0/CLK                           | Program_Counter_0/RegSel[0] | Reset_IBUF                                   |                1 |              4 |
|  Slow_Clk_0/CLK                           | Program_Counter_0/RegSel[3] | Reset_IBUF                                   |                1 |              4 |
|  Program_Counter_0/Q_reg[2][0]            |                             |                                              |                3 |              7 |
|  Real_clk_IBUF_BUFG                       | LUT_16_7_0/data[6]_i_1_n_0  |                                              |                2 |              8 |
|  Real_clk_IBUF_BUFG                       |                             |                                              |               11 |             31 |
|  Real_clk_IBUF_BUFG                       |                             | Slow_Clk_0/count[31]_i_1_n_0                 |                8 |             31 |
|  Real_clk_IBUF_BUFG                       |                             | LUT_16_7_0/clear                             |                8 |             32 |
+-------------------------------------------+-----------------------------+----------------------------------------------+------------------+----------------+


