// Seed: 2129739063
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = id_1;
  parameter id_3 = -1 & 1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output logic id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input wand id_8,
    output supply1 id_9
);
  logic id_11 = id_5;
  always_comb if (-1 == 1 - 1) id_4 <= 1;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
