# vsim work.top "+UVM_TESTNAME=phases_test" "+UVM_VERBOSITY=UVM_HIGH" -l run.log 
# Start time: 11:41:36 on Oct 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test phases_test...
# UVM_INFO phases_test.sv(15) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO environment.sv(14) @ 0: uvm_test_top.env_h [env_h] MESSAGE IS FROM ENVIRONMENT BUILD PHASE WITH NONE
# UVM_INFO agent.sv(17) @ 0: uvm_test_top.env_h.agt_h1 [AGENT] MESSAGE IS FROM BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(10) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(11) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH LOW
# UVM_INFO mem_driver.sv(12) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(10) @ 0: uvm_test_top.env_h.agt_h1.mon_h [monitor] message is from monitor build phase with none
# UVM_INFO monitor.sv(11) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH NONE
# UVM_INFO monitor.sv(12) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH LOW
# UVM_INFO monitor.sv(13) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(14) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH HIGH
# UVM_INFO agent_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 BUILD_PHASE
# UVM_INFO monitor_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(12) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(13) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(14) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO agent.sv(23) @ 0: uvm_test_top.env_h.agt_h1 [AGENT] MESSAGE IS FROM AGENT CONNECT PHASE WITH MEDIUM
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               phases_test             -     @466 
#   env_h                    environment             -     @473 
#     agt_h1                 agent                   -     @480 
#       drv_h                mem_driver              -     @494 
#         rsp_port           uvm_analysis_port       -     @509 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       mon_h                monitor                 -     @626 
#       sqr_h                mem_sequencer           -     @517 
#         rsp_export         uvm_analysis_export     -     @524 
#         seq_item_export    uvm_seq_item_pull_imp   -     @618 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     agt_h_1                agent_1                 -     @487 
#       mon_h_1              monitor_1               -     @638 
# --------------------------------------------------------------
# 
# UVM_INFO environment.sv(19) @ 0: uvm_test_top.env_h [uvm_test_top.env_h] END OF ELABORATION
# UVM_INFO environment.sv(20) @ 0: uvm_test_top.env_h [ENVIRONMENT] ENVIRONMENT FUNCTION
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
#### Factory Configuration (*)
# 
# No instance overrides are registered with this factory
# 
# Type Overrides:
# 
#   Requested Type      Override Type     
#   ------------------  ------------------
#   sequence_item       new_sequence_item1
#   new_sequence_item1  new_sequence_item2
# 
# All types registered with the factory: 51 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   agent
#   agent_1
#   environment
#   mem_driver
#   mem_sequence
#   mem_sequencer
#   monitor
#   monitor_1
#   new_agent
#   new_sequence_item1
#   new_sequence_item2
#   phases_test
#   questa_uvm_recorder
#   sequence_item
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO phases_test.sv(27) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO agent_1.sv(15) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(16) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(17) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(18) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO mem_sequence.sv(13) @ 0: uvm_test_top.env_h.agt_h1.sqr_h@@seq_h [uvm_test_top.env_h.agt_h1.sqr_h.seq_h] sequence_print
# ----------------------------------------------------------------------------------------------
# Name                           Type                Size  Value                                
# ----------------------------------------------------------------------------------------------
# req                            new_sequence_item2  -     @652                                 
#   addr                         integral            4     'd3                                  
#   data                         integral            4     'd6                                  
#   wr_rd                        integral            4     'd0                                  
#   error_1                      integral            4     'h9                                  
#   error_2                      integral            5     'h9                                  
#   error_3                      integral            4     'hf                                  
#   error_4                      integral            5     'h1a                                 
#   begin_time                   time                64    0                                    
#   depth                        int                 32    'd2                                  
#   parent sequence (name)       string              5     seq_h                                
#   parent sequence (full name)  string              37    uvm_test_top.env_h.agt_h1.sqr_h.seq_h
#   sequencer                    string              31    uvm_test_top.env_h.agt_h1.sqr_h      
# ----------------------------------------------------------------------------------------------
# UVM_INFO mem_driver.sv(22) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH NONE
# UVM_INFO mem_driver.sv(23) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH LOW
# UVM_INFO mem_driver.sv(24) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH MEDIUM
# UVM_INFO mem_driver.sv(25) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH HIGH
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   35
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGENT]     2
# [AGENT_1]     5
# [DRIVER]     7
# [ENVIRONMENT]     1
# [MONITOR]     4
# [MONITOR_1]     4
# [Questa UVM]     3
# [RNTST]     1
# [TEST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [env_h]     1
# [monitor]     1
# [phases_test]     1
# [uvm_test_top.env_h]     1
# [uvm_test_top.env_h.agt_h1.sqr_h.seq_h]     1
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 60  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:49:31 on Oct 04,2024
# vlog -reportprogress 300 top.sv 
# ** Note: (vlog-2286) top.sv(2): Using implicit +incdir+C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:49:31 on Oct 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:34 on Oct 04,2024, Elapsed time: 0:07:58
# Errors: 0, Warnings: 0
# vsim work.top "+UVM_TESTNAME=phases_test" "+UVM_VERBOSITY=UVM_HIGH" -l run.log 
# Start time: 11:49:34 on Oct 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test phases_test...
# UVM_INFO phases_test.sv(15) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO environment.sv(14) @ 0: uvm_test_top.env_h [env_h] MESSAGE IS FROM ENVIRONMENT BUILD PHASE WITH NONE
# UVM_INFO agent.sv(17) @ 0: uvm_test_top.env_h.agt_h1 [AGENT] MESSAGE IS FROM BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(10) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(11) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH LOW
# UVM_INFO mem_driver.sv(12) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(10) @ 0: uvm_test_top.env_h.agt_h1.mon_h [monitor] message is from monitor build phase with none
# UVM_INFO monitor.sv(11) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH NONE
# UVM_INFO monitor.sv(12) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH LOW
# UVM_INFO monitor.sv(13) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(14) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH HIGH
# UVM_INFO agent_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 BUILD_PHASE
# UVM_INFO monitor_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(12) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(13) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(14) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO agent.sv(23) @ 0: uvm_test_top.env_h.agt_h1 [AGENT] MESSAGE IS FROM AGENT CONNECT PHASE WITH MEDIUM
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               phases_test             -     @466 
#   env_h                    environment             -     @473 
#     agt_h1                 agent                   -     @480 
#       drv_h                mem_driver              -     @494 
#         rsp_port           uvm_analysis_port       -     @509 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       mon_h                monitor                 -     @626 
#       sqr_h                mem_sequencer           -     @517 
#         rsp_export         uvm_analysis_export     -     @524 
#         seq_item_export    uvm_seq_item_pull_imp   -     @618 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     agt_h_1                agent_1                 -     @487 
#       mon_h_1              monitor_1               -     @638 
# --------------------------------------------------------------
# 
# UVM_INFO environment.sv(19) @ 0: uvm_test_top.env_h [uvm_test_top.env_h] END OF ELABORATION
# UVM_INFO environment.sv(20) @ 0: uvm_test_top.env_h [ENVIRONMENT] ENVIRONMENT FUNCTION
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
#### Factory Configuration (*)
# 
# No instance overrides are registered with this factory
# 
# Type Overrides:
# 
#   Requested Type  Override Type     
#   --------------  ------------------
#   sequence_item   new_sequence_item1
# 
# All types registered with the factory: 51 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   agent
#   agent_1
#   environment
#   mem_driver
#   mem_sequence
#   mem_sequencer
#   monitor
#   monitor_1
#   new_agent
#   new_sequence_item1
#   new_sequence_item2
#   phases_test
#   questa_uvm_recorder
#   sequence_item
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO phases_test.sv(27) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO agent_1.sv(15) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(16) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(17) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(18) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO mem_sequence.sv(13) @ 0: uvm_test_top.env_h.agt_h1.sqr_h@@seq_h [uvm_test_top.env_h.agt_h1.sqr_h.seq_h] sequence_print
# ----------------------------------------------------------------------------------------------
# Name                           Type                Size  Value                                
# ----------------------------------------------------------------------------------------------
# req                            new_sequence_item1  -     @652                                 
#   addr                         integral            4     'd4                                  
#   data                         integral            4     'd1                                  
#   wr_rd                        integral            4     'd0                                  
#   error_1                      integral            4     'h8                                  
#   error_2                      integral            5     'h1f                                 
#   begin_time                   time                64    0                                    
#   depth                        int                 32    'd2                                  
#   parent sequence (name)       string              5     seq_h                                
#   parent sequence (full name)  string              37    uvm_test_top.env_h.agt_h1.sqr_h.seq_h
#   sequencer                    string              31    uvm_test_top.env_h.agt_h1.sqr_h      
# ----------------------------------------------------------------------------------------------
# UVM_INFO mem_driver.sv(22) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH NONE
# UVM_INFO mem_driver.sv(23) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH LOW
# UVM_INFO mem_driver.sv(24) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH MEDIUM
# UVM_INFO mem_driver.sv(25) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH HIGH
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   35
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGENT]     2
# [AGENT_1]     5
# [DRIVER]     7
# [ENVIRONMENT]     1
# [MONITOR]     4
# [MONITOR_1]     4
# [Questa UVM]     3
# [RNTST]     1
# [TEST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [env_h]     1
# [monitor]     1
# [phases_test]     1
# [uvm_test_top.env_h]     1
# [uvm_test_top.env_h.agt_h1.sqr_h.seq_h]     1
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 60  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:51:15 on Oct 04,2024
# vlog -reportprogress 300 top.sv 
# ** Note: (vlog-2286) top.sv(2): Using implicit +incdir+C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:51:15 on Oct 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:51:17 on Oct 04,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim work.top "+UVM_TESTNAME=phases_test" "+UVM_VERBOSITY=UVM_HIGH" -l run.log 
# Start time: 11:51:17 on Oct 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test phases_test...
# UVM_INFO phases_test.sv(15) @ 0: uvm_test_top [phases_test] MESSAGE FROM TEST BUILD PHASE WITH NONE
# UVM_INFO environment.sv(14) @ 0: uvm_test_top.env_h [env_h] MESSAGE IS FROM ENVIRONMENT BUILD PHASE WITH NONE
# UVM_INFO agent.sv(17) @ 0: uvm_test_top.env_h.agt_h1 [AGENT] MESSAGE IS FROM BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(10) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH NONE
# UVM_INFO mem_driver.sv(11) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH LOW
# UVM_INFO mem_driver.sv(12) @ 0: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(10) @ 0: uvm_test_top.env_h.agt_h1.mon_h [monitor] message is from monitor build phase with none
# UVM_INFO monitor.sv(11) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH NONE
# UVM_INFO monitor.sv(12) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH LOW
# UVM_INFO monitor.sv(13) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH MEDIUM
# UVM_INFO monitor.sv(14) @ 0: uvm_test_top.env_h.agt_h1.mon_h [MONITOR] MESSAGE IS FROM MONITOR BUILD PHASE WITH HIGH
# UVM_INFO agent_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 BUILD_PHASE
# UVM_INFO monitor_1.sv(11) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(12) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(13) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO monitor_1.sv(14) @ 0: uvm_test_top.env_h.agt_h_1.mon_h_1 [MONITOR_1] MONITOR_1 BUILD PHASE
# UVM_INFO agent.sv(23) @ 0: uvm_test_top.env_h.agt_h1 [AGENT] MESSAGE IS FROM AGENT CONNECT PHASE WITH MEDIUM
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               phases_test             -     @466 
#   env_h                    environment             -     @473 
#     agt_h1                 agent                   -     @480 
#       drv_h                mem_driver              -     @494 
#         rsp_port           uvm_analysis_port       -     @509 
#         seq_item_port      uvm_seq_item_pull_port  -     @501 
#       mon_h                monitor                 -     @626 
#       sqr_h                mem_sequencer           -     @517 
#         rsp_export         uvm_analysis_export     -     @524 
#         seq_item_export    uvm_seq_item_pull_imp   -     @618 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     agt_h_1                agent_1                 -     @487 
#       mon_h_1              monitor_1               -     @638 
# --------------------------------------------------------------
# 
# UVM_INFO environment.sv(19) @ 0: uvm_test_top.env_h [uvm_test_top.env_h] END OF ELABORATION
# UVM_INFO environment.sv(20) @ 0: uvm_test_top.env_h [ENVIRONMENT] ENVIRONMENT FUNCTION
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
#### Factory Configuration (*)
# 
# No instance overrides are registered with this factory
# 
# Type Overrides:
# 
#   Requested Type      Override Type     
#   ------------------  ------------------
#   new_sequence_item1  new_sequence_item2
# 
# All types registered with the factory: 51 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   agent
#   agent_1
#   environment
#   mem_driver
#   mem_sequence
#   mem_sequencer
#   monitor
#   monitor_1
#   new_agent
#   new_sequence_item1
#   new_sequence_item2
#   phases_test
#   questa_uvm_recorder
#   sequence_item
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO phases_test.sv(27) @ 0: uvm_test_top [TEST] message is from test run_phase with none
# UVM_INFO agent_1.sv(15) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(16) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(17) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO agent_1.sv(18) @ 0: uvm_test_top.env_h.agt_h_1 [AGENT_1] AGENT_1 RUN_PHASE
# UVM_INFO mem_sequence.sv(13) @ 0: uvm_test_top.env_h.agt_h1.sqr_h@@seq_h [uvm_test_top.env_h.agt_h1.sqr_h.seq_h] sequence_print
# -----------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                
# -----------------------------------------------------------------------------------------
# req                            sequence_item  -     @652                                 
#   addr                         integral       4     'd3                                  
#   data                         integral       4     14                                   
#   wr_rd                        integral       4     'd0                                  
#   begin_time                   time           64    0                                    
#   depth                        int            32    'd2                                  
#   parent sequence (name)       string         5     seq_h                                
#   parent sequence (full name)  string         37    uvm_test_top.env_h.agt_h1.sqr_h.seq_h
#   sequencer                    string         31    uvm_test_top.env_h.agt_h1.sqr_h      
# -----------------------------------------------------------------------------------------
# UVM_INFO mem_driver.sv(22) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH NONE
# UVM_INFO mem_driver.sv(23) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH LOW
# UVM_INFO mem_driver.sv(24) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH MEDIUM
# UVM_INFO mem_driver.sv(25) @ 1: uvm_test_top.env_h.agt_h1.drv_h [DRIVER] MESSAGE IS FROM OLD DRIVER RUN PHASE WITH HIGH
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   35
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGENT]     2
# [AGENT_1]     5
# [DRIVER]     7
# [ENVIRONMENT]     1
# [MONITOR]     4
# [MONITOR_1]     4
# [Questa UVM]     3
# [RNTST]     1
# [TEST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [env_h]     1
# [monitor]     1
# [phases_test]     1
# [uvm_test_top.env_h]     1
# [uvm_test_top.env_h.agt_h1.sqr_h.seq_h]     1
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 60  Instance: /top
# End time: 11:53:49 on Oct 04,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
