{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715103680353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715103680354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 12:41:20 2024 " "Processing started: Tue May 07 12:41:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715103680354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103680354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog2tetrisDRGB -c verilog2tetrisDRGB " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog2tetrisDRGB -c verilog2tetrisDRGB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103680354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715103680827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715103680827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2tetris.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2tetris.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilog2tetris " "Found entity 1: verilog2tetris" {  } { { "verilog2tetris.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog2tetris.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/5/hackcomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/5/hackcomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HackComputer " "Found entity 1: HackComputer" {  } { { "verilog/5/HackComputer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/5/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/5/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "verilog/5/CPU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/4/rom_small.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/4/rom_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_small " "Found entity 1: ROM_small" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/register.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "verilog/3/Register.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/ram_small.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/ram_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_small " "Found entity 1: RAM_small" {  } { { "verilog/3/RAM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "verilog/3/PC.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/inc16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/inc16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "verilog/2/Inc16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Inc16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "verilog/2/HalfAdder.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "verilog/2/FullAdder.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog/2/ALU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "verilog/2/Add16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/or16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/or16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "verilog/1/Or16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/or8way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/or8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "verilog/1/Or8Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or8Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/not16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/not16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "verilog/1/Not16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Not16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "verilog/1/Mux16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux8way16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux8way16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "verilog/1/Mux8Way16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux8Way16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux4way16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux4way16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "verilog/1/Mux4Way16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux4Way16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691277 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux verilog/1/Mux.v " "Entity \"Mux\" obtained from \"verilog/1/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "verilog/1/Mux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1715103691281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "verilog/1/Mux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux8way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "verilog/1/DMux8Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux8Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux4way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux4way.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "verilog/1/DMux4Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux4Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux " "Found entity 1: DMux" {  } { { "verilog/1/DMux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/and16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/and16.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "verilog/1/And16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/And16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilog2tetris " "Elaborating entity \"verilog2tetris\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715103691357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:_clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:_clk_divider\"" {  } { { "verilog2tetris.v" "_clk_divider" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog2tetris.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_divider.v(13) " "Verilog HDL assignment warning at clk_divider.v(13): truncated value with size 32 to match size of target (25)" {  } { { "clk_divider.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/clk_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715103691370 "|verilog2tetrisDRGB|clk_divider:_clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HackComputer HackComputer:_HackComputer " "Elaborating entity \"HackComputer\" for hierarchy \"HackComputer:_HackComputer\"" {  } { { "verilog2tetris.v" "_HackComputer" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog2tetris.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU HackComputer:_HackComputer\|CPU:_CPU " "Elaborating entity \"CPU\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\"" {  } { { "verilog/5/HackComputer.v" "_CPU" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 HackComputer:_HackComputer\|CPU:_CPU\|Mux16:_Mux16_ARegInput " "Elaborating entity \"Mux16\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|Mux16:_Mux16_ARegInput\"" {  } { { "verilog/5/CPU.v" "_Mux16_ARegInput" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register HackComputer:_HackComputer\|CPU:_CPU\|Register:_ARegsiter " "Elaborating entity \"Register\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|Register:_ARegsiter\"" {  } { { "verilog/5/CPU.v" "_ARegsiter" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU " "Elaborating entity \"ALU\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\"" {  } { { "verilog/5/CPU.v" "_ALU" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not16 HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Not16:_Not16_0 " "Elaborating entity \"Not16\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Not16:_Not16_0\"" {  } { { "verilog/2/ALU.v" "_Not16_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Add16:_Add16 " "Elaborating entity \"Add16\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Add16:_Add16\"" {  } { { "verilog/2/ALU.v" "_Add16" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Add16:_Add16\|FullAdder:_FullAdder_0 " "Elaborating entity \"FullAdder\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Add16:_Add16\|FullAdder:_FullAdder_0\"" {  } { { "verilog/2/Add16.v" "_FullAdder_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Add16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Add16:_Add16\|FullAdder:_FullAdder_0\|HalfAdder:_HalfAdder_A " "Elaborating entity \"HalfAdder\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Add16:_Add16\|FullAdder:_FullAdder_0\|HalfAdder:_HalfAdder_A\"" {  } { { "verilog/2/FullAdder.v" "_HalfAdder_A" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/FullAdder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|And16:_And16 " "Elaborating entity \"And16\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|And16:_And16\"" {  } { { "verilog/2/ALU.v" "_And16" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or8Way HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Or8Way:_Or8Way_0 " "Elaborating entity \"Or8Way\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|ALU:_ALU\|Or8Way:_Or8Way_0\"" {  } { { "verilog/2/ALU.v" "_Or8Way_0" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC HackComputer:_HackComputer\|CPU:_CPU\|PC:_PC " "Elaborating entity \"PC\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|PC:_PC\"" {  } { { "verilog/5/CPU.v" "_PC" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc16 HackComputer:_HackComputer\|CPU:_CPU\|PC:_PC\|Inc16:_Inc16 " "Elaborating entity \"Inc16\" for hierarchy \"HackComputer:_HackComputer\|CPU:_CPU\|PC:_PC\|Inc16:_Inc16\"" {  } { { "verilog/3/PC.v" "_Inc16" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/PC.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_small HackComputer:_HackComputer\|ROM_small:_ROM_small " "Elaborating entity \"ROM_small\" for hierarchy \"HackComputer:_HackComputer\|ROM_small:_ROM_small\"" {  } { { "verilog/5/HackComputer.v" "_ROM_small" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691528 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 ROM_small.v(7) " "Net \"memory.data_a\" at ROM_small.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715103691533 "|verilog2tetrisDRGB|HackComputer:_HackComputer|ROM_small:_ROM_small"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 ROM_small.v(7) " "Net \"memory.waddr_a\" at ROM_small.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715103691533 "|verilog2tetrisDRGB|HackComputer:_HackComputer|ROM_small:_ROM_small"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 ROM_small.v(7) " "Net \"memory.we_a\" at ROM_small.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715103691533 "|verilog2tetrisDRGB|HackComputer:_HackComputer|ROM_small:_ROM_small"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_small HackComputer:_HackComputer\|RAM_small:_RAM_small " "Elaborating entity \"RAM_small\" for hierarchy \"HackComputer:_HackComputer\|RAM_small:_RAM_small\"" {  } { { "verilog/5/HackComputer.v" "_RAM_small" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1 " "Instantiated megafunction \"HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715103691630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715103691630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c81 " "Found entity 1: altsyncram_3c81" {  } { { "db/altsyncram_3c81.tdf" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_3c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715103691704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103691704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c81 HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1\|altsyncram_3c81:auto_generated " "Elaborating entity \"altsyncram_3c81\" for hierarchy \"HackComputer:_HackComputer\|RAM_small:_RAM_small\|altsyncram:memory\[0\]\[15\]__1\|altsyncram_3c81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103691704 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "HackComputer:_HackComputer\|ROM_small:_ROM_small\|memory " "RAM logic \"HackComputer:_HackComputer\|ROM_small:_ROM_small\|memory\" is uninferred due to inappropriate RAM size" {  } { { "verilog/4/ROM_small.v" "memory" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715103692318 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715103692318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715103692688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715103693113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715103693851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715103693851 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "verilog2tetris.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog2tetris.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715103693951 "|verilog2tetris|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715103693951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715103693951 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715103693951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715103693951 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715103693951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715103693951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715103693991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 12:41:33 2024 " "Processing ended: Tue May 07 12:41:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715103693991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715103693991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715103693991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715103693991 ""}
