$date
	Sun Jan 17 16:51:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_21_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % c1 $end
$var wire 1 ! y $end
$var wire 1 & y1 $end
$var wire 1 ' y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#5000
1!
1&
1"
#10000
0!
0&
0"
1#
#15000
1!
1&
1"
#20000
0!
0&
0"
0#
#25000
0%
1"
1$
#30000
1!
1'
0"
1#
#35000
1"
#40000
0!
0'
0"
0#
#45000
1"
#50000
1%
0"
1#
0$
#55000
1!
1&
1"
#60000
0!
0&
0"
0#
#65000
1!
1&
1"
#70000
0!
0&
0"
1#
#75000
1!
1'
0%
1"
1$
#80000
0!
0'
0"
0#
#85000
1"
#90000
1!
1'
0"
1#
#95000
1"
#100000
0!
0'
1%
0"
0#
0$
