  At end of instruction 1
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    9    9    1    0    1    0 FFFF    0    0    0  100  100 0010 
 memory write::    1->M(   9)
  At end of instruction 2
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    9    9    2    0    2    0    1    0    9    9    1  111 0010 
 memory write::    1->M(   9)
  At end of instruction 3
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    9    A    3    0    A    0    1    0    9    9    1  122 0010 
 memory write::    4->M(   C)
  At end of instruction 4
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    9    A    5    A    C    0    4    0    C    C    4  142 0010 
 memory write::    1->M(   9)
  At end of instruction 5
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    9    9    6    A    9    0    1    0    9    9    1  132 0010 
 memory write::    3->M(   B)
  At end of instruction 6
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     0    9    9    8    A    8    0    3    0    B    B    3  150 0010 
