set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {top_kirsch.vo top_kirsch_v.sdo}}
}
