Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Oct 30 15:31:42 2019
| Host         : adt-ThinkPad running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file ps_pl_hdmi_wrapper_control_sets_placed.rpt
| Design       : ps_pl_hdmi_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   237 |
| Minimum Number of register sites lost to control set restrictions |   605 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1365 |          424 |
| No           | No                    | Yes                    |             142 |           48 |
| No           | Yes                   | No                     |             947 |          298 |
| Yes          | No                    | No                     |             480 |          120 |
| Yes          | No                    | Yes                    |              80 |           17 |
| Yes          | Yes                   | No                     |            2269 |          604 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                           |                1 |              1 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                        |                1 |              1 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                           |                1 |              1 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                           |                1 |              1 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                2 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                       |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                          |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                           |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                               |                1 |              2 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                          |                1 |              2 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                           |                1 |              3 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                          |                2 |              3 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                          |                1 |              3 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                 |                3 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                       |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                              |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/rst_processing_system7_0_140M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                          |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                              |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                               |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                             |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                  | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                             |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                          |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                         | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                          |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                 |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                     | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                            |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                  |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                  | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                       | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                         |                2 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                1 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                        |                2 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                1 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                       | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                              |                2 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/rst_processing_system7_0_140M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | ps_pl_hdmi_i/rst_processing_system7_0_140M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | ps_pl_hdmi_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                2 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                     | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                             |                2 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                     | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                             |                1 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                3 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                3 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                              | ps_pl_hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                             |                1 |              7 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                         |                1 |              7 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | ps_pl_hdmi_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                2 |              7 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                1 |              7 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                         | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                              |                2 |              7 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                           | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                        |                1 |              7 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                        | ps_pl_hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                           | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                 |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                    | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                5 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                5 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                              |                4 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                          |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                           |                4 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                3 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                3 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                3 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                2 |              8 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                1 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                  | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                1 |              8 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                              |                1 |              8 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/E[0]                                                                                                                                                                                                                      | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                |                2 |              8 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                  | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                |                2 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                    | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                4 |              8 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                |                4 |              9 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |              9 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                5 |              9 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                 | ps_pl_hdmi_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              9 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                 | ps_pl_hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |              9 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                4 |             10 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                              |                3 |             10 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |                2 |             10 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                2 |             10 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                              | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |                2 |             10 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                           |                3 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                           |                4 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                    |                                                                                                                                                                                                                                                           |                5 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                      |                3 |             12 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                  | ps_pl_hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                                                                                           |                3 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                |                                                                                                                                                                                                                                                           |                3 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                           |                2 |             12 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                                                                                           |                3 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             12 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                         | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                       |                5 |             13 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                4 |             13 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                3 |             13 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                5 |             13 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                              | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                6 |             13 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                        |                                                                                                                                                                                                                                                           |                4 |             13 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                              | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                     |                4 |             13 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                                           |                4 |             14 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_16_out                                                                                                                                                                     | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                              |                3 |             14 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |             14 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                   |                4 |             15 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                                                                                                                | ps_pl_hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                               |                4 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                                     | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                5 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | ps_pl_hdmi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                6 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                3 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |                7 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                3 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                              | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                4 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                           | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                6 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                4 |             16 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |                4 |             16 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int                                                                                                                                                                                         |                4 |             17 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                 |                6 |             18 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                7 |             18 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                          |                6 |             19 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             20 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                     |                3 |             20 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[0] | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                              |                5 |             21 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                5 |             22 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                               | ps_pl_hdmi_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |               11 |             23 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                5 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                         | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                          |                6 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/sel                                                                                                                                        | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                   |                5 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                             |                4 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                4 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                4 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                4 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                8 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                4 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               10 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                9 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                 | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                9 |             24 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                               | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             25 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                5 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                6 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                9 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               11 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                9 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                5 |             26 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                           | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_data_reg_out0                                                                                                                              |                8 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                4 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                          |                8 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                  |                9 |             26 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                              | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |                7 |             26 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |                8 |             26 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                               | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_data_reg_out0                                                                                                                              |                6 |             26 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                        |               10 |             26 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rvalid03_out                                                                                                                                                                                                      | ps_pl_hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                  |               27 |             32 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                      | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                 |                8 |             32 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                7 |             32 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                             | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |                8 |             32 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                    |               11 |             32 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                   | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |               10 |             33 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |               10 |             33 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                               |                9 |             33 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                           |                                                                                                                                                                                                                                                           |               10 |             34 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                9 |             35 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             35 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                               |               22 |             35 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                                                                                                                                        | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                  |                8 |             36 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                              |               17 |             42 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                    |                                                                                                                                                                                                                                                           |                6 |             46 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             47 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                  |                7 |             47 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                             |                                                                                                                                                                                                                                                           |               10 |             47 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |             48 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][1]                                                                                                                                   |               14 |             48 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                  |               12 |             48 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                           |                9 |             48 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             48 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                       | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                      |               13 |             48 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                           |                                                                                                                                                                                                                                                           |               10 |             48 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                           |                8 |             50 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                           |                7 |             50 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                             |               13 |             55 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               18 |             59 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |               23 |             60 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | ps_pl_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                             |               11 |             77 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                            | ps_pl_hdmi_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                               |               29 |            100 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               30 |            101 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            | ps_pl_hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                           |               28 |            156 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                         | ps_pl_hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                               |               30 |            173 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               92 |            265 |
|  ps_pl_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |              132 |            464 |
|  ps_pl_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |              206 |            647 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


