#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun 25 15:58:33 2021
# Process ID: 12071
# Current directory: /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga
# Command line: vivado
# Log file: /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/vivado.log
# Journal file: /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
create_project RISC-V-syn /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
add_files {/data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Parameter.sv /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_PC.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Parameter.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Instruction_Decode.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_IF_ID.sv /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Instruction_Memory.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Control_Unit.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Branch_Comparator.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v] -no_script -reset -force -quiet
remove_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Instruction_Decode.v] -no_script -reset -force -quiet
remove_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Instruction_Decode.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Risc_32_bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_utilization -name utilization_2
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_power -name {power_1}
close_design
create_bd_design "design_1"
update_compile_order -fileset sources_1
ipx::package_project -root_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
current_project RISC-V-syn
current_project tmp_edit_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn [current_project]
update_ip_catalog
update_ip_catalog
open_bd_design {/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:Risc_32_bit:1.0 Risc_32_bit_0
endgroup
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /Risc_32_bit_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
startgroup
create_bd_port -dir I -type rst rst_n
connect_bd_net [get_bd_pins /Risc_32_bit_0/rst_n] [get_bd_ports rst_n]
endgroup
validate_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
generate_target all [get_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Risc_32_bit_0_0] }
export_ip_user_files -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 48 design_1_Risc_32_bit_0_0_synth_1
export_simulation -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/sim_scripts -ip_user_files_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files -ipstatic_source_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/ipstatic -lib_map_path [list {modelsim=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/modelsim} {questa=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/questa} {ies=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/ies} {xcelium=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/xcelium} {vcs=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/vcs} {riviera=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Risc_32_bit_0_0] }
export_ip_user_files -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 48 design_1_Risc_32_bit_0_0_synth_1
export_simulation -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/sim_scripts -ip_user_files_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files -ipstatic_source_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/ipstatic -lib_map_path [list {modelsim=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/modelsim} {questa=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/questa} {ies=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/ies} {xcelium=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/xcelium} {vcs=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/vcs} {riviera=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Risc_32_bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -file /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/power.txt -name utilization_1
report_clock_networks -name {network_1}
open_bd_design {/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
reset_run synth_1
generate_target all [get_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/sim_scripts -ip_user_files_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files -ipstatic_source_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/ipstatic -lib_map_path [list {modelsim=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/modelsim} {questa=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/questa} {ies=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/ies} {xcelium=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/xcelium} {vcs=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/vcs} {riviera=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
current_project RISC-V-syn
current_project tmp_edit_project
update_compile_order -fileset sources_1
current_project RISC-V-syn
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
open_bd_design {/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v] -no_script -reset -force -quiet
remove_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v
add_files -norecurse /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit_fpga.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF_fpga.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v] -no_script -reset -force -quiet
remove_files  {/data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v}
reset_run synth_1
close_design
launch_runs synth_1 -jobs 48
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_project /data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/viterbi_syn.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_bd_design {/data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/viterbi_syn.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/viterbi_syn.srcs/sources_1/bd/design_1/design_1.bd] -top
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
open_bd_design {/data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/viterbi_syn.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets clk_1] [get_bd_ports clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins VITERBI_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins VITERBI_0/clk]
validate_bd_design
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins VITERBI_0/rst_n]
save_bd_design
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins clk_wiz_0/resetn]
set_property -dict [list CONFIG.FREQ_HZ {150000000}] [get_bd_ports sys_clock]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
make_wrapper -files [get_files /data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/viterbi_syn.srcs/sources_1/bd/design_1/design_1.bd] -top
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_utilization -file /data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/power.txt -name utilization_1
report_ssn -name ssn_1 -file /data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/noise.txt
report_operating_conditions -grade -return_string
open_bd_design {/data1/workspace/phucph0/new/study/viterbi/fpga/viterbi_syn/viterbi_syn.srcs/sources_1/bd/design_1/design_1.bd}
close_project
create_bd_design "design_1"
update_compile_order -fileset sources_1
ipx::package_project -root_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn [current_project]
update_ip_catalog
ipx::open_ipxact_file /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
open_bd_design {/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:Risc_32_bit_fpga:1.0 Risc_32_bit_fpga_0
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::unload_core /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/component.xml
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins Risc_32_bit_fpga_0/clk]
startgroup
create_bd_port -dir I -from 31 -to 0 DataB_out
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/DataB_out] [get_bd_ports DataB_out]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 if_inst
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/if_inst] [get_bd_ports if_inst]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 if_pc
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/if_pc] [get_bd_ports if_pc]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 mem_ALU_out
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/mem_ALU_out] [get_bd_ports mem_ALU_out]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 ex_ForwardDataB
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/ex_ForwardDataB] [get_bd_ports ex_ForwardDataB]
endgroup
startgroup
create_bd_port -dir O mem_MemRW
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/mem_MemRW] [get_bd_ports mem_MemRW]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 pc_next
connect_bd_net [get_bd_pins /Risc_32_bit_fpga_0/pc_next] [get_bd_ports pc_next]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets reset_rtl_1]
endgroup
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins clk_wiz_0/resetn]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins Risc_32_bit_fpga_0/rst_n]
save_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:Risc_32_bit_fpga:1.0 [get_ips  design_1_Risc_32_bit_fpga_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Risc_32_bit_fpga_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Risc_32_bit_fpga_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 48 {design_1_Risc_32_bit_fpga_0_0_synth_1 design_1_clk_wiz_0_0_synth_1}
export_simulation -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/sim_scripts -ip_user_files_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files -ipstatic_source_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/ipstatic -lib_map_path [list {modelsim=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/modelsim} {questa=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/questa} {ies=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/ies} {xcelium=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/xcelium} {vcs=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/vcs} {riviera=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property name Read_Data [get_bd_ports DataB_out]
set_property name rst_n [get_bd_ports reset_rtl]
set_property name clk [get_bd_ports sys_clock]
set_property name instruction [get_bd_ports if_inst]
set_property name pc [get_bd_ports if_pc]
regenerate_bd_layout
undo
set_property name mem_pc [get_bd_ports pc_next]
undo
undo
undo
undo
redo
redo
redo
redo
regenerate_bd_layout -routing
regenerate_bd_layout
set_property name Write_Addr [get_bd_ports mem_ALU_out]
set_property name Write_Data [get_bd_ports ex_ForwardDataB]
regenerate_bd_layout
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.FREQ_HZ {500000000}] [get_bd_ports clk]
make_wrapper -files [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 48 design_1_clk_wiz_0_0_synth_1
export_simulation -of_objects [get_files /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/design_1.bd] -directory /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/sim_scripts -ip_user_files_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files -ipstatic_source_dir /data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.ip_user_files/ipstatic -lib_map_path [list {modelsim=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/modelsim} {questa=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/questa} {ies=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/ies} {xcelium=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/xcelium} {vcs=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/vcs} {riviera=/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
