<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p813" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_813{left:606px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.9px;}
#t2_813{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_813{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_813{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_813{left:95px;bottom:878px;letter-spacing:0.14px;}
#t6_813{left:160px;bottom:878px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t7_813{left:160px;bottom:850px;letter-spacing:-0.11px;}
#t8_813{left:646px;bottom:851px;letter-spacing:-0.25px;}
#t9_813{left:673px;bottom:850px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#ta_813{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tb_813{left:160px;bottom:807px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tc_813{left:160px;bottom:790px;letter-spacing:-0.24px;word-spacing:0.03px;}
#td_813{left:160px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.05px;}
#te_813{left:519px;bottom:763px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tf_813{left:602px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tg_813{left:160px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#th_813{left:367px;bottom:746px;letter-spacing:-0.23px;word-spacing:-0.04px;}
#ti_813{left:426px;bottom:745px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tj_813{left:707px;bottom:746px;letter-spacing:-0.21px;}
#tk_813{left:160px;bottom:729px;letter-spacing:-0.27px;word-spacing:0.06px;}
#tl_813{left:184px;bottom:728px;}
#tm_813{left:160px;bottom:702px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#tn_813{left:247px;bottom:701px;letter-spacing:-0.12px;word-spacing:0.02px;}
#to_813{left:160px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tp_813{left:451px;bottom:685px;letter-spacing:-0.24px;}
#tq_813{left:484px;bottom:684px;letter-spacing:-0.09px;}
#tr_813{left:508px;bottom:685px;letter-spacing:-0.23px;}
#ts_813{left:561px;bottom:684px;}
#tt_813{left:160px;bottom:656px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_813{left:160px;bottom:630px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tv_813{left:160px;bottom:613px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tw_813{left:160px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_813{left:160px;bottom:558px;letter-spacing:-0.24px;word-spacing:0.03px;}
#ty_813{left:160px;bottom:541px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tz_813{left:160px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t10_813{left:160px;bottom:496px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t11_813{left:160px;bottom:469px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t12_813{left:160px;bottom:453px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t13_813{left:160px;bottom:424px;letter-spacing:-0.13px;}
#t14_813{left:160px;bottom:407px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t15_813{left:160px;bottom:380px;letter-spacing:-0.15px;word-spacing:0.04px;}

.s1_813{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_813{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_813{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_813{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_813{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_813{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts813" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg813Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg813" style="-webkit-user-select: none;"><object width="825" height="990" data="813/813.svg" type="image/svg+xml" id="pdf813" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_813" class="t s1_813">Caches and Write Buffers </span>
<span id="t2_813" class="t s2_813">ARM DDI 0100I </span><span id="t3_813" class="t s1_813">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_813" class="t s2_813">B6-29 </span>
<span id="t5_813" class="t s3_813">B6.6.8 </span><span id="t6_813" class="t s3_813">Additional levels of cache </span>
<span id="t7_813" class="t s4_813">All System control coprocessors operations (except for the range operations that use the </span><span id="t8_813" class="t v0_813 s5_813">MCRR </span><span id="t9_813" class="t s4_813">format) are </span>
<span id="ta_813" class="t s4_813">accessed using the following instructions: </span>
<span id="tb_813" class="t v0_813 s5_813">MCR p15,&lt;opcode1&gt;,&lt;Rd&gt;,&lt;CRn&gt;,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="tc_813" class="t v0_813 s5_813">MRC p15,&lt;opcode1&gt;,&lt;Rd&gt;,&lt;CRn&gt;,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="td_813" class="t s4_813">All general and level 1 operations are defined as using a value of </span><span id="te_813" class="t v0_813 s5_813">&lt;opcode1&gt; == 0</span><span id="tf_813" class="t s4_813">. For general cache </span>
<span id="tg_813" class="t s4_813">operations associated with register 7, </span><span id="th_813" class="t v0_813 s5_813">&lt;CRn&gt; == 7</span><span id="ti_813" class="t s4_813">, and locking operations associated with register 9, </span><span id="tj_813" class="t v0_813 s5_813">&lt;CRn&gt; </span>
<span id="tk_813" class="t v0_813 s5_813">== 9</span><span id="tl_813" class="t s4_813">. </span>
<span id="tm_813" class="t v0_813 s5_813">&lt;opcode1&gt; == 1 </span><span id="tn_813" class="t s4_813">is reserved to provide Level 2 cache operations. In general, the supported operations track </span>
<span id="to_813" class="t s4_813">their Level 1 equivalents for the associated values of </span><span id="tp_813" class="t v0_813 s5_813">&lt;CRm&gt; </span><span id="tq_813" class="t s4_813">and </span><span id="tr_813" class="t v0_813 s5_813">&lt;opcode2&gt;</span><span id="ts_813" class="t s4_813">. </span>
<span id="tt_813" class="t s4_813">Level 2 general cache operations are therefore accessed by instructions of the form: </span>
<span id="tu_813" class="t v0_813 s5_813">MCR p15,1,&lt;Rd&gt;,c7,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="tv_813" class="t v0_813 s5_813">MRC p15,1,&lt;Rd&gt;,c7,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="tw_813" class="t s4_813">Level 2 cache locking operations are accessed by instructions of the form: </span>
<span id="tx_813" class="t v0_813 s5_813">MCR p15,1,&lt;Rd&gt;,c9,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="ty_813" class="t v0_813 s5_813">MRC p15,1,&lt;Rd&gt;,c9,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="tz_813" class="t s4_813">Where VA =&gt; PA translation support is required, the associated operations are defined in register 7 alongside </span>
<span id="t10_813" class="t s4_813">the Level 1 cache operations: </span>
<span id="t11_813" class="t v0_813 s5_813">MCR p15,0,&lt;Rd&gt;,c7,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="t12_813" class="t v0_813 s5_813">MRC p15,0,&lt;Rd&gt;,c7,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="t13_813" class="t s4_813">For future compatibility, ARM recommends that Implementors work closely with ARM on multi-level </span>
<span id="t14_813" class="t s4_813">cache designs. </span>
<span id="t15_813" class="t s4_813">Table B6-12 on page B6-30 shows the current reserved definitions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
