Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sun Oct 29 14:05:09 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_accelerator_utilization -kernels { Bert_layer_dataflow_region_1:level0_i/ulp/Bert_layer_dataflow_region_1_1/inst:Bert_layer_dataflow_region_1_1 Bert_layer_dataflow_region_2:level0_i/ulp/Bert_layer_dataflow_region_2_1/inst:Bert_layer_dataflow_region_2_1 Bert_layer_dataflow_region_3:level0_i/ulp/Bert_layer_dataflow_region_3_1/inst:Bert_layer_dataflow_region_3_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                              | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                          |  153027 [ 11.74%] |  18446 [  3.07%] |  232553 [  8.92%] |  197 [  9.77%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget                       | 1150653 [100.00%] | 582514 [100.00%] | 2374807 [100.00%] | 1819 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources                 |  505437 [ 43.93%] |  71318 [ 12.24%] |  493888 [ 20.80%] |  187 [ 10.28%] |  47 [  4.90%] | 1894 [ 21.00%] |
|    Unused Resources               |  645216 [ 56.07%] | 511196 [ 87.76%] | 1880919 [ 79.20%] | 1632 [ 89.72%] | 913 [ 95.10%] | 7126 [ 79.00%] |
| Bert_layer_dataflow_region_1      |  164490 [ 14.30%] |  28589 [  4.91%] |  152021 [  6.40%] |   65 [  3.57%] |   3 [  0.31%] |  576 [  6.39%] |
|    Bert_layer_dataflow_region_1_1 |  164490 [ 14.30%] |  28589 [  4.91%] |  152021 [  6.40%] |   65 [  3.57%] |   3 [  0.31%] |  576 [  6.39%] |
| Bert_layer_dataflow_region_2      |  157513 [ 13.69%] |  19150 [  3.29%] |  156765 [  6.60%] |   49 [  2.69%] |  18 [  1.88%] |  590 [  6.54%] |
|    Bert_layer_dataflow_region_2_1 |  157513 [ 13.69%] |  19150 [  3.29%] |  156765 [  6.60%] |   49 [  2.69%] |  18 [  1.88%] |  590 [  6.54%] |
| Bert_layer_dataflow_region_3      |  183434 [ 15.94%] |  23579 [  4.05%] |  185102 [  7.79%] |   73 [  4.01%] |  26 [  2.71%] |  728 [  8.07%] |
|    Bert_layer_dataflow_region_3_1 |  183434 [ 15.94%] |  23579 [  4.05%] |  185102 [  7.79%] |   73 [  4.01%] |  26 [  2.71%] |  728 [  8.07%] |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


