Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 31 18:25:41 2022
| Host         : LAPTOP-QKPB5NLF running 64-bit unknown
| Command      : report_control_sets -verbose -file ebit_z7010_top_wrapper_control_sets_placed.rpt
| Design       : ebit_z7010_top_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   136 |
|    Minimum number of control sets                        |   136 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   342 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   136 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |    22 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             301 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           49 |
| Yes          | No                    | No                     |             874 |          237 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             653 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                            Enable Signal                                                                                           |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                              |                                                                                                                                                             |                1 |              2 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                              |                                                                                                                                                             |                1 |              2 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                              |                                                                                                                                                             |                1 |              2 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[16][0]      | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv[0]                        | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]         | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[0][0]       | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[24][0]      | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                            | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]           | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[8][0]       | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[32][0]      | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]       | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[3][0] | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]         | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]         | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]        | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                        | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]         | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]         | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                  | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                               |                                                                                                                                                             |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                             |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                     |                                                                                                                                                             |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                             |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_0[0]                      | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]      | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                  | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]         | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[0][0]        | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                            | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                          | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                          | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                            | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  enet0_mii_tx_clk_IBUF                                |                                                                                                                                                                                                    |                                                                                                                                                             |                2 |              5 |         2.50 |
|  enet0_mii_rx_clk_IBUF                                |                                                                                                                                                                                                    |                                                                                                                                                             |                2 |              5 |         2.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                   | ebit_z7010_top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                          | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                   | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                          | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                          | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                   | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                   | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                  | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                  |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                         |                4 |              8 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                         |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                         | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                    | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |             10 |         3.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |             12 |         3.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                             |                3 |             12 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                  |                                                                                                                                                             |                3 |             12 |         4.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                              | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_1[0]                                                                           | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |         3.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                     |                                                                                                                                                             |                6 |             12 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                             |                4 |             12 |         3.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                               |                                                                                                                                                             |                2 |             12 |         6.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                             |                4 |             13 |         3.25 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                             |                4 |             13 |         3.25 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                           |                                                                                                                                                             |                4 |             13 |         3.25 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                       |                                                                                                                                                             |                3 |             13 |         4.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |         2.80 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                            |                                                                                                                                                             |                2 |             14 |         7.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                             |                2 |             14 |         7.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                            |                                                                                                                                                             |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                             |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                  |                                                                                                                                                             |                7 |             14 |         2.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |         2.80 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |         2.80 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |         2.80 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                     | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                  |                                                                                                                                                             |                3 |             14 |         4.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                               |                                                                                                                                                             |                3 |             16 |         5.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                               |                                                                                                                                                             |                3 |             16 |         5.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                   |                                                                                                                                                             |                8 |             18 |         2.25 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                   |                                                                                                                                                             |                8 |             18 |         2.25 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | ebit_z7010_top_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             19 |         4.75 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               11 |             20 |         1.82 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                   |                                                                                                                                                             |               10 |             26 |         2.60 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                   |                                                                                                                                                             |               12 |             26 |         2.17 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                             |                8 |             27 |         3.38 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                     |                                                                                                                                                             |                6 |             27 |         4.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                             |                7 |             27 |         3.86 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                     |                                                                                                                                                             |                8 |             27 |         3.38 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                          | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             32 |         3.56 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                             |                7 |             32 |         4.57 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                             |                6 |             32 |         5.33 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                          | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             32 |         3.56 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                     |                                                                                                                                                             |                7 |             32 |         4.57 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |               12 |             32 |         2.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                     |                                                                                                                                                             |                7 |             32 |         4.57 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                              |                                                                                                                                                             |               10 |             32 |         3.20 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                              |                                                                                                                                                             |                9 |             33 |         3.67 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                              |                                                                                                                                                             |               15 |             45 |         3.00 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                            |                                                                                                                                                             |               10 |             45 |         4.50 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                             |               11 |             45 |         4.09 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                       |                                                                                                                                                             |               13 |             45 |         3.46 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                       |                                                                                                                                                             |               11 |             46 |         4.18 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                            |                                                                                                                                                             |                9 |             46 |         5.11 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                              |                                                                                                                                                             |               12 |             46 |         3.83 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 | ebit_z7010_top_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                             |               11 |             46 |         4.18 |
|  ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    |                                                                                                                                                             |               95 |            292 |         3.07 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


