Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 26 12:06:58 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       1000        
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7291)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11089)
5. checking no_input_delay (41)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7291)
---------------------------
 There are 3286 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11089)
----------------------------------------------------
 There are 11089 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11137          inf        0.000                      0                11137           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11137 Endpoints
Min Delay         11137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_io[5]
                            (input port)
  Destination:            mprj_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.556ns  (logic 5.109ns (27.534%)  route 13.446ns (72.466%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  mprj_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[5]_inst/IO
    H15                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  mprj_io_IOBUF[5]_inst/IBUF/O
                         net (fo=5, routed)           6.037     7.502    chip_core/gpio_control_in_1a[3]/mprj_io_IBUF[0]
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.626 r  chip_core/gpio_control_in_1a[3]/mprj_io_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           7.409    15.036    mprj_io_IOBUF[5]_inst/I
    H15                  OBUFT (Prop_obuft_I_O)       3.520    18.556 r  mprj_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.556    mprj_io[5]
    H15                                                               r  mprj_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.867ns  (logic 2.804ns (15.692%)  route 15.063ns (84.308%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         4.350    10.718    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.152    10.870 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_28/O
                         net (fo=1, routed)           0.895    11.764    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_28_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.332    12.096 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21/O
                         net (fo=1, routed)           1.154    13.250    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    13.374    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X10Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    13.588 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6/O
                         net (fo=1, routed)           1.308    14.896    chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6_n_0
    SLICE_X22Y7          LUT6 (Prop_lut6_I4_O)        0.297    15.193 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=5, routed)           2.674    17.867    chip_core/housekeeping/hkspi_n_60
    SLICE_X55Y15         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[34]
                            (input port)
  Destination:            mprj_io[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.821ns  (logic 5.121ns (28.733%)  route 12.701ns (71.267%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  mprj_io[34] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[34]_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[34]_inst/IBUF/O
                         net (fo=3, routed)           6.437     7.908    chip_core/gpio_control_in_2[15]/mprj_io_IBUF[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.032 r  chip_core/gpio_control_in_2[15]/mprj_io_IOBUF[34]_inst_i_1/O
                         net (fo=1, routed)           6.263    14.296    mprj_io_IOBUF[34]_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       3.526    17.821 r  mprj_io_IOBUF[34]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.821    mprj_io[34]
    M15                                                               r  mprj_io[34] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.511ns  (logic 2.804ns (16.011%)  route 14.707ns (83.989%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         4.350    10.718    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.152    10.870 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_28/O
                         net (fo=1, routed)           0.895    11.764    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_28_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.332    12.096 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21/O
                         net (fo=1, routed)           1.154    13.250    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    13.374    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X10Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    13.588 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6/O
                         net (fo=1, routed)           1.308    14.896    chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6_n_0
    SLICE_X22Y7          LUT6 (Prop_lut6_I4_O)        0.297    15.193 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=5, routed)           2.318    17.511    chip_core/housekeeping/hkspi_n_60
    SLICE_X54Y13         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.430ns  (logic 2.804ns (16.086%)  route 14.626ns (83.914%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         4.350    10.718    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.152    10.870 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_28/O
                         net (fo=1, routed)           0.895    11.764    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_28_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.332    12.096 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21/O
                         net (fo=1, routed)           1.154    13.250    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    13.374    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X10Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    13.588 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6/O
                         net (fo=1, routed)           1.308    14.896    chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6_n_0
    SLICE_X22Y7          LUT6 (Prop_lut6_I4_O)        0.297    15.193 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=5, routed)           2.237    17.430    chip_core/housekeeping/hkspi_n_60
    SLICE_X54Y17         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.386ns  (logic 2.568ns (14.769%)  route 14.818ns (85.231%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         4.584    10.951    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X4Y20          LUT3 (Prop_lut3_I0_O)        0.124    11.075 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.901    11.976    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           0.946    13.046    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.170 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    13.170    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    13.384 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.132    14.516    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X21Y16         LUT6 (Prop_lut6_I4_O)        0.297    14.813 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.573    17.386    chip_core/housekeeping/hkspi_n_57
    SLICE_X52Y13         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[0]
                            (input port)
  Destination:            mprj_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.182ns  (logic 5.131ns (29.866%)  route 12.050ns (70.134%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  mprj_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[0]_inst/IO
    K15                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mprj_io_IOBUF[0]_inst/IBUF/O
                         net (fo=5, routed)           6.037     7.513    chip_core/gpio_control_bidir_1[0]/mprj_io_IBUF[0]
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124     7.637 r  chip_core/gpio_control_bidir_1[0]/mprj_io_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.014    13.651    mprj_io_IOBUF[0]_inst/I
    K15                  OBUFT (Prop_obuft_I_O)       3.531    17.182 r  mprj_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.182    mprj_io[0]
    K15                                                               r  mprj_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.107ns  (logic 2.568ns (15.010%)  route 14.539ns (84.990%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         4.584    10.951    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X4Y20          LUT3 (Prop_lut3_I0_O)        0.124    11.075 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.901    11.976    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           0.946    13.046    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.170 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    13.170    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    13.384 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.132    14.516    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X21Y16         LUT6 (Prop_lut6_I4_O)        0.297    14.813 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.294    17.107    chip_core/housekeeping/hkspi_n_57
    SLICE_X52Y16         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.039ns  (logic 2.598ns (15.245%)  route 14.442ns (84.755%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.460    11.828    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124    11.952 r  chip_core/housekeeping/hkspi/wb_dat_o[24]_i_32/O
                         net (fo=1, routed)           0.000    11.952    chip_core/housekeeping/hkspi/wb_dat_o[24]_i_32_n_0
    SLICE_X25Y5          MUXF7 (Prop_muxf7_I1_O)      0.245    12.197 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[24]_i_18/O
                         net (fo=1, routed)           0.000    12.197    chip_core/housekeeping/hkspi/wb_dat_o_reg[24]_i_18_n_0
    SLICE_X25Y5          MUXF8 (Prop_muxf8_I0_O)      0.104    12.301 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[24]_i_7/O
                         net (fo=1, routed)           1.118    13.419    chip_core/housekeeping/hkspi/wb_dat_o_reg[24]_i_7_n_0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.316    13.735 r  chip_core/housekeeping/hkspi/wb_dat_o[24]_i_3/O
                         net (fo=1, routed)           0.494    14.229    chip_core/housekeeping/hkspi/wb_dat_o[24]_i_3_n_0
    SLICE_X22Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.353 r  chip_core/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=5, routed)           2.686    17.039    chip_core/housekeeping/hkspi_n_1
    SLICE_X55Y15         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.995ns  (logic 2.568ns (15.109%)  route 14.427ns (84.891%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    AA11                 IBUF (Prop_ibuf_I_O)         1.561     1.561 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          4.683     6.243    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X27Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.367 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         4.584    10.951    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X4Y20          LUT3 (Prop_lut3_I0_O)        0.124    11.075 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.901    11.976    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.100 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           0.946    13.046    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.170 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    13.170    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    13.384 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.132    14.516    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X21Y16         LUT6 (Prop_lut6_I4_O)        0.297    14.813 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.182    16.995    chip_core/housekeeping/hkspi_n_57
    SLICE_X54Y15         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y20         FDRE                         0.000     0.000 r  chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[24]/C
    SLICE_X69Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[24]/Q
                         net (fo=1, routed)           0.059     0.187    chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg_n_0_[24]
    SLICE_X68Y20         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_1[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_1[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  chip_core/gpio_control_in_1[4]/shift_register_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chip_core/gpio_control_in_1[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.056     0.197    chip_core/gpio_control_in_1[4]/shift_register_reg_n_0_[0]
    SLICE_X3Y3           FDCE                                         r  chip_core/gpio_control_in_1[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/spi_master_miso_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/spi_master_miso_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE                         0.000     0.000 r  chip_core/soc/core/spi_master_miso_data_reg[1]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/spi_master_miso_data_reg[1]/Q
                         net (fo=2, routed)           0.069     0.197    chip_core/soc/core/spi_master_miso_data[1]
    SLICE_X35Y9          FDRE                                         r  chip_core/soc/core/spi_master_miso_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/spi_master_miso_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/spi_master_miso_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE                         0.000     0.000 r  chip_core/soc/core/spi_master_miso_data_reg[0]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chip_core/soc/core/spi_master_miso_data_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    chip_core/soc/core/spi_master_miso_data[0]
    SLICE_X35Y9          FDRE                                         r  chip_core/soc/core/spi_master_miso_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_2[15]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_2[15]/gpio_outenb_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.148ns (66.156%)  route 0.076ns (33.844%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE                         0.000     0.000 r  chip_core/gpio_control_in_2[15]/shift_register_reg[1]/C
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  chip_core/gpio_control_in_2[15]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.076     0.224    chip_core/gpio_control_in_2[15]/shift_register_reg_n_0_[1]
    SLICE_X13Y30         FDPE                                         r  chip_core/gpio_control_in_2[15]/gpio_outenb_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_1[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_1[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  chip_core/gpio_control_in_1[2]/shift_register_reg[0]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  chip_core/gpio_control_in_1[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    chip_core/gpio_control_in_1[2]/shift_register_reg_n_0_[0]
    SLICE_X2Y14          FDCE                                         r  chip_core/gpio_control_in_1[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_2[15]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_2[15]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE                         0.000     0.000 r  chip_core/gpio_control_in_2[15]/shift_register_reg[0]/C
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  chip_core/gpio_control_in_2[15]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    chip_core/gpio_control_in_2[15]/shift_register_reg_n_0_[0]
    SLICE_X12Y30         FDCE                                         r  chip_core/gpio_control_in_2[15]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE                         0.000     0.000 r  chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/Q
                         net (fo=1, routed)           0.105     0.233    chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11]
    SLICE_X74Y15         FDRE                                         r  chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.478%)  route 0.107ns (45.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDRE                         0.000     0.000 r  chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]/C
    SLICE_X73Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]/Q
                         net (fo=1, routed)           0.107     0.235    chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7]
    SLICE_X74Y15         FDRE                                         r  chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg/DIBDI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.511%)  route 0.111ns (46.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[31]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[31]/Q
                         net (fo=1, routed)           0.111     0.239    chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[31]
    RAMB18_X3Y10         RAMB18E1                                     r  chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------





