

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Feb 08 21:27:22 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 23/03/2023 GMT
    16                           ; 
    17                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     
    50                           	psect	idataCOMRAM
    51   000884                     __pidataCOMRAM:
    52                           	callstack 0
    53                           
    54                           ;initializer for _display_array
    55   000884  003F               	dw	63
    56   000886  0006               	dw	6
    57   000888  005B               	dw	91
    58   00088A  004F               	dw	79
    59   00088C  0066               	dw	102
    60   00088E  006D               	dw	109
    61   000890  007D               	dw	125
    62   000892  0007               	dw	7
    63   000894  007F               	dw	127
    64   000896  0067               	dw	103
    65   000898  0077               	dw	119
    66   00089A  007C               	dw	124
    67   00089C  0039               	dw	57
    68   00089E  005E               	dw	94
    69   0008A0  0079               	dw	121
    70   0008A2  0071               	dw	113
    71   000000                     _LATD	set	3980
    72   000000                     _TRISD	set	3989
    73   000000                     _ADCON1	set	4033
    74                           
    75                           ; #config settings
    76                           
    77                           	psect	cinit
    78   00085E                     __pcinit:
    79                           	callstack 0
    80   00085E                     start_initialization:
    81                           	callstack 0
    82   00085E                     __initialization:
    83                           	callstack 0
    84                           
    85                           ; Initialize objects allocated to COMRAM (32 bytes)
    86                           ; load TBLPTR registers with __pidataCOMRAM
    87   00085E  0E84               	movlw	low __pidataCOMRAM
    88   000860  6EF6               	movwf	tblptrl,c
    89   000862  0E08               	movlw	high __pidataCOMRAM
    90   000864  6EF7               	movwf	tblptrh,c
    91   000866  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    92   000868  6EF8               	movwf	tblptru,c
    93   00086A  EE00  F001         	lfsr	0,__pdataCOMRAM
    94   00086E  EE10 F020          	lfsr	1,32
    95   000872                     copy_data0:
    96   000872  0009               	tblrd		*+
    97   000874  CFF5 FFEE          	movff	tablat,postinc0
    98   000878  50E5               	movf	postdec1,w,c
    99   00087A  50E1               	movf	fsr1l,w,c
   100   00087C  E1FA               	bnz	copy_data0
   101   00087E                     end_of_initialization:
   102                           	callstack 0
   103   00087E                     __end_of__initialization:
   104                           	callstack 0
   105   00087E  0100               	movlb	0
   106   000880  EF01  F004         	goto	_main	;jump to C main() function
   107                           
   108                           	psect	dataCOMRAM
   109   000001                     __pdataCOMRAM:
   110                           	callstack 0
   111   000001                     _display_array:
   112                           	callstack 0
   113   000001                     	ds	32
   114                           
   115                           	psect	cstackCOMRAM
   116   000021                     __pcstackCOMRAM:
   117                           	callstack 0
   118   000021                     ??_main:
   119                           
   120                           ; 1 bytes @ 0x0
   121   000021                     	ds	2
   122   000023                     main@i:
   123                           	callstack 0
   124                           
   125                           ; 2 bytes @ 0x2
   126   000023                     	ds	2
   127                           
   128 ;;
   129 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   130 ;;
   131 ;; *************** function _main *****************
   132 ;; Defined at:
   133 ;;		line 17 in file "main.c"
   134 ;; Parameters:    Size  Location     Type
   135 ;;		None
   136 ;; Auto vars:     Size  Location     Type
   137 ;;  i               2    2[COMRAM] int 
   138 ;; Return value:  Size  Location     Type
   139 ;;                  1    wreg      void 
   140 ;; Registers used:
   141 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   142 ;; Tracked objects:
   143 ;;		On entry : 0/0
   144 ;;		On exit  : 0/0
   145 ;;		Unchanged: 0/0
   146 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   147 ;;      Params:         0       0       0       0       0       0       0       0       0
   148 ;;      Locals:         2       0       0       0       0       0       0       0       0
   149 ;;      Temps:          2       0       0       0       0       0       0       0       0
   150 ;;      Totals:         4       0       0       0       0       0       0       0       0
   151 ;;Total ram usage:        4 bytes
   152 ;; This function calls:
   153 ;;		Nothing
   154 ;; This function is called by:
   155 ;;		Startup code after reset
   156 ;; This function uses a non-reentrant model
   157 ;;
   158                           
   159                           	psect	text0
   160   000802                     __ptext0:
   161                           	callstack 0
   162   000802                     _main:
   163                           	callstack 31
   164   000802                     
   165                           ;main.c: 18:     ADCON1 = 0X0F;
   166   000802  0E0F               	movlw	15
   167   000804  6EC1               	movwf	193,c	;volatile
   168                           
   169                           ;main.c: 19:     TRISD = 0;
   170   000806  0E00               	movlw	0
   171   000808  6E95               	movwf	149,c	;volatile
   172                           
   173                           ;main.c: 21:     for(int i=0; i<=15; i++){
   174   00080A  0E00               	movlw	0
   175   00080C  6E24               	movwf	(main@i+1)^0,c
   176   00080E  0E00               	movlw	0
   177   000810  6E23               	movwf	main@i^0,c
   178   000812                     l699:
   179                           
   180                           ;main.c: 22:         LATD = display_array[i];
   181   000812  5023               	movf	main@i^0,w,c
   182   000814  0D02               	mullw	2
   183   000816  50F3               	movf	243,w,c
   184   000818  0F01               	addlw	low _display_array
   185   00081A  6ED9               	movwf	fsr2l,c
   186   00081C  6ADA               	clrf	fsr2h,c
   187   00081E  50DF               	movf	indf2,w,c
   188   000820  6E8C               	movwf	140,c	;volatile
   189   000822                     
   190                           ;main.c: 23:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   191   000822  0E1A               	movlw	26
   192   000824  6E22               	movwf	(??_main+1)^0,c
   193   000826  0E5E               	movlw	94
   194   000828  6E21               	movwf	??_main^0,c
   195   00082A  0E6E               	movlw	110
   196   00082C                     u27:
   197   00082C  2EE8               	decfsz	wreg,f,c
   198   00082E  D7FE               	bra	u27
   199   000830  2E21               	decfsz	??_main^0,f,c
   200   000832  D7FC               	bra	u27
   201   000834  2E22               	decfsz	(??_main+1)^0,f,c
   202   000836  D7FA               	bra	u27
   203   000838  D000               	nop2	
   204   00083A                     
   205                           ;main.c: 24:     }
   206   00083A  4A23               	infsnz	main@i^0,f,c
   207   00083C  2A24               	incf	(main@i+1)^0,f,c
   208   00083E  BE24               	btfsc	(main@i+1)^0,7,c
   209   000840  EF2B  F004         	goto	u11
   210   000844  5024               	movf	(main@i+1)^0,w,c
   211   000846  E109               	bnz	u10
   212   000848  0E10               	movlw	16
   213   00084A  5C23               	subwf	main@i^0,w,c
   214   00084C  A0D8               	btfss	status,0,c
   215   00084E  EF2B  F004         	goto	u11
   216   000852  EF2D  F004         	goto	u10
   217   000856                     u11:
   218   000856  EF09  F004         	goto	l699
   219   00085A                     u10:
   220   00085A  EF00  F000         	goto	start
   221   00085E                     __end_of_main:
   222                           	callstack 0
   223                           
   224                           	psect	smallconst
   225   000800                     __psmallconst:
   226                           	callstack 0
   227   000800  00                 	db	0
   228   000801  00                 	db	0	; dummy byte at the end
   229   000000                     
   230                           	psect	rparam
   231   000000                     
   232                           	psect	config
   233                           
   234                           ;Config register CONFIG1L @ 0x300000
   235                           ;	PLL Prescaler Selection bits
   236                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   237                           ;	System Clock Postscaler Selection bits
   238                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   239                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   240                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   241   300000                     	org	3145728
   242   300000  00                 	db	0
   243                           
   244                           ;Config register CONFIG1H @ 0x300001
   245                           ;	Oscillator Selection bits
   246                           ;	FOSC = HS, HS oscillator (HS)
   247                           ;	Fail-Safe Clock Monitor Enable bit
   248                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   249                           ;	Internal/External Oscillator Switchover bit
   250                           ;	IESO = OFF, Oscillator Switchover mode disabled
   251   300001                     	org	3145729
   252   300001  0C                 	db	12
   253                           
   254                           ;Config register CONFIG2L @ 0x300002
   255                           ;	Power-up Timer Enable bit
   256                           ;	PWRT = OFF, PWRT disabled
   257                           ;	Brown-out Reset Enable bits
   258                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   259                           ;	Brown-out Reset Voltage bits
   260                           ;	BORV = 3, Minimum setting 2.05V
   261                           ;	USB Voltage Regulator Enable bit
   262                           ;	VREGEN = OFF, USB voltage regulator disabled
   263   300002                     	org	3145730
   264   300002  1F                 	db	31
   265                           
   266                           ;Config register CONFIG2H @ 0x300003
   267                           ;	Watchdog Timer Enable bit
   268                           ;	WDT = ON, WDT enabled
   269                           ;	Watchdog Timer Postscale Select bits
   270                           ;	WDTPS = 32768, 1:32768
   271   300003                     	org	3145731
   272   300003  1F                 	db	31
   273                           
   274                           ; Padding undefined space
   275   300004                     	org	3145732
   276   300004  FF                 	db	255
   277                           
   278                           ;Config register CONFIG3H @ 0x300005
   279                           ;	CCP2 MUX bit
   280                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   281                           ;	PORTB A/D Enable bit
   282                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   283                           ;	Low-Power Timer 1 Oscillator Enable bit
   284                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   285                           ;	MCLR Pin Enable bit
   286                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   287   300005                     	org	3145733
   288   300005  83                 	db	131
   289                           
   290                           ;Config register CONFIG4L @ 0x300006
   291                           ;	Stack Full/Underflow Reset Enable bit
   292                           ;	STVREN = ON, Stack full/underflow will cause Reset
   293                           ;	Single-Supply ICSP Enable bit
   294                           ;	LVP = ON, Single-Supply ICSP enabled
   295                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   296                           ;	ICPRT = OFF, ICPORT disabled
   297                           ;	Extended Instruction Set Enable bit
   298                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   299                           ;	Background Debugger Enable bit
   300                           ;	DEBUG = 0x1, unprogrammed default
   301   300006                     	org	3145734
   302   300006  85                 	db	133
   303                           
   304                           ; Padding undefined space
   305   300007                     	org	3145735
   306   300007  FF                 	db	255
   307                           
   308                           ;Config register CONFIG5L @ 0x300008
   309                           ;	Code Protection bit
   310                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   311                           ;	Code Protection bit
   312                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   313                           ;	Code Protection bit
   314                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   315                           ;	Code Protection bit
   316                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   317   300008                     	org	3145736
   318   300008  0F                 	db	15
   319                           
   320                           ;Config register CONFIG5H @ 0x300009
   321                           ;	Boot Block Code Protection bit
   322                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   323                           ;	Data EEPROM Code Protection bit
   324                           ;	CPD = OFF, Data EEPROM is not code-protected
   325   300009                     	org	3145737
   326   300009  C0                 	db	192
   327                           
   328                           ;Config register CONFIG6L @ 0x30000A
   329                           ;	Write Protection bit
   330                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   331                           ;	Write Protection bit
   332                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   333                           ;	Write Protection bit
   334                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   335                           ;	Write Protection bit
   336                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   337   30000A                     	org	3145738
   338   30000A  0F                 	db	15
   339                           
   340                           ;Config register CONFIG6H @ 0x30000B
   341                           ;	Configuration Register Write Protection bit
   342                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   343                           ;	Boot Block Write Protection bit
   344                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   345                           ;	Data EEPROM Write Protection bit
   346                           ;	WRTD = OFF, Data EEPROM is not write-protected
   347   30000B                     	org	3145739
   348   30000B  E0                 	db	224
   349                           
   350                           ;Config register CONFIG7L @ 0x30000C
   351                           ;	Table Read Protection bit
   352                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   353                           ;	Table Read Protection bit
   354                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   355                           ;	Table Read Protection bit
   356                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   357                           ;	Table Read Protection bit
   358                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   359   30000C                     	org	3145740
   360   30000C  0F                 	db	15
   361                           
   362                           ;Config register CONFIG7H @ 0x30000D
   363                           ;	Boot Block Table Read Protection bit
   364                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   365   30000D                     	org	3145741
   366   30000D  40                 	db	64
   367                           tosu	equ	0xFFF
   368                           tosh	equ	0xFFE
   369                           tosl	equ	0xFFD
   370                           stkptr	equ	0xFFC
   371                           pclatu	equ	0xFFB
   372                           pclath	equ	0xFFA
   373                           pcl	equ	0xFF9
   374                           tblptru	equ	0xFF8
   375                           tblptrh	equ	0xFF7
   376                           tblptrl	equ	0xFF6
   377                           tablat	equ	0xFF5
   378                           prodh	equ	0xFF4
   379                           prodl	equ	0xFF3
   380                           indf0	equ	0xFEF
   381                           postinc0	equ	0xFEE
   382                           postdec0	equ	0xFED
   383                           preinc0	equ	0xFEC
   384                           plusw0	equ	0xFEB
   385                           fsr0h	equ	0xFEA
   386                           fsr0l	equ	0xFE9
   387                           wreg	equ	0xFE8
   388                           indf1	equ	0xFE7
   389                           postinc1	equ	0xFE6
   390                           postdec1	equ	0xFE5
   391                           preinc1	equ	0xFE4
   392                           plusw1	equ	0xFE3
   393                           fsr1h	equ	0xFE2
   394                           fsr1l	equ	0xFE1
   395                           bsr	equ	0xFE0
   396                           indf2	equ	0xFDF
   397                           postinc2	equ	0xFDE
   398                           postdec2	equ	0xFDD
   399                           preinc2	equ	0xFDC
   400                           plusw2	equ	0xFDB
   401                           fsr2h	equ	0xFDA
   402                           fsr2l	equ	0xFD9
   403                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        32
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4      36
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      45
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      25        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      4      24       1       37.9%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlll        2C      0       0      23        0.0%
BITBIGSFRlh         2B      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      24      24        0.0%
DATA                 0      0      24       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Feb 08 21:27:22 2024

                     l17 085A                       u10 085A                       u11 0856  
                     u27 082C                      l701 0822                      l703 083A  
                    l705 083E                      l693 0802                      l699 0812  
                    wreg 0FE8                     _LATD 0F8C                     _main 0802  
                   fsr2h 0FDA                     indf2 0FDF                     fsr1l 0FE1  
                   fsr2l 0FD9                     prodl 0FF3                     start 0000  
           ___param_bank 0000                    ?_main 0021                    _TRISD 0F95  
                  main@i 0023                    tablat 0FF5                    status 0FD8  
        __initialization 085E             __end_of_main 085E                   ??_main 0021  
          __activetblptr 0000                   _ADCON1 0FC1                   isa$std 0001  
           __pdataCOMRAM 0001             __mediumconst 0000                   tblptrh 0FF7  
                 tblptrl 0FF6                   tblptru 0FF8               __accesstop 0060  
__end_of__initialization 087E            ___rparam_used 0001           __pcstackCOMRAM 0021  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 085E                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 087E                  postdec1 0FE5                  postinc0 0FEE  
          __pidataCOMRAM 0884      start_initialization 085E              __smallconst 0800  
              copy_data0 0872                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000            _display_array 0001  
