============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu May 16 21:18:03 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.373802s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (83.0%)

RUN-1004 : used memory is 278 MB, reserved memory is 254 MB, peak memory is 284 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 4.1667 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 4.1667 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 4.1667 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 4.1667 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  9.6829999999999998 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 9.6829999999999998"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  9.6829999999999998 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 9.6829999999999998"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4260607557632"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85749022064640"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_req will be merged to another kept net isp_rd_data_en_reg
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[31] will be merged to another kept net isp_rd_data_reg[31]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[30] will be merged to another kept net isp_rd_data_reg[30]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[29] will be merged to another kept net isp_rd_data_reg[29]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[28] will be merged to another kept net isp_rd_data_reg[28]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[27] will be merged to another kept net isp_rd_data_reg[27]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[26] will be merged to another kept net isp_rd_data_reg[26]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[25] will be merged to another kept net isp_rd_data_reg[25]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[24] will be merged to another kept net isp_rd_data_reg[24]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[23] will be merged to another kept net isp_rd_data_reg[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9987 instances
RUN-0007 : 6148 luts, 2986 seqs, 471 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11185 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6603 nets have 2 pins
RUN-1001 : 3293 nets have [3 - 5] pins
RUN-1001 : 790 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 202 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1318     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     637     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9985 instances, 6148 luts, 2986 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47196, tnet num: 11183, tinst num: 9985, tnode num: 57135, tedge num: 77137.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11183 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.970100s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (90.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.73656e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9985.
PHY-3001 : Level 1 #clusters 1465.
PHY-3001 : End clustering;  0.084321s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 751985, overlap = 294.188
PHY-3002 : Step(2): len = 665259, overlap = 346.875
PHY-3002 : Step(3): len = 459385, overlap = 492.031
PHY-3002 : Step(4): len = 413968, overlap = 510.938
PHY-3002 : Step(5): len = 330968, overlap = 586.344
PHY-3002 : Step(6): len = 298395, overlap = 623.969
PHY-3002 : Step(7): len = 247230, overlap = 671.594
PHY-3002 : Step(8): len = 214835, overlap = 718.312
PHY-3002 : Step(9): len = 194698, overlap = 764.656
PHY-3002 : Step(10): len = 174574, overlap = 775.719
PHY-3002 : Step(11): len = 153784, overlap = 811.5
PHY-3002 : Step(12): len = 141242, overlap = 846.938
PHY-3002 : Step(13): len = 133744, overlap = 851.094
PHY-3002 : Step(14): len = 123947, overlap = 860.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5037e-06
PHY-3002 : Step(15): len = 142952, overlap = 804.438
PHY-3002 : Step(16): len = 201408, overlap = 627.781
PHY-3002 : Step(17): len = 214593, overlap = 607.406
PHY-3002 : Step(18): len = 215959, overlap = 554.469
PHY-3002 : Step(19): len = 205853, overlap = 544.688
PHY-3002 : Step(20): len = 198170, overlap = 549.812
PHY-3002 : Step(21): len = 189807, overlap = 556.156
PHY-3002 : Step(22): len = 186618, overlap = 553.312
PHY-3002 : Step(23): len = 183685, overlap = 552.688
PHY-3002 : Step(24): len = 181882, overlap = 553.594
PHY-3002 : Step(25): len = 179210, overlap = 539.969
PHY-3002 : Step(26): len = 178811, overlap = 522.656
PHY-3002 : Step(27): len = 178482, overlap = 523.938
PHY-3002 : Step(28): len = 178051, overlap = 528.719
PHY-3002 : Step(29): len = 175433, overlap = 548.906
PHY-3002 : Step(30): len = 174310, overlap = 558.188
PHY-3002 : Step(31): len = 172958, overlap = 550
PHY-3002 : Step(32): len = 172385, overlap = 557.031
PHY-3002 : Step(33): len = 171669, overlap = 567.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.0074e-06
PHY-3002 : Step(34): len = 179452, overlap = 549.656
PHY-3002 : Step(35): len = 191880, overlap = 526.094
PHY-3002 : Step(36): len = 198604, overlap = 507.219
PHY-3002 : Step(37): len = 202905, overlap = 521.562
PHY-3002 : Step(38): len = 203905, overlap = 525.5
PHY-3002 : Step(39): len = 204762, overlap = 529.469
PHY-3002 : Step(40): len = 204089, overlap = 523.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.00148e-05
PHY-3002 : Step(41): len = 217294, overlap = 498.438
PHY-3002 : Step(42): len = 232857, overlap = 451.438
PHY-3002 : Step(43): len = 240958, overlap = 406.906
PHY-3002 : Step(44): len = 244197, overlap = 382.406
PHY-3002 : Step(45): len = 244736, overlap = 378.125
PHY-3002 : Step(46): len = 244553, overlap = 387.094
PHY-3002 : Step(47): len = 244223, overlap = 400.781
PHY-3002 : Step(48): len = 243451, overlap = 395.906
PHY-3002 : Step(49): len = 242470, overlap = 399.406
PHY-3002 : Step(50): len = 242359, overlap = 399.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.00296e-05
PHY-3002 : Step(51): len = 255930, overlap = 368.938
PHY-3002 : Step(52): len = 271435, overlap = 333.406
PHY-3002 : Step(53): len = 281481, overlap = 298.031
PHY-3002 : Step(54): len = 285618, overlap = 279.75
PHY-3002 : Step(55): len = 286227, overlap = 280.344
PHY-3002 : Step(56): len = 285998, overlap = 286.719
PHY-3002 : Step(57): len = 284841, overlap = 288.188
PHY-3002 : Step(58): len = 283996, overlap = 290.281
PHY-3002 : Step(59): len = 283061, overlap = 298.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.00592e-05
PHY-3002 : Step(60): len = 298401, overlap = 281.312
PHY-3002 : Step(61): len = 313556, overlap = 250.906
PHY-3002 : Step(62): len = 318972, overlap = 233.156
PHY-3002 : Step(63): len = 322457, overlap = 226.531
PHY-3002 : Step(64): len = 325287, overlap = 207.438
PHY-3002 : Step(65): len = 326998, overlap = 179.812
PHY-3002 : Step(66): len = 326095, overlap = 190.844
PHY-3002 : Step(67): len = 327291, overlap = 193.375
PHY-3002 : Step(68): len = 328480, overlap = 191.656
PHY-3002 : Step(69): len = 328913, overlap = 187.031
PHY-3002 : Step(70): len = 328481, overlap = 186.562
PHY-3002 : Step(71): len = 328699, overlap = 191.375
PHY-3002 : Step(72): len = 328659, overlap = 198.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.01185e-05
PHY-3002 : Step(73): len = 342595, overlap = 185.469
PHY-3002 : Step(74): len = 353727, overlap = 177.406
PHY-3002 : Step(75): len = 356426, overlap = 168.844
PHY-3002 : Step(76): len = 359691, overlap = 157
PHY-3002 : Step(77): len = 362847, overlap = 154.562
PHY-3002 : Step(78): len = 364662, overlap = 155.531
PHY-3002 : Step(79): len = 363973, overlap = 147.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000160237
PHY-3002 : Step(80): len = 374940, overlap = 146.75
PHY-3002 : Step(81): len = 382516, overlap = 145.562
PHY-3002 : Step(82): len = 384079, overlap = 139.281
PHY-3002 : Step(83): len = 386737, overlap = 128.875
PHY-3002 : Step(84): len = 391340, overlap = 128.156
PHY-3002 : Step(85): len = 395002, overlap = 127.688
PHY-3002 : Step(86): len = 394128, overlap = 123.938
PHY-3002 : Step(87): len = 394998, overlap = 122.5
PHY-3002 : Step(88): len = 396857, overlap = 129.875
PHY-3002 : Step(89): len = 398078, overlap = 124.719
PHY-3002 : Step(90): len = 396018, overlap = 124.094
PHY-3002 : Step(91): len = 395574, overlap = 121.781
PHY-3002 : Step(92): len = 396503, overlap = 117.938
PHY-3002 : Step(93): len = 397958, overlap = 118.312
PHY-3002 : Step(94): len = 396551, overlap = 122.75
PHY-3002 : Step(95): len = 396223, overlap = 120.406
PHY-3002 : Step(96): len = 395890, overlap = 114.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000320474
PHY-3002 : Step(97): len = 402263, overlap = 112.469
PHY-3002 : Step(98): len = 407011, overlap = 103.688
PHY-3002 : Step(99): len = 408409, overlap = 103.5
PHY-3002 : Step(100): len = 409812, overlap = 100.656
PHY-3002 : Step(101): len = 411524, overlap = 92.9062
PHY-3002 : Step(102): len = 413013, overlap = 85.4688
PHY-3002 : Step(103): len = 412833, overlap = 95.4688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000589426
PHY-3002 : Step(104): len = 417086, overlap = 95.6875
PHY-3002 : Step(105): len = 420478, overlap = 97.7812
PHY-3002 : Step(106): len = 421317, overlap = 90.2188
PHY-3002 : Step(107): len = 422819, overlap = 87.75
PHY-3002 : Step(108): len = 425235, overlap = 91.9688
PHY-3002 : Step(109): len = 428106, overlap = 87.6562
PHY-3002 : Step(110): len = 427938, overlap = 90.7812
PHY-3002 : Step(111): len = 428472, overlap = 90.0312
PHY-3002 : Step(112): len = 429685, overlap = 88.6875
PHY-3002 : Step(113): len = 430108, overlap = 86.2812
PHY-3002 : Step(114): len = 429594, overlap = 87.2812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00102551
PHY-3002 : Step(115): len = 432203, overlap = 76.0625
PHY-3002 : Step(116): len = 433934, overlap = 74.625
PHY-3002 : Step(117): len = 434159, overlap = 81.8125
PHY-3002 : Step(118): len = 435501, overlap = 80.1562
PHY-3002 : Step(119): len = 437808, overlap = 76.125
PHY-3002 : Step(120): len = 440222, overlap = 75.3125
PHY-3002 : Step(121): len = 439896, overlap = 79.0312
PHY-3002 : Step(122): len = 439955, overlap = 76.75
PHY-3002 : Step(123): len = 440993, overlap = 78.5312
PHY-3002 : Step(124): len = 442277, overlap = 78.3438
PHY-3002 : Step(125): len = 442669, overlap = 72.6562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00166307
PHY-3002 : Step(126): len = 444084, overlap = 68.2812
PHY-3002 : Step(127): len = 445242, overlap = 68.1875
PHY-3002 : Step(128): len = 445840, overlap = 68.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11185.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595480, over cnt = 1271(3%), over = 6938, worst = 31
PHY-1001 : End global iterations;  0.314793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.9%)

PHY-1001 : Congestion index: top1 = 88.97, top5 = 61.38, top10 = 51.21, top15 = 45.18.
PHY-3001 : End congestion estimation;  0.430583s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11183 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401788s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (66.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000145902
PHY-3002 : Step(129): len = 497653, overlap = 30.1875
PHY-3002 : Step(130): len = 499957, overlap = 25.6875
PHY-3002 : Step(131): len = 497071, overlap = 23.4062
PHY-3002 : Step(132): len = 493970, overlap = 21.8438
PHY-3002 : Step(133): len = 493144, overlap = 20.9688
PHY-3002 : Step(134): len = 492658, overlap = 18.75
PHY-3002 : Step(135): len = 491269, overlap = 15.9375
PHY-3002 : Step(136): len = 490708, overlap = 12.8125
PHY-3002 : Step(137): len = 491374, overlap = 12.5312
PHY-3002 : Step(138): len = 490025, overlap = 13.375
PHY-3002 : Step(139): len = 487869, overlap = 10.2812
PHY-3002 : Step(140): len = 487133, overlap = 7.75
PHY-3002 : Step(141): len = 485773, overlap = 8.4375
PHY-3002 : Step(142): len = 483856, overlap = 7.84375
PHY-3002 : Step(143): len = 482550, overlap = 7.90625
PHY-3002 : Step(144): len = 481383, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000291805
PHY-3002 : Step(145): len = 482310, overlap = 10.9688
PHY-3002 : Step(146): len = 485435, overlap = 7.84375
PHY-3002 : Step(147): len = 486609, overlap = 7.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 162/11185.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589200, over cnt = 1707(4%), over = 7051, worst = 69
PHY-1001 : End global iterations;  0.371351s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.2%)

PHY-1001 : Congestion index: top1 = 77.97, top5 = 56.76, top10 = 48.76, top15 = 44.02.
PHY-3001 : End congestion estimation;  0.514369s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (42.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11183 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414405s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000134428
PHY-3002 : Step(148): len = 486541, overlap = 121.312
PHY-3002 : Step(149): len = 489253, overlap = 94.9062
PHY-3002 : Step(150): len = 484157, overlap = 94
PHY-3002 : Step(151): len = 480696, overlap = 83.5938
PHY-3002 : Step(152): len = 477655, overlap = 73.375
PHY-3002 : Step(153): len = 475065, overlap = 67
PHY-3002 : Step(154): len = 471934, overlap = 69.25
PHY-3002 : Step(155): len = 469648, overlap = 68.3438
PHY-3002 : Step(156): len = 468507, overlap = 64.25
PHY-3002 : Step(157): len = 466275, overlap = 59.375
PHY-3002 : Step(158): len = 464023, overlap = 56.2812
PHY-3002 : Step(159): len = 462607, overlap = 54.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000268856
PHY-3002 : Step(160): len = 463693, overlap = 51.7188
PHY-3002 : Step(161): len = 466268, overlap = 51.875
PHY-3002 : Step(162): len = 466962, overlap = 48.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000471049
PHY-3002 : Step(163): len = 473004, overlap = 41
PHY-3002 : Step(164): len = 480470, overlap = 36.875
PHY-3002 : Step(165): len = 480098, overlap = 37.625
PHY-3002 : Step(166): len = 480364, overlap = 34.875
PHY-3002 : Step(167): len = 480256, overlap = 35.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47196, tnet num: 11183, tinst num: 9985, tnode num: 57135, tedge num: 77137.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 240.22 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 602/11185.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591144, over cnt = 1889(5%), over = 6493, worst = 32
PHY-1001 : End global iterations;  0.408922s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 64.76, top5 = 51.20, top10 = 45.17, top15 = 41.65.
PHY-1001 : End incremental global routing;  0.546349s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11183 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415071s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.7%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9874 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 10053 instances, 6187 luts, 3015 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 485873
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9344/11253.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595640, over cnt = 1887(5%), over = 6504, worst = 32
PHY-1001 : End global iterations;  0.084849s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.8%)

PHY-1001 : Congestion index: top1 = 64.98, top5 = 51.28, top10 = 45.18, top15 = 41.70.
PHY-3001 : End congestion estimation;  0.233096s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (73.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47435, tnet num: 11251, tinst num: 10053, tnode num: 57461, tedge num: 77479.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.188287s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (52.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(168): len = 485501, overlap = 0
PHY-3002 : Step(169): len = 485429, overlap = 0
PHY-3002 : Step(170): len = 485479, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9356/11253.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594840, over cnt = 1907(5%), over = 6529, worst = 32
PHY-1001 : End global iterations;  0.080182s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (58.5%)

PHY-1001 : Congestion index: top1 = 65.26, top5 = 51.34, top10 = 45.25, top15 = 41.74.
PHY-3001 : End congestion estimation;  0.230383s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (67.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452841s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000540441
PHY-3002 : Step(171): len = 485407, overlap = 35.5625
PHY-3002 : Step(172): len = 485461, overlap = 35.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108088
PHY-3002 : Step(173): len = 485462, overlap = 35.5625
PHY-3002 : Step(174): len = 485595, overlap = 35.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00216176
PHY-3002 : Step(175): len = 485676, overlap = 35.3438
PHY-3002 : Step(176): len = 485756, overlap = 35.2812
PHY-3001 : Final: Len = 485756, Over = 35.2812
PHY-3001 : End incremental placement;  2.480634s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (49.1%)

OPT-1001 : Total overflow 241.12 peak overflow 2.88
OPT-1001 : End high-fanout net optimization;  3.678078s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (46.7%)

OPT-1001 : Current memory(MB): used = 514, reserve = 500, peak = 524.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9354/11253.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595624, over cnt = 1894(5%), over = 6394, worst = 32
PHY-1002 : len = 624688, over cnt = 1210(3%), over = 3071, worst = 28
PHY-1002 : len = 646696, over cnt = 360(1%), over = 800, worst = 15
PHY-1002 : len = 654288, over cnt = 26(0%), over = 30, worst = 3
PHY-1002 : len = 654720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.648323s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (45.8%)

PHY-1001 : Congestion index: top1 = 53.58, top5 = 45.23, top10 = 41.27, top15 = 38.90.
OPT-1001 : End congestion update;  0.794895s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (53.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364188s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.3%)

OPT-0007 : Start: WNS -2961 TNS -488104 NUM_FEPS 438
OPT-0007 : Iter 1: improved WNS -2961 TNS -434124 NUM_FEPS 438 with 37 cells processed and 3080 slack improved
OPT-0007 : Iter 2: improved WNS -2961 TNS -433806 NUM_FEPS 438 with 17 cells processed and 334 slack improved
OPT-0007 : Iter 3: improved WNS -2961 TNS -433806 NUM_FEPS 438 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.177296s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (49.1%)

OPT-1001 : Current memory(MB): used = 512, reserve = 498, peak = 524.
OPT-1001 : End physical optimization;  5.876810s wall, 2.859375s user + 0.062500s system = 2.921875s CPU (49.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6187 LUT to BLE ...
SYN-4008 : Packed 6187 LUT and 1269 SEQ to BLE.
SYN-4003 : Packing 1746 remaining SEQ's ...
SYN-4005 : Packed 1308 SEQ with LUT/SLICE
SYN-4006 : 3720 single LUT's are left
SYN-4006 : 438 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6625/7788 primitive instances ...
PHY-3001 : End packing;  0.443632s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (28.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4503 instances
RUN-1001 : 2185 mslices, 2186 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10237 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5372 nets have 2 pins
RUN-1001 : 3409 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4501 instances, 4371 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 504322, Over = 104.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5161/10237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 648720, over cnt = 1149(3%), over = 1771, worst = 8
PHY-1002 : len = 652920, over cnt = 713(2%), over = 978, worst = 6
PHY-1002 : len = 660256, over cnt = 268(0%), over = 358, worst = 6
PHY-1002 : len = 663872, over cnt = 70(0%), over = 93, worst = 5
PHY-1002 : len = 665024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.703856s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (46.6%)

PHY-1001 : Congestion index: top1 = 55.11, top5 = 46.90, top10 = 42.29, top15 = 39.57.
PHY-3001 : End congestion estimation;  0.907840s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (49.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44520, tnet num: 10235, tinst num: 4501, tnode num: 52376, tedge num: 75431.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.303278s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (59.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.897e-05
PHY-3002 : Step(177): len = 496929, overlap = 106.5
PHY-3002 : Step(178): len = 492987, overlap = 111
PHY-3002 : Step(179): len = 490540, overlap = 115.25
PHY-3002 : Step(180): len = 489219, overlap = 117.75
PHY-3002 : Step(181): len = 489608, overlap = 126.25
PHY-3002 : Step(182): len = 488980, overlap = 129.25
PHY-3002 : Step(183): len = 489012, overlap = 130
PHY-3002 : Step(184): len = 488316, overlap = 130.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013794
PHY-3002 : Step(185): len = 493186, overlap = 119
PHY-3002 : Step(186): len = 500537, overlap = 105
PHY-3002 : Step(187): len = 500363, overlap = 106.5
PHY-3002 : Step(188): len = 500587, overlap = 106
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265079
PHY-3002 : Step(189): len = 507868, overlap = 95.75
PHY-3002 : Step(190): len = 516361, overlap = 86
PHY-3002 : Step(191): len = 517047, overlap = 83.5
PHY-3002 : Step(192): len = 518148, overlap = 80.5
PHY-3002 : Step(193): len = 521286, overlap = 76.75
PHY-3002 : Step(194): len = 524893, overlap = 72.75
PHY-3002 : Step(195): len = 525533, overlap = 69
PHY-3002 : Step(196): len = 526611, overlap = 69.75
PHY-3002 : Step(197): len = 527460, overlap = 65.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000530157
PHY-3002 : Step(198): len = 533045, overlap = 64.5
PHY-3002 : Step(199): len = 538857, overlap = 62
PHY-3002 : Step(200): len = 544303, overlap = 63.75
PHY-3002 : Step(201): len = 547616, overlap = 65
PHY-3002 : Step(202): len = 549351, overlap = 67
PHY-3002 : Step(203): len = 549262, overlap = 64.75
PHY-3002 : Step(204): len = 550135, overlap = 60.5
PHY-3002 : Step(205): len = 550453, overlap = 58.25
PHY-3002 : Step(206): len = 550150, overlap = 56.75
PHY-3002 : Step(207): len = 550165, overlap = 60.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000989496
PHY-3002 : Step(208): len = 554227, overlap = 56.25
PHY-3002 : Step(209): len = 556807, overlap = 55.25
PHY-3002 : Step(210): len = 561307, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00189712
PHY-3002 : Step(211): len = 563949, overlap = 51.25
PHY-3002 : Step(212): len = 569102, overlap = 51.75
PHY-3002 : Step(213): len = 576727, overlap = 49.25
PHY-3002 : Step(214): len = 577303, overlap = 48.25
PHY-3002 : Step(215): len = 577508, overlap = 47
PHY-3002 : Step(216): len = 577844, overlap = 46.75
PHY-3002 : Step(217): len = 579065, overlap = 48.25
PHY-3002 : Step(218): len = 580362, overlap = 47.25
PHY-3002 : Step(219): len = 581116, overlap = 45
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00341706
PHY-3002 : Step(220): len = 582662, overlap = 44
PHY-3002 : Step(221): len = 583933, overlap = 43.5
PHY-3002 : Step(222): len = 585891, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.077416s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (2.9%)

PHY-3001 : Trial Legalized: Len = 608906
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 201/10237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 735016, over cnt = 1425(4%), over = 2410, worst = 8
PHY-1002 : len = 744336, over cnt = 866(2%), over = 1269, worst = 7
PHY-1002 : len = 752400, over cnt = 361(1%), over = 517, worst = 5
PHY-1002 : len = 755528, over cnt = 167(0%), over = 218, worst = 3
PHY-1002 : len = 757968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.953402s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 49.12, top5 = 43.57, top10 = 40.62, top15 = 38.57.
PHY-3001 : End congestion estimation;  1.166925s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (36.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449844s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (48.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243073
PHY-3002 : Step(223): len = 592563, overlap = 5.75
PHY-3002 : Step(224): len = 582347, overlap = 11
PHY-3002 : Step(225): len = 573440, overlap = 20.75
PHY-3002 : Step(226): len = 565252, overlap = 30
PHY-3002 : Step(227): len = 558959, overlap = 34.5
PHY-3002 : Step(228): len = 556206, overlap = 35.5
PHY-3002 : Step(229): len = 553359, overlap = 36.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000486145
PHY-3002 : Step(230): len = 557775, overlap = 34.75
PHY-3002 : Step(231): len = 560670, overlap = 32
PHY-3002 : Step(232): len = 562786, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000972291
PHY-3002 : Step(233): len = 565558, overlap = 30.75
PHY-3002 : Step(234): len = 569146, overlap = 30.75
PHY-3002 : Step(235): len = 570069, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 582236, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 37 instances has been re-located, deltaX = 10, deltaY = 24, maxDist = 1.
PHY-3001 : Final: Len = 582842, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44520, tnet num: 10235, tinst num: 4501, tnode num: 52376, tedge num: 75431.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.009357s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (48.0%)

RUN-1004 : used memory is 486 MB, reserved memory is 482 MB, peak memory is 538 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2923/10237.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719792, over cnt = 1319(3%), over = 2034, worst = 7
PHY-1002 : len = 726992, over cnt = 727(2%), over = 1010, worst = 6
PHY-1002 : len = 732344, over cnt = 349(0%), over = 474, worst = 6
PHY-1002 : len = 735096, over cnt = 183(0%), over = 241, worst = 4
PHY-1002 : len = 737776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.958867s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (24.4%)

PHY-1001 : Congestion index: top1 = 48.92, top5 = 43.28, top10 = 40.12, top15 = 38.02.
PHY-1001 : End incremental global routing;  1.166389s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (32.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423855s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4398 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4504 instances, 4374 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 583963
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9444/10240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739112, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 739160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 739184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275830s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (62.3%)

PHY-1001 : Congestion index: top1 = 48.94, top5 = 43.35, top10 = 40.19, top15 = 38.10.
PHY-3001 : End congestion estimation;  0.484282s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (61.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44559, tnet num: 10238, tinst num: 4504, tnode num: 52424, tedge num: 75488.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.400533s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (52.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(236): len = 583500, overlap = 0
PHY-3002 : Step(237): len = 583306, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9437/10240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 738232, over cnt = 17(0%), over = 23, worst = 3
PHY-1002 : len = 738320, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 738352, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 738368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.381577s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.0%)

PHY-1001 : Congestion index: top1 = 48.92, top5 = 43.34, top10 = 40.18, top15 = 38.05.
PHY-3001 : End congestion estimation;  0.586239s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (58.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.421550s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (33.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00022459
PHY-3002 : Step(238): len = 583306, overlap = 0.25
PHY-3002 : Step(239): len = 583306, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 583301, Over = 0
PHY-3001 : End spreading;  0.027073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 583301, Over = 0
PHY-3001 : End incremental placement;  3.157489s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (49.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.010387s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (46.8%)

OPT-1001 : Current memory(MB): used = 550, reserve = 540, peak = 552.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9445/10240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 738176, over cnt = 1(0%), over = 4, worst = 4
PHY-1002 : len = 738224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.179710s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (52.2%)

PHY-1001 : Congestion index: top1 = 48.92, top5 = 43.28, top10 = 40.14, top15 = 38.02.
OPT-1001 : End congestion update;  0.370243s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357264s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.1%)

OPT-0007 : Start: WNS -3221 TNS -351858 NUM_FEPS 310
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4402 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4504 instances, 4374 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 598517, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028475s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 32 instances has been re-located, deltaX = 8, deltaY = 23, maxDist = 2.
PHY-3001 : Final: Len = 598553, Over = 0
PHY-3001 : End incremental legalization;  0.210522s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (7.4%)

OPT-0007 : Iter 1: improved WNS -3121 TNS -259935 NUM_FEPS 312 with 173 cells processed and 39316 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4402 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4504 instances, 4374 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 602583, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 25 instances has been re-located, deltaX = 9, deltaY = 17, maxDist = 2.
PHY-3001 : Final: Len = 603009, Over = 0
PHY-3001 : End incremental legalization;  0.193891s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.4%)

OPT-0007 : Iter 2: improved WNS -3121 TNS -249903 NUM_FEPS 311 with 66 cells processed and 7991 slack improved
OPT-0007 : Iter 3: improved WNS -3121 TNS -249903 NUM_FEPS 311 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.461652s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (44.9%)

OPT-1001 : Current memory(MB): used = 552, reserve = 541, peak = 554.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357475s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8775/10240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 755936, over cnt = 186(0%), over = 274, worst = 6
PHY-1002 : len = 757208, over cnt = 73(0%), over = 84, worst = 3
PHY-1002 : len = 758144, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 758208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 758232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.574756s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (65.2%)

PHY-1001 : Congestion index: top1 = 50.86, top5 = 44.25, top10 = 40.92, top15 = 38.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363870s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3121 TNS -250832 NUM_FEPS 311
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3121ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3121ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10240 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10240 nets
OPT-1001 : End physical optimization;  9.176658s wall, 4.250000s user + 0.062500s system = 4.312500s CPU (47.0%)

RUN-1003 : finish command "place" in  29.127309s wall, 12.015625s user + 0.546875s system = 12.562500s CPU (43.1%)

RUN-1004 : used memory is 473 MB, reserved memory is 459 MB, peak memory is 554 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.125745s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (75.0%)

RUN-1004 : used memory is 475 MB, reserved memory is 462 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4506 instances
RUN-1001 : 2185 mslices, 2189 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10240 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5367 nets have 2 pins
RUN-1001 : 3415 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44559, tnet num: 10238, tinst num: 4504, tnode num: 52424, tedge num: 75488.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2185 mslices, 2189 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 723024, over cnt = 1419(4%), over = 2386, worst = 8
PHY-1002 : len = 733152, over cnt = 790(2%), over = 1109, worst = 7
PHY-1002 : len = 740440, over cnt = 340(0%), over = 454, worst = 5
PHY-1002 : len = 745600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.754390s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (39.4%)

PHY-1001 : Congestion index: top1 = 50.97, top5 = 43.92, top10 = 40.44, top15 = 38.28.
PHY-1001 : End global routing;  0.943529s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (36.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 550, reserve = 541, peak = 554.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 804, reserve = 797, peak = 804.
PHY-1001 : End build detailed router design. 2.819509s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (36.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.516863s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (22.7%)

PHY-1001 : Current memory(MB): used = 838, reserve = 832, peak = 838.
PHY-1001 : End phase 1; 1.522503s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (22.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.93848e+06, over cnt = 844(0%), over = 845, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 843, reserve = 835, peak = 843.
PHY-1001 : End initial routed; 31.891664s wall, 17.546875s user + 0.171875s system = 17.718750s CPU (55.6%)

PHY-1001 : Update timing.....
PHY-1001 : 318/9610(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.259   |  -1064.742  |  366  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.569737s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (48.8%)

PHY-1001 : Current memory(MB): used = 846, reserve = 839, peak = 846.
PHY-1001 : End phase 2; 33.461462s wall, 18.312500s user + 0.171875s system = 18.484375s CPU (55.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 35 pins with SWNS -4.117ns STNS -1053.391ns FEP 366.
PHY-1001 : End OPT Iter 1; 0.188826s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.4%)

PHY-1022 : len = 1.93876e+06, over cnt = 866(0%), over = 867, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.320062s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (53.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9096e+06, over cnt = 302(0%), over = 302, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.257600s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (58.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90406e+06, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.414670s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (71.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90365e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.181631s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (77.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90366e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.115866s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (67.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.9037e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.106217s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.4%)

PHY-1001 : Update timing.....
PHY-1001 : 318/9610(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.117   |  -1054.486  |  366  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.601208s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (51.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 261 feed throughs used by 143 nets
PHY-1001 : End commit to database; 1.163603s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (45.7%)

PHY-1001 : Current memory(MB): used = 916, reserve = 912, peak = 916.
PHY-1001 : End phase 3; 5.358993s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (55.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -4.117ns STNS -1052.064ns FEP 366.
PHY-1001 : End OPT Iter 1; 0.196896s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (55.5%)

PHY-1022 : len = 1.90368e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.322727s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.117ns, -1052.064ns, 366}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90366e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.101004s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.4%)

PHY-1001 : Update timing.....
PHY-1001 : 319/9610(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.117   |  -1052.197  |  366  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.616583s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (39.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 264 feed throughs used by 146 nets
PHY-1001 : End commit to database; 1.235303s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (74.6%)

PHY-1001 : Current memory(MB): used = 924, reserve = 919, peak = 924.
PHY-1001 : End phase 4; 3.306934s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (56.2%)

PHY-1003 : Routed, final wirelength = 1.90366e+06
PHY-1001 : Current memory(MB): used = 926, reserve = 922, peak = 926.
PHY-1001 : End export database. 0.032068s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.4%)

PHY-1001 : End detail routing;  46.739284s wall, 24.687500s user + 0.187500s system = 24.875000s CPU (53.2%)

RUN-1003 : finish command "route" in  49.059292s wall, 25.546875s user + 0.203125s system = 25.750000s CPU (52.5%)

RUN-1004 : used memory is 922 MB, reserved memory is 919 MB, peak memory is 926 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8019   out of  19600   40.91%
#reg                     3156   out of  19600   16.10%
#le                      8449
  #lut only              5293   out of   8449   62.65%
  #reg only               430   out of   8449    5.09%
  #lut&reg               2726   out of   8449   32.26%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1613
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    246
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 81
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8449   |7298    |721     |3168    |25      |3       |
|  ISP                       |AHBISP                                          |1366   |754     |339     |767     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |598    |284     |145     |338     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |70     |33      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |6       |0       |7       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |66     |41      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |69     |36      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |4       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |63     |24      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |0       |0       |6       |2       |0       |
|    u_bypass                |bypass                                          |126    |86      |40      |32      |0       |0       |
|    u_demosaic              |demosaic                                        |453    |211     |142     |282     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |108    |38      |31      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |76     |33      |27      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |34      |27      |48      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |88     |39      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                           |26     |26      |0       |19      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |13      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |10     |10      |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |16     |16      |0       |14      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |31     |31      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |5      |5       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |33     |20      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |10     |10      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |132    |66      |18      |107     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |3       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |20      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |31     |23      |0       |31      |0       |0       |
|  kb                        |Keyboard                                        |92     |76      |16      |50      |0       |0       |
|  sd_reader                 |sd_reader                                       |707    |594     |100     |319     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |333    |296     |34      |145     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |738    |539     |119     |406     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |415    |267     |73      |281     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |150    |99      |21      |122     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |18     |16      |0       |18      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |36      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |173    |98      |30      |132     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |29     |11      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |26      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |24      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |323    |272     |46      |125     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |61     |49      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |50     |50      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |39     |30      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |102    |84      |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |71     |59      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5073   |5020    |51      |1367    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |147    |81      |65      |23      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5321  
    #2          2       2146  
    #3          3       677   
    #4          4       592   
    #5        5-10      946   
    #6        11-50     486   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.404858s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (90.1%)

RUN-1004 : used memory is 918 MB, reserved memory is 914 MB, peak memory is 974 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44559, tnet num: 10238, tinst num: 4504, tnode num: 52424, tedge num: 75488.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4504
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10240, pip num: 120111
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 264
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3117 valid insts, and 325126 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.031510s wall, 95.046875s user + 1.171875s system = 96.218750s CPU (564.9%)

RUN-1004 : used memory is 931 MB, reserved memory is 930 MB, peak memory is 1110 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_211803.log"
