{
    "ariane_testharness": {
        "declaration_path": "/cva6/corev_apu/tb/ariane_testharness.sv",
        "module_name": "ariane_testharness",
        "signal_width_data": {
            "AXI_ADDRESS_WIDTH": 32,
            "AXI_DATA_WIDTH": 32,
            "AXI_USER_EN": 32,
            "AXI_USER_WIDTH": 32,
            "DmiDelCycles": 32,
            "InclSimDTM": 1,
            "NUM_WORDS": 32,
            "StallRandomInput": 1,
            "StallRandomOutput": 1,
            "addr": 64,
            "be": 8,
            "clk_i": 1,
            "debug_enable": 1,
            "debug_req_bits_op": 2,
            "debug_req_core": 1,
            "debug_req_core_ungtd": 1,
            "debug_req_ready": 1,
            "debug_req_valid": 1,
            "debug_resp_ready": 1,
            "debug_resp_valid": 1,
            "dm_master_add": 64,
            "dm_master_be": 8,
            "dm_master_gnt": 1,
            "dm_master_r_rdata": 64,
            "dm_master_r_valid": 1,
            "dm_master_req": 1,
            "dm_master_wdata": 64,
            "dm_master_we": 1,
            "dm_slave_addr": 64,
            "dm_slave_be": 8,
            "dm_slave_rdata": 64,
            "dm_slave_req": 1,
            "dm_slave_wdata": 64,
            "dm_slave_we": 1,
            "dmi_del_cnt_d": 32,
            "dmi_del_cnt_q": 32,
            "dmi_exit": 32,
            "dmi_req_valid": 1,
            "dmi_resp_ready": 1,
            "dmi_resp_valid": 1,
            "exit_o": 32,
            "hart_id": 8,
            "init_done": 1,
            "ipi": 1,
            "irqs": 2,
            "jtag_TCK": 1,
            "jtag_TDI": 1,
            "jtag_TDO_data": 1,
            "jtag_TDO_driven": 1,
            "jtag_TMS": 1,
            "jtag_TRSTn": 1,
            "jtag_enable": 32,
            "jtag_exit": 32,
            "jtag_req_bits_addr": 7,
            "jtag_req_bits_data": 32,
            "jtag_req_bits_op": 2,
            "jtag_req_valid": 1,
            "jtag_resp_ready": 1,
            "jtag_resp_valid": 1,
            "ndmreset": 1,
            "ndmreset_n": 1,
            "rdata": 64,
            "req": 1,
            "rom_addr": 64,
            "rom_rdata": 64,
            "rom_req": 1,
            "rst_ni": 1,
            "rtc_i": 1,
            "ruser": 32,
            "rvfi_exit": 32,
            "rx": 1,
            "tandem_exit": 32,
            "test_en": 1,
            "timer_irq": 1,
            "tracer_exit": 32,
            "tx": 1,
            "wdata": 64,
            "we": 1,
            "wuser": 32,
            "ATOP_ADD": 3,
            "ATOP_ATOMICCMP": 6,
            "ATOP_ATOMICLOAD": 2,
            "ATOP_ATOMICSTORE": 2,
            "ATOP_ATOMICSWAP": 6,
            "ATOP_BIG_END": 1,
            "ATOP_CLR": 3,
            "ATOP_EOR": 3,
            "ATOP_LITTLE_END": 1,
            "ATOP_NONE": 2,
            "ATOP_R_RESP": 32,
            "ATOP_SET": 3,
            "ATOP_SMAX": 3,
            "ATOP_SMIN": 3,
            "ATOP_UMAX": 3,
            "ATOP_UMIN": 3,
            "BURST_FIXED": 2,
            "BURST_INCR": 2,
            "BURST_WRAP": 2,
            "CACHE_BUFFERABLE": 4,
            "CACHE_MODIFIABLE": 4,
            "CACHE_RD_ALLOC": 4,
            "CACHE_WR_ALLOC": 4,
            "DemuxAr": 10,
            "DemuxAw": 10,
            "DemuxB": 10,
            "DemuxR": 10,
            "DemuxW": 10,
            "MuxAr": 10,
            "MuxAw": 10,
            "MuxB": 10,
            "MuxR": 10,
            "MuxW": 10,
            "RESP_DECERR": 2,
            "RESP_EXOKAY": 2,
            "RESP_OKAY": 2,
            "RESP_SLVERR": 2,
            "ILEN": 32,
            "NRET": 32,
            "NrMaxRules": 32,
            "NbCompInstr": 32,
            "NbInstr": 32,
            "CauseBreakpoint": 3,
            "CauseRequest": 3,
            "CauseSingleStep": 3,
            "CauseTrigger": 3,
            "DTM_SUCCESS": 2,
            "DataAddr": 12,
            "DataCount": 4,
            "DbgVersion013": 4,
            "ExceptionAddress": 64,
            "HaltAddress": 64,
            "ProgBufSize": 5,
            "ResumeAddress": 64,
            "CPK_FORMATS": 5,
            "DONT_CARE": 1,
            "FP_FORMAT_BITS": 32,
            "INT_FORMAT_BITS": 32,
            "NUM_FP_FORMATS": 32,
            "NUM_INT_FORMATS": 32,
            "NUM_OPGROUPS": 32,
            "OP_BITS": 32,
            "BREAKPOINT": 32,
            "DEBUG_REQUEST": 32,
            "ENV_CALL_MMODE": 32,
            "ENV_CALL_SMODE": 32,
            "ENV_CALL_UMODE": 32,
            "ENV_CALL_VSMODE": 32,
            "HSTATUS_GVA": 64,
            "HSTATUS_HU": 64,
            "HSTATUS_SPV": 64,
            "HSTATUS_SPVP": 64,
            "HSTATUS_VGEIN": 64,
            "HSTATUS_VSBE": 64,
            "HSTATUS_VSXL": 64,
            "HSTATUS_VTSR": 64,
            "HSTATUS_VTVM": 64,
            "HSTATUS_VTW": 64,
            "ILLEGAL_INSTR": 32,
            "INSTR_ACCESS_FAULT": 32,
            "INSTR_ADDR_MISALIGNED": 32,
            "INSTR_GUEST_PAGE_FAULT": 32,
            "INSTR_PAGE_FAULT": 32,
            "IRQ_HS_EXT": 32,
            "IRQ_M_EXT": 32,
            "IRQ_M_SOFT": 32,
            "IRQ_M_TIMER": 32,
            "IRQ_S_EXT": 32,
            "IRQ_S_SOFT": 32,
            "IRQ_S_TIMER": 32,
            "IRQ_VS_EXT": 32,
            "IRQ_VS_SOFT": 32,
            "IRQ_VS_TIMER": 32,
            "LD_ACCESS_FAULT": 32,
            "LD_ADDR_MISALIGNED": 32,
            "LOAD_GUEST_PAGE_FAULT": 32,
            "LOAD_PAGE_FAULT": 32,
            "MENVCFG_CBFE": 64,
            "MENVCFG_CBIE": 64,
            "MENVCFG_CBZE": 64,
            "MENVCFG_FIOM": 64,
            "MENVCFG_PBMTE": 64,
            "MENVCFG_STCE": 64,
            "MIP_MEIP": 32,
            "MIP_MSIP": 32,
            "MIP_MTIP": 32,
            "MIP_SEIP": 32,
            "MIP_SGEIP": 32,
            "MIP_SSIP": 32,
            "MIP_STIP": 32,
            "MIP_VSEIP": 32,
            "MIP_VSSIP": 32,
            "MIP_VSTIP": 32,
            "MSTATUS_FS": 64,
            "MSTATUS_HIE": 64,
            "MSTATUS_HPIE": 64,
            "MSTATUS_HPP": 64,
            "MSTATUS_MIE": 64,
            "MSTATUS_MPIE": 64,
            "MSTATUS_MPP": 64,
            "MSTATUS_MPRV": 64,
            "MSTATUS_MXR": 64,
            "MSTATUS_SIE": 64,
            "MSTATUS_SPIE": 64,
            "MSTATUS_SPP": 64,
            "MSTATUS_SUM": 64,
            "MSTATUS_TSR": 64,
            "MSTATUS_TVM": 64,
            "MSTATUS_TW": 64,
            "MSTATUS_UIE": 64,
            "MSTATUS_UPIE": 64,
            "MSTATUS_XS": 64,
            "OpcodeAmo": 7,
            "OpcodeAuipc": 7,
            "OpcodeBranch": 7,
            "OpcodeC0": 2,
            "OpcodeC0Addi4spn": 3,
            "OpcodeC0Fld": 3,
            "OpcodeC0Fsd": 3,
            "OpcodeC0Ld": 3,
            "OpcodeC0Lw": 3,
            "OpcodeC0Sd": 3,
            "OpcodeC0Sw": 3,
            "OpcodeC0Zcb": 3,
            "OpcodeC1": 2,
            "OpcodeC1Addi": 3,
            "OpcodeC1Addiw": 3,
            "OpcodeC1Beqz": 3,
            "OpcodeC1Bnez": 3,
            "OpcodeC1J": 3,
            "OpcodeC1Jal": 3,
            "OpcodeC1Li": 3,
            "OpcodeC1LuiAddi16sp": 3,
            "OpcodeC1MiscAlu": 3,
            "OpcodeC2": 2,
            "OpcodeC2Fldsp": 3,
            "OpcodeC2Fsdsp": 3,
            "OpcodeC2JalrMvAdd": 3,
            "OpcodeC2Ldsp": 3,
            "OpcodeC2Lwsp": 3,
            "OpcodeC2Sdsp": 3,
            "OpcodeC2Slli": 3,
            "OpcodeC2Swsp": 3,
            "OpcodeCustom0": 7,
            "OpcodeCustom1": 7,
            "OpcodeCustom2": 7,
            "OpcodeCustom3": 7,
            "OpcodeJal": 7,
            "OpcodeJalr": 7,
            "OpcodeLoad": 7,
            "OpcodeLoadFp": 7,
            "OpcodeLui": 7,
            "OpcodeMadd": 7,
            "OpcodeMiscMem": 7,
            "OpcodeMsub": 7,
            "OpcodeNmadd": 7,
            "OpcodeNmsub": 7,
            "OpcodeOp": 7,
            "OpcodeOp32": 7,
            "OpcodeOpFp": 7,
            "OpcodeOpImm": 7,
            "OpcodeOpImm32": 7,
            "OpcodeRsrvd2": 7,
            "OpcodeRsrvd3": 7,
            "OpcodeStore": 7,
            "OpcodeStoreFp": 7,
            "OpcodeSystem": 7,
            "OpcodeVec": 7,
            "PLEN": 32,
            "READ_32_PSEUDOINSTRUCTION": 32,
            "READ_64_PSEUDOINSTRUCTION": 32,
            "SSTATUS_FS": 64,
            "SSTATUS_MXR": 64,
            "SSTATUS_SIE": 64,
            "SSTATUS_SPIE": 64,
            "SSTATUS_SPP": 64,
            "SSTATUS_SUM": 64,
            "SSTATUS_UIE": 64,
            "SSTATUS_UPIE": 64,
            "SSTATUS_UXL": 64,
            "SSTATUS_XS": 64,
            "STORE_GUEST_PAGE_FAULT": 32,
            "STORE_PAGE_FAULT": 32,
            "ST_ACCESS_FAULT": 32,
            "ST_ADDR_MISALIGNED": 32,
            "VIRTUAL_INSTRUCTION": 32,
            "WRITE_32_PSEUDOINSTRUCTION": 32,
            "WRITE_64_PSEUDOINSTRUCTION": 32,
            "XLEN": 32,
            "ADAPTER_REQ_FIFO_DEPTH": 32,
            "ADAPTER_RTRN_FIFO_DEPTH": 32,
            "L15_TLB_CSM_WIDTH": 32
        }
    },
    "ariane_testharness.i_ariane": {
        "declaration_path": "/cva6/corev_apu/src/ariane.sv",
        "module_name": "ariane",
        "signal_width_data": {
            "AxiAddrWidth": 32,
            "AxiDataWidth": 32,
            "AxiIdWidth": 32,
            "boot_addr_i": 32,
            "clk_i": 1,
            "debug_req_i": 1,
            "hart_id_i": 32,
            "ipi_i": 1,
            "irq_i": 2,
            "rst_ni": 1,
            "time_irq_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cvxif_coprocessor": {
        "declaration_path": "/cva6/core/cvxif_example/cvxif_example_coprocessor.sv",
        "module_name": "cvxif_example_coprocessor",
        "signal_width_data": {
            "NrRgprPorts": 32,
            "XLEN": 32,
            "alu_valid": 1,
            "clk_i": 1,
            "compressed_ready": 1,
            "compressed_valid": 1,
            "hartid": 32,
            "id": 3,
            "issue_hartid": 32,
            "issue_id": 3,
            "issue_rd": 5,
            "issue_ready": 1,
            "issue_valid": 1,
            "opcode": 4,
            "rd": 5,
            "register_valid": 1,
            "registers": 32,
            "result": 32,
            "rst_ni": 1,
            "we": 1
        }
    },
    "ariane_testharness.i_ariane.i_cvxif_coprocessor.compressed_instr_decoder_i": {
        "declaration_path": "/cva6/core/cvxif_example/compressed_instr_decoder.sv",
        "module_name": "compressed_instr_decoder",
        "signal_width_data": {
            "NbInstr": 32,
            "clk_i": 1,
            "compressed_ready_o": 1,
            "compressed_valid_i": 1,
            "rst_ni": 1,
            "sel": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cvxif_coprocessor.i_copro_alu": {
        "declaration_path": "/cva6/core/cvxif_example/copro_alu.sv",
        "module_name": "copro_alu",
        "signal_width_data": {
            "NrRgprPorts": 32,
            "XLEN": 32,
            "clk_i": 1,
            "hartid_i": 32,
            "hartid_n": 32,
            "hartid_o": 32,
            "hartid_q": 32,
            "id_i": 3,
            "id_n": 3,
            "id_o": 3,
            "id_q": 3,
            "opcode_i": 4,
            "rd_i": 5,
            "rd_n": 5,
            "rd_o": 5,
            "rd_q": 5,
            "registers_i": 32,
            "result_n": 32,
            "result_o": 32,
            "result_q": 32,
            "rst_ni": 1,
            "valid_n": 1,
            "valid_o": 1,
            "valid_q": 1,
            "we_n": 1,
            "we_o": 1,
            "we_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cvxif_coprocessor.instr_decoder_i": {
        "declaration_path": "/cva6/core/cvxif_example/instr_decoder.sv",
        "module_name": "instr_decoder",
        "signal_width_data": {
            "NbInstr": 32,
            "NrRgprPorts": 32,
            "clk_i": 1,
            "hartid_o": 32,
            "id_o": 3,
            "issue_ready_o": 1,
            "issue_valid_i": 1,
            "opcode_o": 4,
            "rd_o": 5,
            "register_valid_i": 1,
            "registers_o": 32,
            "rs1_ready": 1,
            "rs2_ready": 1,
            "rs3_ready": 1,
            "rst_ni": 1,
            "sel": 10,
            "i": 32,
            "j": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6": {
        "declaration_path": "/cva6/core/cva6.sv",
        "module_name": "cva6",
        "signal_width_data": {
            "AccCfg": 1,
            "NumPorts": 32,
            "acc_cons_en_csr": 1,
            "acc_resp_fflags": 5,
            "acc_resp_fflags_valid": 1,
            "acc_result_ex_id": 32,
            "acc_trans_id_ex_id": 3,
            "acc_valid_acc_ex": 1,
            "acc_valid_ex_id": 1,
            "addr_csr_perf": 12,
            "alu2_valid_id_ex": 2,
            "alu_valid_id_ex": 2,
            "amo_valid_commit": 1,
            "asid_csr_ex": 1,
            "boot_addr_i": 32,
            "branch_valid_id_ex": 2,
            "clk_i": 1,
            "commit_ack": 2,
            "commit_ack_commit_id": 2,
            "commit_drop_id_commit": 2,
            "commit_macro_ack": 2,
            "csr_addr_ex_csr": 12,
            "csr_commit_commit_ex": 1,
            "csr_hs_ld_st_inst_ex": 1,
            "csr_op_commit_csr": 8,
            "csr_rdata_csr_commit": 32,
            "csr_valid_id_ex": 2,
            "csr_wdata_commit_csr": 32,
            "csr_write_fflags_commit_cs": 1,
            "cycles": 64,
            "data_csr_perf": 32,
            "data_perf_csr": 32,
            "dcache_commit_wbuffer_empty": 1,
            "dcache_commit_wbuffer_not_ni": 1,
            "dcache_en_csr_nbdcache": 1,
            "dcache_flush_ack_cache_ctrl": 1,
            "dcache_flush_ctrl_cache": 1,
            "dcache_miss_cache_perf": 1,
            "debug_mode": 1,
            "debug_req_i": 1,
            "dirty_fp_state": 1,
            "dirty_v_state": 1,
            "dtlb_miss_ex_perf": 1,
            "en_ld_st_g_translation_csr_ex": 1,
            "en_ld_st_translation_csr_ex": 1,
            "enable_g_translation_csr_ex": 1,
            "enable_translation_csr_ex": 1,
            "epc_commit_pcgen": 32,
            "eret": 1,
            "f": 32,
            "fence_commit_controller": 1,
            "fence_i_commit_controller": 1,
            "fetch_ready_id_if": 2,
            "fetch_valid_if_id": 2,
            "fflags_csr_commit": 5,
            "flu_ready_ex_id": 1,
            "flu_result_ex_id": 32,
            "flu_trans_id_ex_id": 3,
            "flu_valid_ex_id": 1,
            "flush_acc": 1,
            "flush_commit": 1,
            "flush_csr_ctrl": 1,
            "flush_ctrl_bp": 1,
            "flush_ctrl_ex": 1,
            "flush_ctrl_id": 1,
            "flush_ctrl_if": 1,
            "flush_tlb_ctrl_ex": 1,
            "flush_tlb_gvma_ctrl_ex": 1,
            "flush_tlb_vvma_ctrl_ex": 1,
            "flush_unissued_instr_ctrl_id": 1,
            "fprec_csr_ex": 7,
            "fpu_fmt_id_ex": 2,
            "fpu_ready_ex_id": 1,
            "fpu_result_ex_id": 32,
            "fpu_rm_id_ex": 3,
            "fpu_trans_id_ex_id": 3,
            "fpu_valid_ex_id": 1,
            "fpu_valid_id_ex": 2,
            "frm_csr_id_issue_ex": 3,
            "fs": 2,
            "halt_acc_ctrl": 1,
            "halt_csr_ctrl": 1,
            "halt_ctrl": 1,
            "hart_id_i": 32,
            "hfence_gvma_commit_controller": 1,
            "hfence_vvma_commit_controller": 1,
            "hgatp_ppn_csr_ex": 22,
            "hu": 1,
            "icache_en_csr": 1,
            "icache_flush_ctrl_cache": 1,
            "icache_miss_cache_perf": 1,
            "inval_addr": 64,
            "inval_ready": 1,
            "inval_valid": 1,
            "ipi_i": 1,
            "irq_i": 2,
            "is_compressed_instr_id_ex": 1,
            "is_ctrl_fow_id_issue": 2,
            "issue_entry_valid_id_issue": 2,
            "issue_instr_hs_id_acc": 1,
            "issue_instr_issue_id": 2,
            "itlb_miss_ex_perf": 1,
            "ld_st_priv_lvl_csr_ex": 2,
            "ld_st_v_csr_ex": 1,
            "load_result_ex_id": 32,
            "load_trans_id_ex_id": 3,
            "load_valid_ex_id": 1,
            "lsu_commit_commit_ex": 1,
            "lsu_commit_ready_ex_commit": 1,
            "lsu_commit_trans_id": 3,
            "lsu_ready_ex_id": 1,
            "lsu_valid_id_ex": 2,
            "mcountinhibit_csr_perf": 32,
            "miss_vld_bits": 2,
            "mult_valid_id_ex": 2,
            "mxr_csr_ex": 1,
            "no_st_pending_commit": 1,
            "no_st_pending_ex": 1,
            "orig_instr_id_issue": 32,
            "pc_commit": 32,
            "pc_id_ex": 32,
            "pmpaddr": 32,
            "priv_lvl": 2,
            "resolve_branch_ex_id": 1,
            "rs1_forwarding_id_ex": 32,
            "rs2_forwarding_id_ex": 32,
            "rst_ni": 1,
            "rvfi_commit_pointer": 3,
            "rvfi_fetch_instr": 32,
            "rvfi_is_compressed": 2,
            "rvfi_issue_pointer": 3,
            "rvfi_mem_paddr": 34,
            "satp_ppn_csr_ex": 22,
            "sb_full": 1,
            "set_debug_pc": 1,
            "set_pc_ctrl_pcgen": 1,
            "sfence_vma_commit_controller": 1,
            "single_step_acc_commit": 1,
            "single_step_csr_commit": 1,
            "stall_acc_id": 1,
            "stall_issue": 1,
            "stall_st_pending_ex": 1,
            "store_result_ex_id": 32,
            "store_trans_id_ex_id": 3,
            "store_valid_ex_id": 1,
            "sum_csr_ex": 1,
            "time_irq_i": 1,
            "tinst_ex": 32,
            "trans_id_ex_id": 3,
            "trap_vector_base_commit_pcgen": 32,
            "tsr_csr_id": 1,
            "tvm_csr_id": 1,
            "tw_csr_id": 1,
            "v": 1,
            "vfs": 2,
            "vmid_csr_ex": 1,
            "vmxr_csr_ex": 1,
            "vs": 2,
            "vs_asid_csr_ex": 1,
            "vs_sum_csr_ex": 1,
            "vsatp_ppn_csr_ex": 22,
            "vtw_csr_id": 1,
            "waddr_commit_id": 5,
            "wbdata_ex_id": 32,
            "wdata_commit_id": 32,
            "we_csr_perf": 1,
            "we_fpr_commit_id": 2,
            "we_gpr_commit_id": 2,
            "wt_valid_ex_id": 5,
            "x_commit_valid": 1,
            "x_compressed_ready": 1,
            "x_compressed_valid": 1,
            "x_issue_ready": 1,
            "x_issue_ready_ex_id": 1,
            "x_issue_valid": 1,
            "x_issue_valid_id_ex": 2,
            "x_off_instr_id_ex": 32,
            "x_rd_ex_id": 5,
            "x_register_ready": 1,
            "x_register_valid": 1,
            "x_result_ex_id": 32,
            "x_result_ready": 1,
            "x_result_valid": 1,
            "x_trans_id_ex_id": 3,
            "x_transaction_rejected": 1,
            "x_valid_ex_id": 1,
            "x_we_ex_id": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.commit_stage_i": {
        "declaration_path": "/cva6/core/commit_stage.sv",
        "module_name": "commit_stage",
        "signal_width_data": {
            "amo_valid_commit_o": 1,
            "clk_i": 1,
            "commit_ack_o": 2,
            "commit_csr_o": 1,
            "commit_drop_i": 2,
            "commit_lsu_o": 1,
            "commit_lsu_ready_i": 1,
            "commit_macro_ack": 2,
            "commit_macro_ack_o": 2,
            "commit_tran_id_o": 3,
            "csr_op_o": 8,
            "csr_rdata_i": 32,
            "csr_wdata_o": 32,
            "csr_write_fflags_o": 1,
            "dirty_fp_state_o": 1,
            "fence_i_o": 1,
            "fence_o": 1,
            "flush_commit_o": 1,
            "flush_dcache_i": 1,
            "halt_i": 1,
            "hfence_gvma_o": 1,
            "hfence_vvma_o": 1,
            "instr_0_is_amo": 1,
            "no_st_pending_i": 1,
            "pc_o": 32,
            "rst_ni": 1,
            "sfence_vma_o": 1,
            "single_step_i": 1,
            "waddr_o": 5,
            "wdata_o": 32,
            "we_fpr_o": 2,
            "we_gpr_o": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.controller_i": {
        "declaration_path": "/cva6/core/controller.sv",
        "module_name": "controller",
        "signal_width_data": {
            "clk_i": 1,
            "eret_i": 1,
            "ex_valid_i": 1,
            "fence_active_d": 1,
            "fence_active_q": 1,
            "fence_i": 1,
            "fence_i_i": 1,
            "flush_acc_i": 1,
            "flush_bp_o": 1,
            "flush_commit_i": 1,
            "flush_csr_i": 1,
            "flush_dcache": 1,
            "flush_dcache_ack_i": 1,
            "flush_dcache_o": 1,
            "flush_ex_o": 1,
            "flush_icache_o": 1,
            "flush_id_o": 1,
            "flush_if_o": 1,
            "flush_tlb_gvma_o": 1,
            "flush_tlb_o": 1,
            "flush_tlb_vvma_o": 1,
            "flush_unissued_instr_o": 1,
            "halt_acc_i": 1,
            "halt_csr_i": 1,
            "halt_o": 1,
            "hfence_gvma_i": 1,
            "hfence_vvma_i": 1,
            "rst_ni": 1,
            "set_debug_pc_i": 1,
            "set_pc_commit_o": 1,
            "sfence_vma_i": 1,
            "v_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.csr_regfile_i": {
        "declaration_path": "/cva6/core/csr_regfile.sv",
        "module_name": "csr_regfile",
        "signal_width_data": {
            "HS_DELEG_INTERRUPTS": 64,
            "IsaCode": 32,
            "MHPMCounterNum": 32,
            "SELECT_COUNTER_WIDTH": 32,
            "SMODE_STATUS_READ_MASK": 64,
            "VS_DELEG_INTERRUPTS": 64,
            "VmidWidth": 32,
            "acc_cons_d": 32,
            "acc_cons_en_o": 1,
            "acc_cons_q": 32,
            "acc_fflags_ex_i": 5,
            "acc_fflags_ex_valid_i": 1,
            "asid_o": 1,
            "boot_addr_i": 32,
            "clk_i": 1,
            "commit_ack_i": 2,
            "csr_addr_i": 12,
            "csr_hs_ld_st_inst_i": 1,
            "csr_op_i": 8,
            "csr_rdata": 32,
            "csr_rdata_o": 32,
            "csr_read": 1,
            "csr_wdata": 32,
            "csr_wdata_i": 32,
            "csr_we": 1,
            "csr_write_fflags_i": 1,
            "cycle_d": 64,
            "cycle_q": 64,
            "dcache_d": 32,
            "dcache_en_o": 1,
            "dcache_q": 32,
            "debug_mode_d": 1,
            "debug_mode_o": 1,
            "debug_mode_q": 1,
            "debug_req_i": 1,
            "dirty_fp_state_csr": 1,
            "dirty_fp_state_i": 1,
            "dirty_v_state_i": 1,
            "dpc_d": 32,
            "dpc_q": 32,
            "dret": 1,
            "dscratch0_d": 32,
            "dscratch0_q": 32,
            "dscratch1_d": 32,
            "dscratch1_q": 32,
            "en_g_translation_o": 1,
            "en_ld_st_g_translation_d": 1,
            "en_ld_st_g_translation_o": 1,
            "en_ld_st_g_translation_q": 1,
            "en_ld_st_translation_d": 1,
            "en_ld_st_translation_o": 1,
            "en_ld_st_translation_q": 1,
            "en_translation_o": 1,
            "epc_o": 32,
            "eret_o": 1,
            "fflags_o": 5,
            "fiom_d": 1,
            "fiom_q": 1,
            "flush_o": 1,
            "fprec_o": 7,
            "frm_o": 3,
            "fs_o": 2,
            "halt_csr_o": 1,
            "hart_id_i": 32,
            "hcounteren_d": 32,
            "hcounteren_q": 32,
            "hedeleg_d": 32,
            "hedeleg_q": 32,
            "hgatp_ppn_o": 22,
            "hgeie_d": 32,
            "hgeie_q": 32,
            "hideleg_d": 32,
            "hideleg_q": 32,
            "htinst_d": 32,
            "htinst_q": 32,
            "htval_d": 32,
            "htval_q": 32,
            "hu_o": 1,
            "icache_d": 32,
            "icache_en_o": 1,
            "icache_q": 32,
            "instret_d": 64,
            "instret_q": 64,
            "ipi_i": 1,
            "irq_i": 2,
            "ld_st_priv_lvl_o": 2,
            "ld_st_v_o": 1,
            "mask": 32,
            "mcause_d": 32,
            "mcause_q": 32,
            "mcounteren_d": 32,
            "mcounteren_q": 32,
            "mcountinhibit_d": 9,
            "mcountinhibit_o": 32,
            "mcountinhibit_q": 9,
            "medeleg_d": 32,
            "medeleg_q": 32,
            "mepc_d": 32,
            "mepc_q": 32,
            "mideleg_d": 32,
            "mideleg_q": 32,
            "mie_d": 32,
            "mie_q": 32,
            "mip_d": 32,
            "mip_q": 32,
            "mprv": 1,
            "mret": 1,
            "mscratch_d": 32,
            "mscratch_q": 32,
            "mstatus_extended": 32,
            "mtinst_d": 32,
            "mtinst_q": 32,
            "mtval2_d": 32,
            "mtval2_q": 32,
            "mtval_d": 32,
            "mtval_q": 32,
            "mtvec_d": 32,
            "mtvec_q": 32,
            "mtvec_rst_load_q": 1,
            "mxr_o": 1,
            "pc_i": 32,
            "perf_addr_o": 12,
            "perf_data_i": 32,
            "perf_data_o": 32,
            "perf_we_o": 1,
            "pmpaddr_d": 32,
            "pmpaddr_next": 32,
            "pmpaddr_o": 32,
            "pmpaddr_q": 32,
            "priv_lvl_d": 2,
            "priv_lvl_o": 2,
            "priv_lvl_q": 2,
            "privilege_violation": 1,
            "read_access_exception": 1,
            "rst_ni": 1,
            "satp_ppn_o": 22,
            "scause_d": 32,
            "scause_q": 32,
            "scounteren_d": 32,
            "scounteren_q": 32,
            "sepc_d": 32,
            "sepc_q": 32,
            "set_debug_pc_o": 1,
            "single_step_o": 1,
            "sret": 1,
            "sscratch_d": 32,
            "sscratch_q": 32,
            "stval_d": 32,
            "stval_q": 32,
            "stvec_d": 32,
            "stvec_q": 32,
            "sum_o": 1,
            "time_irq_i": 1,
            "trap_to_priv_lvl": 2,
            "trap_to_v": 1,
            "trap_vector_base_o": 32,
            "tsr_o": 1,
            "tvm_o": 1,
            "tw_o": 1,
            "update_access_exception": 1,
            "v_d": 1,
            "v_o": 1,
            "v_q": 1,
            "vfs_o": 2,
            "virtual_privilege_violation": 1,
            "virtual_read_access_exception": 1,
            "virtual_update_access_exception": 1,
            "vmid_o": 1,
            "vmxr_o": 1,
            "vs_asid_o": 1,
            "vs_o": 2,
            "vs_sum_o": 1,
            "vsatp_ppn_o": 22,
            "vscause_d": 32,
            "vscause_q": 32,
            "vsepc_d": 32,
            "vsepc_q": 32,
            "vsscratch_d": 32,
            "vsscratch_q": 32,
            "vsstatus_extended": 32,
            "vstval_d": 32,
            "vstval_q": 32,
            "vstvec_d": 32,
            "vstvec_q": 32,
            "vtw_o": 1,
            "wfi_d": 1,
            "wfi_q": 1,
            "index": 12,
            "instret": 64,
            "i": 32,
            "DirVecOnly": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i": {
        "declaration_path": "/cva6/core/ex_stage.sv",
        "module_name": "ex_stage",
        "signal_width_data": {
            "acc_valid_i": 1,
            "alu2_result": 32,
            "alu2_valid": 1,
            "alu2_valid_i": 2,
            "alu_branch_res": 1,
            "alu_result": 32,
            "alu_valid_i": 2,
            "amo_valid_commit_i": 1,
            "asid_i": 1,
            "asid_to_be_flushed": 1,
            "branch_result": 32,
            "branch_valid_i": 2,
            "clk_i": 1,
            "commit_tran_id_i": 3,
            "csr_addr_o": 12,
            "csr_commit_i": 1,
            "csr_hs_ld_st_inst_o": 1,
            "csr_ready": 1,
            "csr_result": 32,
            "csr_valid_i": 2,
            "current_instruction_is_hfence_gvma": 1,
            "current_instruction_is_hfence_vvma": 1,
            "current_instruction_is_sfence_vma": 1,
            "dcache_wbuffer_empty_i": 1,
            "dcache_wbuffer_not_ni_i": 1,
            "debug_mode_i": 1,
            "dtlb_miss_o": 1,
            "en_ld_st_g_translation_i": 1,
            "en_ld_st_translation_i": 1,
            "enable_g_translation_i": 1,
            "enable_translation_i": 1,
            "flu_ready_o": 1,
            "flu_result_o": 32,
            "flu_trans_id_o": 3,
            "flu_valid_o": 1,
            "flush_i": 1,
            "flush_tlb_gvma_i": 1,
            "flush_tlb_i": 1,
            "flush_tlb_vvma_i": 1,
            "fpu_fmt_i": 2,
            "fpu_frm_i": 3,
            "fpu_prec_i": 7,
            "fpu_ready_o": 1,
            "fpu_result": 32,
            "fpu_result_o": 32,
            "fpu_rm_i": 3,
            "fpu_trans_id": 3,
            "fpu_trans_id_o": 3,
            "fpu_valid": 1,
            "fpu_valid_i": 2,
            "fpu_valid_o": 1,
            "gpaddr_to_be_flushed": 34,
            "hgatp_ppn_i": 22,
            "is_compressed_instr_i": 1,
            "itlb_miss_o": 1,
            "ld_st_priv_lvl_i": 2,
            "ld_st_v_i": 1,
            "load_result_o": 32,
            "load_trans_id_o": 3,
            "load_valid_o": 1,
            "lsu_commit_i": 1,
            "lsu_commit_ready_o": 1,
            "lsu_ready_o": 1,
            "lsu_tinst": 32,
            "lsu_valid_i": 2,
            "mult_ready": 1,
            "mult_result": 32,
            "mult_trans_id": 3,
            "mult_valid": 1,
            "mult_valid_i": 2,
            "mxr_i": 1,
            "no_st_pending_o": 1,
            "one_cycle_select": 2,
            "pc_i": 32,
            "pmpaddr_i": 32,
            "priv_lvl_i": 2,
            "resolve_branch_o": 1,
            "rs1_forwarding": 32,
            "rs1_forwarding_i": 32,
            "rs2_forwarding": 32,
            "rs2_forwarding_i": 32,
            "rst_ni": 1,
            "rvfi_mem_paddr_o": 34,
            "satp_ppn_i": 22,
            "stall_st_pending_i": 1,
            "store_result_o": 32,
            "store_trans_id_o": 3,
            "store_valid_o": 1,
            "sum_i": 1,
            "tinst_i": 32,
            "v_i": 1,
            "vaddr_to_be_flushed": 32,
            "vmid_i": 1,
            "vmid_to_be_flushed": 1,
            "vmxr_i": 1,
            "vs_asid_i": 1,
            "vs_sum_i": 1,
            "vsatp_ppn_i": 22,
            "x_off_instr_i": 32,
            "x_rd_o": 5,
            "x_ready_o": 1,
            "x_result_o": 32,
            "x_result_ready_o": 1,
            "x_result_valid_i": 1,
            "x_trans_id_o": 3,
            "x_transaction_rejected_i": 1,
            "x_valid_i": 2,
            "x_valid_o": 1,
            "x_we_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i": {
        "declaration_path": "/cva6/core/alu.sv",
        "module_name": "alu",
        "signal_width_data": {
            "HasBranch": 1,
            "adder_in_a": 33,
            "adder_in_b": 33,
            "adder_op_b_negate": 1,
            "adder_result": 32,
            "adder_result_ext_o": 34,
            "adder_z_flag": 1,
            "alu_branch_res_o": 1,
            "bit_indx": 32,
            "clk_i": 1,
            "cpop": 6,
            "less": 1,
            "lz_tz_count": 5,
            "lz_tz_empty": 1,
            "lz_tz_wcount": 5,
            "lz_tz_wempty": 1,
            "operand_a_bitmanip": 32,
            "operand_a_rev": 32,
            "operand_a_rev32": 32,
            "operand_b_neg": 33,
            "orcbw": 32,
            "orcbw_result": 32,
            "result_o": 32,
            "rev8w": 32,
            "rev8w_result": 32,
            "rolw": 32,
            "rorw": 32,
            "rst_ni": 1,
            "shift_amt": 32,
            "shift_arithmetic": 1,
            "shift_left": 1,
            "shift_left_result": 32,
            "shift_left_result32": 32,
            "shift_op_a": 32,
            "shift_op_a32": 32,
            "shift_op_a_32": 33,
            "shift_op_a_64": 33,
            "shift_result": 32,
            "shift_result32": 32,
            "shift_right_result": 33,
            "shift_right_result32": 33,
            "sgn": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_clz_64b": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 5,
            "empty_o": 1,
            "in_i": 32,
            "NumLevels": 32,
            "in_tmp": 32,
            "index_lut": 5,
            "index_nodes": 5,
            "sel_nodes": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 32,
            "left_child_result": 5,
            "padded_input": 32,
            "popcount_o": 6,
            "right_child_result": 5
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 16,
            "left_child_result": 4,
            "padded_input": 16,
            "popcount_o": 5,
            "right_child_result": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.left_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.left_child.right_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 16,
            "left_child_result": 4,
            "padded_input": 16,
            "popcount_o": 5,
            "right_child_result": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.left_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu2_i.i_cpop_count.right_child.right_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i": {
        "declaration_path": "/cva6/core/alu.sv",
        "module_name": "alu",
        "signal_width_data": {
            "HasBranch": 1,
            "adder_in_a": 33,
            "adder_in_b": 33,
            "adder_op_b_negate": 1,
            "adder_result": 32,
            "adder_result_ext_o": 34,
            "adder_z_flag": 1,
            "alu_branch_res_o": 1,
            "bit_indx": 32,
            "clk_i": 1,
            "cpop": 6,
            "less": 1,
            "lz_tz_count": 5,
            "lz_tz_empty": 1,
            "lz_tz_wcount": 5,
            "lz_tz_wempty": 1,
            "operand_a_bitmanip": 32,
            "operand_a_rev": 32,
            "operand_a_rev32": 32,
            "operand_b_neg": 33,
            "orcbw": 32,
            "orcbw_result": 32,
            "result_o": 32,
            "rev8w": 32,
            "rev8w_result": 32,
            "rolw": 32,
            "rorw": 32,
            "rst_ni": 1,
            "shift_amt": 32,
            "shift_arithmetic": 1,
            "shift_left": 1,
            "shift_left_result": 32,
            "shift_left_result32": 32,
            "shift_op_a": 32,
            "shift_op_a32": 32,
            "shift_op_a_32": 33,
            "shift_op_a_64": 33,
            "shift_result": 32,
            "shift_result32": 32,
            "shift_right_result": 33,
            "shift_right_result32": 33,
            "sgn": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_clz_64b": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 5,
            "empty_o": 1,
            "in_i": 32,
            "NumLevels": 32,
            "in_tmp": 32,
            "index_lut": 5,
            "index_nodes": 5,
            "sel_nodes": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 32,
            "left_child_result": 5,
            "padded_input": 32,
            "popcount_o": 6,
            "right_child_result": 5
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 16,
            "left_child_result": 4,
            "padded_input": 16,
            "popcount_o": 5,
            "right_child_result": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.left_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.left_child.right_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 16,
            "left_child_result": 4,
            "padded_input": 16,
            "popcount_o": 5,
            "right_child_result": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.left_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 8,
            "left_child_result": 3,
            "padded_input": 8,
            "popcount_o": 4,
            "right_child_result": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child.left_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child.left_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child.right_child.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i.i_cpop_count.right_child.right_child.right_child.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i": {
        "declaration_path": "/cva6/core/branch_unit.sv",
        "module_name": "branch_unit",
        "signal_width_data": {
            "branch_comp_res_i": 1,
            "branch_result_o": 32,
            "branch_valid_i": 1,
            "clk_i": 1,
            "debug_mode_i": 1,
            "is_compressed_instr_i": 1,
            "jump_taken": 1,
            "next_pc": 32,
            "pc_i": 32,
            "resolve_branch_o": 1,
            "rst_ni": 1,
            "target_address": 32,
            "v_i": 1,
            "jump_base": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.csr_buffer_i": {
        "declaration_path": "/cva6/core/csr_buffer.sv",
        "module_name": "csr_buffer",
        "signal_width_data": {
            "clk_i": 1,
            "csr_addr_o": 12,
            "csr_commit_i": 1,
            "csr_ready_o": 1,
            "csr_result_o": 32,
            "csr_valid_i": 1,
            "flush_i": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.cvxif_fu_i": {
        "declaration_path": "/cva6/core/cvxif_fu.sv",
        "module_name": "cvxif_fu",
        "signal_width_data": {
            "clk_i": 1,
            "result_ready_o": 1,
            "result_valid_i": 1,
            "rst_ni": 1,
            "x_illegal_i": 1,
            "x_off_instr_i": 32,
            "x_rd_o": 5,
            "x_ready_o": 1,
            "x_result_o": 32,
            "x_trans_id_i": 3,
            "x_trans_id_o": 3,
            "x_valid_i": 1,
            "x_valid_o": 1,
            "x_we_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult": {
        "declaration_path": "/cva6/core/mult.sv",
        "module_name": "mult",
        "signal_width_data": {
            "clk_i": 1,
            "div_ready_i": 1,
            "div_result": 32,
            "div_signed": 1,
            "div_trans_id": 3,
            "div_valid": 1,
            "div_valid_op": 1,
            "flush_i": 1,
            "mul_result": 32,
            "mul_trans_id": 3,
            "mul_valid": 1,
            "mul_valid_op": 1,
            "mult_ready_o": 1,
            "mult_trans_id_o": 3,
            "mult_valid_i": 1,
            "mult_valid_o": 1,
            "operand_a": 32,
            "operand_b": 32,
            "rem": 1,
            "result": 32,
            "result_o": 32,
            "rst_ni": 1,
            "word_op_d": 1,
            "word_op_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div": {
        "declaration_path": "/cva6/core/serdiv.sv",
        "module_name": "serdiv",
        "signal_width_data": {
            "STABLE_HANDSHAKE": 32,
            "WIDTH": 32,
            "a_reg_en": 1,
            "ab_comp": 1,
            "add_mux": 32,
            "add_out": 32,
            "add_tmp": 32,
            "b_mux": 32,
            "b_reg_en": 1,
            "clk_i": 1,
            "cnt_d": 5,
            "cnt_q": 5,
            "cnt_zero": 1,
            "comp_inv_d": 1,
            "comp_inv_q": 1,
            "div_res_zero_d": 1,
            "div_res_zero_q": 1,
            "div_shift": 7,
            "flush_i": 1,
            "id_d": 3,
            "id_i": 3,
            "id_o": 3,
            "id_q": 3,
            "in_rdy_o": 1,
            "in_vld_i": 1,
            "load_en": 1,
            "lzc_a_input": 32,
            "lzc_a_no_one": 1,
            "lzc_a_result": 5,
            "lzc_b_input": 32,
            "lzc_b_no_one": 1,
            "lzc_b_result": 5,
            "op_a_d": 32,
            "op_a_i": 32,
            "op_a_q": 32,
            "op_a_sign": 1,
            "op_b": 32,
            "op_b_d": 32,
            "op_b_i": 32,
            "op_b_neg_one": 1,
            "op_b_neg_one_d": 1,
            "op_b_neg_one_q": 1,
            "op_b_q": 32,
            "op_b_sign": 1,
            "op_b_zero": 1,
            "op_b_zero_d": 1,
            "op_b_zero_q": 1,
            "opcode_i": 2,
            "out_mux": 32,
            "out_rdy_i": 1,
            "out_vld_o": 1,
            "pm_sel": 1,
            "rem_sel_d": 1,
            "rem_sel_q": 1,
            "res_d": 32,
            "res_inv_d": 1,
            "res_inv_q": 1,
            "res_o": 32,
            "res_q": 32,
            "res_reg_en": 1,
            "rst_ni": 1,
            "shift_a": 6,
            "state_d": 2,
            "state_q": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div.i_lzc_a": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 5,
            "empty_o": 1,
            "in_i": 32,
            "NumLevels": 32,
            "in_tmp": 32,
            "index_lut": 5,
            "index_nodes": 5,
            "sel_nodes": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div.i_lzc_b": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 5,
            "empty_o": 1,
            "in_i": 32,
            "NumLevels": 32,
            "in_tmp": 32,
            "index_lut": 5,
            "index_nodes": 5,
            "sel_nodes": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_multiplier": {
        "declaration_path": "/cva6/core/multiplier.sv",
        "module_name": "multiplier",
        "signal_width_data": {
            "clk_i": 1,
            "clmul_d": 32,
            "clmul_hmode": 1,
            "clmul_q": 32,
            "clmul_rmode": 1,
            "clmulr_d": 32,
            "clmulr_q": 32,
            "mult_ready_o": 1,
            "mult_result_d": 64,
            "mult_result_q": 64,
            "mult_trans_id_o": 3,
            "mult_valid": 1,
            "mult_valid_i": 1,
            "mult_valid_o": 1,
            "mult_valid_q": 1,
            "operand_a": 32,
            "operand_a_i": 32,
            "operand_a_rev": 32,
            "operand_b": 32,
            "operand_b_i": 32,
            "operand_b_rev": 32,
            "operation_i": 8,
            "operator_d": 8,
            "operator_q": 8,
            "result_o": 32,
            "rst_ni": 1,
            "sign_a": 1,
            "sign_b": 1,
            "trans_id_i": 3,
            "trans_id_q": 3,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i": {
        "declaration_path": "/cva6/core/load_store_unit.sv",
        "module_name": "load_store_unit",
        "signal_width_data": {
            "amo_valid_commit_i": 1,
            "asid": 1,
            "asid_i": 1,
            "asid_to_be_flushed": 1,
            "asid_to_be_flushed_i": 1,
            "be_i": 4,
            "clk_i": 1,
            "commit_i": 1,
            "commit_ready_o": 1,
            "commit_tran_id_i": 3,
            "csr_hs_ld_st_inst_o": 1,
            "data_misaligned": 1,
            "dcache_wbuffer_empty_i": 1,
            "dcache_wbuffer_not_ni_i": 1,
            "dtlb_hit": 1,
            "dtlb_miss_o": 1,
            "dtlb_ppn": 22,
            "en_ld_st_g_translation_i": 1,
            "en_ld_st_translation_i": 1,
            "enable_g_translation_i": 1,
            "enable_translation_i": 1,
            "flush_i": 1,
            "flush_tlb_gvma_i": 1,
            "flush_tlb_i": 1,
            "flush_tlb_vvma_i": 1,
            "g_overflow": 1,
            "gpaddr_to_be_flushed_i": 34,
            "hgatp_ppn_i": 22,
            "hlvx_inst": 1,
            "hs_ld_st_inst": 1,
            "itlb_miss_o": 1,
            "ld_hlvx_inst": 1,
            "ld_hs_ld_st_inst": 1,
            "ld_result": 32,
            "ld_st_priv_lvl_i": 2,
            "ld_st_v_i": 1,
            "ld_tinst": 32,
            "ld_trans_id": 3,
            "ld_translation_req": 1,
            "ld_vaddr": 32,
            "ld_valid": 1,
            "ld_valid_i": 1,
            "load_result_o": 32,
            "load_trans_id_o": 3,
            "load_valid_o": 1,
            "lsu_paddr": 34,
            "lsu_ready_o": 1,
            "lsu_valid_i": 1,
            "mmu_hlvx_inst": 1,
            "mmu_hs_ld_st_inst": 1,
            "mmu_paddr": 34,
            "mmu_tinst": 32,
            "mmu_vaddr": 32,
            "mxr": 2,
            "mxr_i": 1,
            "no_st_pending_o": 1,
            "overflow": 1,
            "page_offset": 12,
            "page_offset_matches": 1,
            "pmp_translation_valid": 1,
            "pmpaddr_i": 32,
            "pop_ld": 1,
            "pop_st": 1,
            "priv_lvl_i": 2,
            "rst_ni": 1,
            "rvfi_mem_paddr_o": 34,
            "satp_ppn": 22,
            "satp_ppn_i": 22,
            "st_hlvx_inst": 1,
            "st_hs_ld_st_inst": 1,
            "st_result": 32,
            "st_tinst": 32,
            "st_trans_id": 3,
            "st_translation_req": 1,
            "st_vaddr": 32,
            "st_valid": 1,
            "st_valid_i": 1,
            "stall_st_pending_i": 1,
            "store_buffer_empty": 1,
            "store_result_o": 32,
            "store_trans_id_o": 3,
            "store_valid_o": 1,
            "sum": 2,
            "sum_i": 1,
            "tinst_i": 32,
            "translation_req": 1,
            "translation_valid": 1,
            "v_i": 1,
            "vaddr_i": 32,
            "vaddr_to_be_flushed": 32,
            "vaddr_to_be_flushed_i": 32,
            "vaddr_xlen": 32,
            "vmid_i": 1,
            "vmid_to_be_flushed_i": 1,
            "vmxr_i": 1,
            "vs_asid_i": 1,
            "vs_sum_i": 1,
            "vsatp_ppn_i": 22
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_load_unit": {
        "declaration_path": "/cva6/core/load_unit.sv",
        "module_name": "load_unit",
        "signal_width_data": {
            "LDBUF_FALLTHROUGH": 1,
            "REQ_ID_BITS": 32,
            "clk_i": 1,
            "commit_tran_id_i": 3,
            "dcache_wbuffer_not_ni_i": 1,
            "dtlb_hit_i": 1,
            "dtlb_ppn_i": 22,
            "flush_i": 1,
            "hlvx_inst_o": 1,
            "hs_ld_st_inst_o": 1,
            "inflight_stores": 1,
            "ldbuf_empty": 1,
            "ldbuf_flushed_d": 2,
            "ldbuf_flushed_q": 2,
            "ldbuf_free_index": 1,
            "ldbuf_full": 1,
            "ldbuf_last_id_q": 1,
            "ldbuf_r": 1,
            "ldbuf_rindex": 1,
            "ldbuf_valid_d": 2,
            "ldbuf_valid_q": 2,
            "ldbuf_w": 1,
            "ldbuf_windex": 1,
            "not_commit_time": 1,
            "paddr_i": 34,
            "paddr_ni": 1,
            "page_offset_matches_i": 1,
            "page_offset_o": 12,
            "pop_ld_o": 1,
            "rdata_is_fp_signed": 1,
            "rdata_is_signed": 1,
            "rdata_offset": 2,
            "rdata_sign_bit": 1,
            "rdata_sign_bits": 4,
            "result_o": 32,
            "rst_ni": 1,
            "shifted_data": 32,
            "stall_ni": 1,
            "state_d": 4,
            "state_q": 4,
            "store_buffer_empty_i": 1,
            "tinst_o": 32,
            "trans_id_o": 3,
            "translation_req_o": 1,
            "vaddr_o": 32,
            "valid_i": 1,
            "valid_o": 1,
            "accept_req": 1,
            "Depth": 32,
            "d_i": 168,
            "d_o": 168
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_load_unit.lzc_windex_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if": {
        "declaration_path": "/cva6/core/pmp/src/pmp_data_if.sv",
        "module_name": "pmp_data_if",
        "signal_width_data": {
            "clk_i": 1,
            "data_allow_o": 1,
            "fetch_vaddr_xlen": 32,
            "icache_fetch_vaddr_i": 32,
            "ld_st_priv_lvl_i": 2,
            "ld_st_v_i": 1,
            "lsu_is_store_i": 1,
            "lsu_paddr_i": 34,
            "lsu_paddr_o": 34,
            "lsu_vaddr_i": 32,
            "lsu_vaddr_xlen": 32,
            "lsu_valid_i": 1,
            "lsu_valid_o": 1,
            "match_any_execute_region": 1,
            "no_locked_data": 1,
            "no_locked_if": 1,
            "pmp_access_type": 3,
            "pmp_if_allow": 1,
            "pmpaddr_i": 32,
            "priv_lvl_i": 2,
            "rst_ni": 1,
            "v_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if.i_pmp_data": {
        "declaration_path": "/cva6/core/pmp/src/pmp.sv",
        "module_name": "pmp",
        "signal_width_data": {
            "NR_ENTRIES": 32,
            "PLEN": 32,
            "PMP_LEN": 32,
            "access_type_i": 3,
            "addr_i": 34,
            "allow_o": 1,
            "conf_addr_i": 32,
            "priv_lvl_i": 2,
            "match": 8,
            "conf_addr_prev": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if.i_pmp_data.i_pmp_entry": {
        "declaration_path": "/cva6/core/pmp/src/pmp_entry.sv",
        "module_name": "pmp_entry",
        "signal_width_data": {
            "PLEN": 32,
            "PMP_LEN": 32,
            "addr_i": 34,
            "base": 34,
            "conf_addr_i": 32,
            "conf_addr_mode_i": 2,
            "conf_addr_n": 34,
            "conf_addr_prev_i": 32,
            "mask": 34,
            "match_o": 1,
            "size": 32,
            "trail_ones": 6
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if.i_pmp_data.i_pmp_entry.i_lzc": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 6,
            "empty_o": 1,
            "in_i": 34,
            "NumLevels": 32,
            "in_tmp": 34,
            "index_lut": 6,
            "index_nodes": 6,
            "sel_nodes": 64,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if.i_pmp_if": {
        "declaration_path": "/cva6/core/pmp/src/pmp.sv",
        "module_name": "pmp",
        "signal_width_data": {
            "NR_ENTRIES": 32,
            "PLEN": 32,
            "PMP_LEN": 32,
            "access_type_i": 3,
            "addr_i": 34,
            "allow_o": 1,
            "conf_addr_i": 32,
            "priv_lvl_i": 2,
            "match": 8,
            "conf_addr_prev": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if.i_pmp_if.i_pmp_entry": {
        "declaration_path": "/cva6/core/pmp/src/pmp_entry.sv",
        "module_name": "pmp_entry",
        "signal_width_data": {
            "PLEN": 32,
            "PMP_LEN": 32,
            "addr_i": 34,
            "base": 34,
            "conf_addr_i": 32,
            "conf_addr_mode_i": 2,
            "conf_addr_n": 34,
            "conf_addr_prev_i": 32,
            "mask": 34,
            "match_o": 1,
            "size": 32,
            "trail_ones": 6
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_pmp_data_if.i_pmp_if.i_pmp_entry.i_lzc": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 6,
            "empty_o": 1,
            "in_i": 34,
            "NumLevels": 32,
            "in_tmp": 34,
            "index_lut": 6,
            "index_nodes": 6,
            "sel_nodes": 64,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_store_unit": {
        "declaration_path": "/cva6/core/store_unit.sv",
        "module_name": "store_unit",
        "signal_width_data": {
            "amo_buffer_ready": 1,
            "amo_buffer_valid": 1,
            "amo_op_d": 4,
            "amo_op_q": 4,
            "amo_valid_commit_i": 1,
            "clk_i": 1,
            "commit_i": 1,
            "commit_ready_o": 1,
            "dtlb_hit_i": 1,
            "flush_i": 1,
            "hlvx_inst_o": 1,
            "hs_ld_st_inst_o": 1,
            "instr_is_amo": 1,
            "no_st_pending_o": 1,
            "paddr_i": 34,
            "page_offset_i": 12,
            "page_offset_matches_o": 1,
            "pop_st_o": 1,
            "result_o": 32,
            "rst_ni": 1,
            "rvfi_mem_paddr_o": 34,
            "st_be_n": 4,
            "st_be_q": 4,
            "st_data_n": 32,
            "st_data_q": 32,
            "st_data_size_n": 2,
            "st_data_size_q": 2,
            "st_ready": 1,
            "st_valid": 1,
            "st_valid_without_flush": 1,
            "stall_st_pending_i": 1,
            "state_d": 2,
            "state_q": 2,
            "store_buffer_empty_o": 1,
            "store_buffer_ready": 1,
            "store_buffer_valid": 1,
            "tinst_o": 32,
            "trans_id_n": 3,
            "trans_id_o": 3,
            "trans_id_q": 3,
            "translation_req_o": 1,
            "vaddr_o": 32,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_store_unit.store_buffer_i": {
        "declaration_path": "/cva6/core/store_buffer.sv",
        "module_name": "store_buffer",
        "signal_width_data": {
            "be_i": 4,
            "clk_i": 1,
            "commit_i": 1,
            "commit_read_pointer_n": 2,
            "commit_read_pointer_q": 2,
            "commit_ready_o": 1,
            "commit_status_cnt_n": 3,
            "commit_status_cnt_q": 3,
            "commit_write_pointer_n": 2,
            "commit_write_pointer_q": 2,
            "data_i": 32,
            "data_size_i": 2,
            "flush_i": 1,
            "no_st_pending_o": 1,
            "paddr_i": 34,
            "page_offset_i": 12,
            "page_offset_matches_o": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "rvfi_mem_paddr_o": 34,
            "speculative_read_pointer_n": 2,
            "speculative_read_pointer_q": 2,
            "speculative_status_cnt_n": 3,
            "speculative_status_cnt_q": 3,
            "speculative_write_pointer_n": 2,
            "speculative_write_pointer_q": 2,
            "stall_st_pending_i": 1,
            "store_buffer_empty_o": 1,
            "valid_i": 1,
            "valid_without_flush_i": 1,
            "i": 32,
            "speculative_status_cnt": 3,
            "commit_status_cnt": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.lsu_bypass_i": {
        "declaration_path": "/cva6/core/lsu_bypass.sv",
        "module_name": "lsu_bypass",
        "signal_width_data": {
            "clk_i": 1,
            "empty": 1,
            "flush_i": 1,
            "lsu_req_valid_i": 1,
            "pop_ld_i": 1,
            "pop_st_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "write_pointer_n": 1,
            "write_pointer_q": 1,
            "read_pointer": 1,
            "status_cnt": 2,
            "write_pointer": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem": {
        "declaration_path": "/cva6/core/cache_subsystem/std_cache_subsystem.sv",
        "module_name": "std_cache_subsystem",
        "signal_width_data": {
            "HPDCACHE_NREQUESTERS": 32,
            "ICACHE_RDTXID": 32,
            "NrHwPrefetchers": 32,
            "NumPorts": 32,
            "clk_i": 1,
            "dcache_cmo_req_i": 1,
            "dcache_cmo_resp_o": 1,
            "dcache_enable_i": 1,
            "dcache_flush_ack_o": 1,
            "dcache_flush_i": 1,
            "dcache_miss_o": 1,
            "dcache_read_ready": 1,
            "dcache_read_resp_ready": 1,
            "dcache_read_resp_valid": 1,
            "dcache_read_valid": 1,
            "dcache_write_data_ready": 1,
            "dcache_write_data_valid": 1,
            "dcache_write_ready": 1,
            "dcache_write_resp_ready": 1,
            "dcache_write_resp_valid": 1,
            "dcache_write_valid": 1,
            "hwpf_base_i": 64,
            "hwpf_base_o": 64,
            "hwpf_base_set_i": 4,
            "hwpf_param_i": 64,
            "hwpf_param_o": 64,
            "hwpf_param_set_i": 4,
            "hwpf_status_o": 64,
            "hwpf_throttle_i": 64,
            "hwpf_throttle_o": 64,
            "hwpf_throttle_set_i": 4,
            "icache_en_i": 1,
            "icache_flush_i": 1,
            "icache_miss_o": 1,
            "icache_miss_ready": 1,
            "icache_miss_resp_valid": 1,
            "icache_miss_valid": 1,
            "rst_ni": 1,
            "wbuffer_empty_o": 1,
            "wbuffer_not_ni_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter": {
        "declaration_path": "/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv",
        "module_name": "cva6_hpdcache_subsystem_axi_arbiter",
        "signal_width_data": {
            "AxiAddrWidth": 32,
            "AxiDataWidth": 32,
            "AxiIdWidth": 32,
            "AxiUserWidth": 32,
            "ICACHE_CL_SIZE": 32,
            "ICACHE_CL_WORDS": 32,
            "ICACHE_CL_WORD_INDEX": 32,
            "ICACHE_MEM_REQ_CL_LEN": 32,
            "ICACHE_MEM_REQ_CL_SIZE": 32,
            "ICACHE_WORD_SIZE": 32,
            "MEM_RESP_RT_DEPTH": 32,
            "clk_i": 1,
            "dcache_read_ready_o": 1,
            "dcache_read_resp_ready_i": 1,
            "dcache_read_resp_valid_o": 1,
            "dcache_read_valid_i": 1,
            "dcache_write_data_ready_o": 1,
            "dcache_write_data_valid_i": 1,
            "dcache_write_ready_o": 1,
            "dcache_write_resp_ready_i": 1,
            "dcache_write_resp_valid_o": 1,
            "dcache_write_valid_i": 1,
            "icache_miss_id_i": 4,
            "icache_miss_pending_q": 1,
            "icache_miss_rdata": 128,
            "icache_miss_ready_o": 1,
            "icache_miss_req_r": 1,
            "icache_miss_req_rok": 1,
            "icache_miss_req_w": 1,
            "icache_miss_req_wok": 1,
            "icache_miss_resp_data_r": 1,
            "icache_miss_resp_data_rdata": 128,
            "icache_miss_resp_data_rok": 1,
            "icache_miss_resp_data_w": 1,
            "icache_miss_resp_data_wok": 1,
            "icache_miss_resp_meta_id": 4,
            "icache_miss_resp_meta_r": 1,
            "icache_miss_resp_meta_rok": 1,
            "icache_miss_resp_meta_w": 1,
            "icache_miss_resp_meta_wok": 1,
            "icache_miss_resp_valid_o": 1,
            "icache_miss_resp_w": 1,
            "icache_miss_resp_wok": 1,
            "icache_miss_valid_i": 1,
            "mem_req_read_ready": 2,
            "mem_req_read_ready_arb": 1,
            "mem_req_read_valid": 2,
            "mem_req_read_valid_arb": 1,
            "mem_resp_read_ready": 1,
            "mem_resp_read_ready_arb": 1,
            "mem_resp_read_rt": 4,
            "mem_resp_read_valid": 1,
            "mem_resp_read_valid_arb": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_icache_hpdcache_data_upsize": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv",
        "module_name": "hpdcache_data_upsize",
        "signal_width_data": {
            "DEPTH": 32,
            "PTR_WIDTH": 32,
            "RD_WIDTH": 32,
            "WORDCNT_WIDTH": 32,
            "WR_WIDTH": 32,
            "WR_WORDS": 32,
            "clk_i": 1,
            "empty": 1,
            "full": 1,
            "r_i": 1,
            "rdata_o": 128,
            "rok_o": 1,
            "rst_ni": 1,
            "shift": 1,
            "used_d": 1,
            "used_q": 1,
            "w_i": 1,
            "wdata_i": 64,
            "wlast_i": 1,
            "wok_o": 1,
            "words_d": 1,
            "words_q": 1,
            "used_dec": 1,
            "used_inc": 1,
            "words_inc": 1,
            "words_reset": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_icache_refill_meta_fifo": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rdata_o": 4,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wdata_i": 4,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_icache_refill_meta_fifo.i_sync_buffer": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv",
        "module_name": "hpdcache_sync_buffer",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "buf_q": 4,
            "buf_we": 1,
            "clk_i": 1,
            "r_i": 1,
            "rdata_o": 4,
            "rok_o": 1,
            "rst_ni": 1,
            "valid_d": 1,
            "valid_q": 1,
            "w_i": 1,
            "wdata_i": 4,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_hpdcache_mem_to_axi_read": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv",
        "module_name": "hpdcache_mem_to_axi_read",
        "signal_width_data": {
            "axi_ar_ready_i": 1,
            "axi_ar_valid_o": 1,
            "axi_r_ready_o": 1,
            "axi_r_valid_i": 1,
            "cache": 4,
            "lock": 1,
            "req_ready_o": 1,
            "req_valid_i": 1,
            "resp": 2,
            "resp_ready_i": 1,
            "resp_valid_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_hpdcache_mem_to_axi_write": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv",
        "module_name": "hpdcache_mem_to_axi_write",
        "signal_width_data": {
            "atop": 6,
            "axi_aw_ready_i": 1,
            "axi_aw_valid_o": 1,
            "axi_b_ready_o": 1,
            "axi_b_valid_i": 1,
            "axi_w_ready_i": 1,
            "axi_w_valid_o": 1,
            "cache": 4,
            "lock": 1,
            "req_data_ready_o": 1,
            "req_data_valid_i": 1,
            "req_ready_o": 1,
            "req_valid_i": 1,
            "resp": 2,
            "resp_ready_i": 1,
            "resp_valid_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_icache_miss_req_fifo": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_icache_miss_req_fifo.i_sync_buffer": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv",
        "module_name": "hpdcache_sync_buffer",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "buf_we": 1,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "valid_d": 1,
            "valid_q": 1,
            "w_i": 1,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_mem_req_read_arbiter": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv",
        "module_name": "hpdcache_mem_req_read_arbiter",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "mem_read_arb_req_gnt": 2,
            "mem_req_read_ready_i": 1,
            "mem_req_read_ready_o": 2,
            "mem_req_read_valid_i": 2,
            "mem_req_read_valid_o": 1,
            "req_valid": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_mem_req_read_arbiter.hpdcache_fxarb_mem_req_write_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 2,
            "gnt_o": 2,
            "gnt_q": 2,
            "ready_i": 1,
            "req_i": 2,
            "rst_ni": 1,
            "wait_q": 1,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 86,
            "data_o": 86,
            "sel_i": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_mem_req_read_arbiter.hpdcache_fxarb_mem_req_write_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 2,
            "val_o": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_mem_resp_read_demux": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv",
        "module_name": "hpdcache_mem_resp_demux",
        "signal_width_data": {
            "N": 32,
            "RT_DEPTH": 32,
            "clk_i": 1,
            "mem_resp_demux_ready": 2,
            "mem_resp_demux_sel": 1,
            "mem_resp_demux_valid": 2,
            "mem_resp_id_i": 4,
            "mem_resp_ready_i": 1,
            "mem_resp_ready_o": 1,
            "mem_resp_rt_i": 4,
            "mem_resp_valid_i": 1,
            "mem_resp_valid_o": 1,
            "rst_ni": 1,
            "DATA_WIDTH": 32,
            "NOUTPUT": 32,
            "NOUTPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 71,
            "data_o": 71,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_mem_resp_read_demux.i_resp_ready_mux": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 1,
            "data_o": 1,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_axi_arbiter.i_mem_resp_read_demux.i_resp_valid_demux": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv",
        "module_name": "hpdcache_demux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NOUTPUT": 32,
            "NOUTPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 1,
            "data_o": 1,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache": {
        "declaration_path": "/cva6/core/cache_subsystem/cva6_icache.sv",
        "module_name": "cva6_icache",
        "signal_width_data": {
            "ICACHE_CL_IDX_WIDTH": 32,
            "ICACHE_NUM_WORDS": 32,
            "ICACHE_OFFSET_WIDTH": 32,
            "RdTxId": 4,
            "addr_ni": 1,
            "all_ways_valid": 1,
            "cache_en_d": 1,
            "cache_en_q": 1,
            "cache_rden": 1,
            "cache_wren": 1,
            "cl_hit": 2,
            "cl_index": 6,
            "cl_offset_d": 4,
            "cl_offset_q": 4,
            "cl_rdata": 128,
            "cl_req": 2,
            "cl_ruser": 128,
            "cl_sel": 64,
            "cl_tag_d": 24,
            "cl_tag_q": 24,
            "cl_tag_rdata": 24,
            "cl_tag_valid_rdata": 25,
            "cl_user": 32,
            "cl_we": 1,
            "clk_i": 1,
            "cmp_en_d": 1,
            "cmp_en_q": 1,
            "en_i": 1,
            "flush_cnt_d": 6,
            "flush_cnt_q": 6,
            "flush_d": 1,
            "flush_done": 1,
            "flush_en": 1,
            "flush_i": 1,
            "flush_q": 1,
            "hit_idx": 1,
            "inv_d": 1,
            "inv_en": 1,
            "inv_q": 1,
            "inv_way": 1,
            "mem_data_ack_i": 1,
            "mem_data_req_o": 1,
            "mem_rtrn_vld_i": 1,
            "miss_o": 1,
            "paddr_is_nc": 1,
            "repl_way": 1,
            "repl_way_oh_d": 2,
            "repl_way_oh_q": 2,
            "rnd_way": 1,
            "rst_ni": 1,
            "state_d": 3,
            "state_q": 3,
            "update_lfsr": 1,
            "vaddr_d": 32,
            "vaddr_q": 32,
            "vld_addr": 6,
            "vld_rdata": 2,
            "vld_req": 2,
            "vld_wdata": 2,
            "vld_we": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.data_sram": {
        "declaration_path": "/cva6/common/local/util/sram.sv",
        "module_name": "sram",
        "signal_width_data": {
            "BYTE_ACCESS": 32,
            "DATA_AND_USER_WIDTH": 32,
            "DATA_WIDTH": 32,
            "NUM_WORDS": 32,
            "OUT_REGS": 32,
            "SIM_INIT": 32,
            "TECHNO_CUT": 1,
            "USER_EN": 32,
            "USER_WIDTH": 32,
            "addr_i": 6,
            "be_i": 16,
            "clk_i": 1,
            "rdata_o": 128,
            "req_i": 1,
            "rst_ni": 1,
            "ruser_o": 128,
            "wdata_i": 128,
            "we_i": 1,
            "wuser_i": 128,
            "be": 32,
            "rdata_user": 256,
            "wdata_user": 256
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.data_sram.i_tc_sram_wrapper": {
        "declaration_path": "/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv",
        "module_name": "tc_sram_wrapper_cache_techno",
        "signal_width_data": {
            "AddrWidth": 32,
            "BYTE_ACCESS": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 6,
            "be_i": 32,
            "clk_i": 1,
            "rdata_o": 256,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 256,
            "we_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.data_sram.i_tc_sram_wrapper.i_tc_sram": {
        "declaration_path": "/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv",
        "module_name": "tc_sram",
        "signal_width_data": {
            "AddrWidth": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "ImplKey": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 6,
            "be_i": 32,
            "clk_i": 1,
            "r_addr_q": 6,
            "rdata_o": 256,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 256,
            "we_i": 1,
            "i": 32,
            "j": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.tag_sram": {
        "declaration_path": "/cva6/common/local/util/sram.sv",
        "module_name": "sram",
        "signal_width_data": {
            "BYTE_ACCESS": 32,
            "DATA_AND_USER_WIDTH": 32,
            "DATA_WIDTH": 32,
            "NUM_WORDS": 32,
            "OUT_REGS": 32,
            "SIM_INIT": 32,
            "TECHNO_CUT": 1,
            "USER_EN": 32,
            "USER_WIDTH": 32,
            "addr_i": 6,
            "be_i": 4,
            "clk_i": 1,
            "rdata_o": 25,
            "req_i": 1,
            "rst_ni": 1,
            "ruser_o": 1,
            "wdata_i": 25,
            "we_i": 1,
            "wuser_i": 1,
            "be": 4,
            "rdata_user": 25,
            "wdata_user": 25
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.tag_sram.i_tc_sram_wrapper": {
        "declaration_path": "/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv",
        "module_name": "tc_sram_wrapper_cache_techno",
        "signal_width_data": {
            "AddrWidth": 32,
            "BYTE_ACCESS": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 6,
            "be_i": 4,
            "clk_i": 1,
            "rdata_o": 25,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 25,
            "we_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.tag_sram.i_tc_sram_wrapper.i_tc_sram": {
        "declaration_path": "/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv",
        "module_name": "tc_sram",
        "signal_width_data": {
            "AddrWidth": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "ImplKey": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 6,
            "be_i": 4,
            "clk_i": 1,
            "r_addr_q": 6,
            "rdata_o": 25,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 25,
            "we_i": 1,
            "i": 32,
            "j": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.i_lfsr": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv",
        "module_name": "lfsr_8bit",
        "signal_width_data": {
            "CipherLayers": 32,
            "CipherReg": 1,
            "LfsrWidth": 32,
            "OutWidth": 32,
            "Perm": 6,
            "RstVal": 8,
            "Sbox4": 4,
            "clk_i": 1,
            "en_i": 1,
            "lfsr_d": 8,
            "lfsr_q": 8,
            "out_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.i_lzc": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_cva6_icache.i_lzc_hit": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache": {
        "declaration_path": "/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv",
        "module_name": "cva6_hpdcache_wrapper",
        "signal_width_data": {
            "HPDCACHE_NREQUESTERS": 32,
            "NrHwPrefetchers": 32,
            "NumPorts": 32,
            "clk_i": 1,
            "dcache_cmo_req_i": 1,
            "dcache_cmo_req_is_prefetch": 1,
            "dcache_cmo_resp_o": 1,
            "dcache_enable_i": 1,
            "dcache_flush_ack_o": 1,
            "dcache_flush_i": 1,
            "dcache_mem_req_read_ready_i": 1,
            "dcache_mem_req_read_valid_o": 1,
            "dcache_mem_req_write_data_ready_i": 1,
            "dcache_mem_req_write_data_valid_o": 1,
            "dcache_mem_req_write_ready_i": 1,
            "dcache_mem_req_write_valid_o": 1,
            "dcache_mem_resp_read_ready_o": 1,
            "dcache_mem_resp_read_valid_i": 1,
            "dcache_mem_resp_write_ready_o": 1,
            "dcache_mem_resp_write_valid_i": 1,
            "dcache_miss_o": 1,
            "dcache_read_miss": 1,
            "dcache_req_abort": 1,
            "dcache_req_ready": 1,
            "dcache_req_tag": 24,
            "dcache_req_valid": 1,
            "dcache_rsp_valid": 1,
            "dcache_write_miss": 1,
            "hwpf_base_i": 64,
            "hwpf_base_o": 64,
            "hwpf_base_set_i": 4,
            "hwpf_param_i": 64,
            "hwpf_param_o": 64,
            "hwpf_param_set_i": 4,
            "hwpf_status_o": 64,
            "hwpf_throttle_i": 64,
            "hwpf_throttle_o": 64,
            "hwpf_throttle_set_i": 4,
            "rst_ni": 1,
            "snoop_abort": 3,
            "snoop_addr_offset": 10,
            "snoop_addr_tag": 24,
            "snoop_phys_indexed": 3,
            "snoop_valid": 3,
            "wbuffer_empty_o": 1,
            "wbuffer_not_ni_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_cva6_hpdcache_load_if_adapter": {
        "declaration_path": "/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv",
        "module_name": "cva6_hpdcache_if_adapter",
        "signal_width_data": {
            "clk_i": 1,
            "forward_amo": 1,
            "forward_store": 1,
            "hpdcache_req_abort_o": 1,
            "hpdcache_req_is_uncacheable": 1,
            "hpdcache_req_ready_i": 1,
            "hpdcache_req_sid_i": 3,
            "hpdcache_req_tag_o": 24,
            "hpdcache_req_valid_o": 1,
            "hpdcache_rsp_valid_i": 1,
            "is_load_port": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_cva6_hpdcache_store_if_adapter": {
        "declaration_path": "/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv",
        "module_name": "cva6_hpdcache_if_adapter",
        "signal_width_data": {
            "clk_i": 1,
            "forward_amo": 1,
            "forward_store": 1,
            "hpdcache_req_abort_o": 1,
            "hpdcache_req_is_uncacheable": 1,
            "hpdcache_req_ready_i": 1,
            "hpdcache_req_sid_i": 3,
            "hpdcache_req_tag_o": 24,
            "hpdcache_req_valid_o": 1,
            "hpdcache_rsp_valid_i": 1,
            "is_load_port": 1,
            "rst_ni": 1,
            "amo_addr": 64,
            "amo_addr_offset": 10,
            "amo_data": 64,
            "amo_data_be": 8,
            "amo_is_word": 1,
            "amo_is_word_hi": 1,
            "amo_op": 5,
            "amo_pending_q": 1,
            "amo_resp_word": 32,
            "amo_tag": 24
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv",
        "module_name": "hpdcache",
        "signal_width_data": {
            "HPDCACHE_UC_READ_ID": 4,
            "HPDCACHE_UC_WRITE_ID": 4,
            "arb_abort": 1,
            "arb_mem_req_read_ready": 2,
            "arb_mem_req_read_valid": 2,
            "arb_mem_req_write_data_ready": 3,
            "arb_mem_req_write_data_valid": 3,
            "arb_mem_req_write_ready": 3,
            "arb_mem_req_write_valid": 3,
            "arb_req_ready": 1,
            "arb_req_valid": 1,
            "arb_tag": 24,
            "cfg_default_wb": 1,
            "cfg_default_wb_i": 1,
            "cfg_enable_i": 1,
            "cfg_error_on_cacheable_amo_i": 1,
            "cfg_prefetch_updt_plru_i": 1,
            "cfg_rtab_single_entry_i": 1,
            "cfg_wbuf_inhibit_write_coalescing_i": 1,
            "cfg_wbuf_reset_timecnt_on_write_i": 1,
            "cfg_wbuf_sequential_waw_i": 1,
            "cfg_wbuf_threshold_i": 3,
            "clk_i": 1,
            "cmo_dir_check_entry": 1,
            "cmo_dir_check_entry_dirty": 1,
            "cmo_dir_check_entry_set": 6,
            "cmo_dir_check_entry_tag": 24,
            "cmo_dir_check_entry_valid": 1,
            "cmo_dir_check_entry_way": 2,
            "cmo_dir_check_nline": 1,
            "cmo_dir_check_nline_dirty": 1,
            "cmo_dir_check_nline_hit_way": 2,
            "cmo_dir_check_nline_set": 6,
            "cmo_dir_check_nline_tag": 24,
            "cmo_dir_inval": 1,
            "cmo_dir_inval_set": 6,
            "cmo_dir_inval_way": 2,
            "cmo_flush_alloc": 1,
            "cmo_flush_alloc_nline": 30,
            "cmo_flush_alloc_way": 2,
            "cmo_ready": 1,
            "cmo_req_addr": 34,
            "cmo_req_valid": 1,
            "cmo_req_wdata": 32,
            "cmo_wait": 1,
            "cmo_wbuf_flush_all": 1,
            "core_req_abort_i": 1,
            "core_req_ready_o": 1,
            "core_req_tag_i": 24,
            "core_req_valid_i": 1,
            "core_rsp_valid": 1,
            "core_rsp_valid_o": 1,
            "ctrl_empty": 1,
            "ctrl_flush_alloc": 1,
            "ctrl_flush_alloc_nline": 30,
            "ctrl_flush_alloc_way": 2,
            "evt_cache_read_miss_o": 1,
            "evt_cache_write_miss_o": 1,
            "evt_cmo_req_o": 1,
            "evt_prefetch_req_o": 1,
            "evt_read_req_o": 1,
            "evt_req_on_hold_o": 1,
            "evt_rtab_rollback_o": 1,
            "evt_stall_o": 1,
            "evt_stall_refill_o": 1,
            "evt_uncached_req_o": 1,
            "evt_write_req_o": 1,
            "flush_ack": 1,
            "flush_ack_nline": 30,
            "flush_alloc": 1,
            "flush_alloc_nline": 30,
            "flush_alloc_ready": 1,
            "flush_alloc_way": 2,
            "flush_busy": 1,
            "flush_check_hit": 1,
            "flush_check_nline": 30,
            "flush_data_read": 1,
            "flush_data_read_data": 32,
            "flush_data_read_set": 6,
            "flush_data_read_way": 2,
            "flush_data_read_word": 2,
            "flush_empty": 1,
            "inval_check_dir": 1,
            "inval_hit": 1,
            "inval_nline": 30,
            "inval_write_dir": 1,
            "mem_req_read_miss_ready": 1,
            "mem_req_read_miss_valid": 1,
            "mem_req_read_ready_i": 1,
            "mem_req_read_uc_ready": 1,
            "mem_req_read_uc_valid": 1,
            "mem_req_read_valid_o": 1,
            "mem_req_write_data_ready_i": 1,
            "mem_req_write_data_valid_o": 1,
            "mem_req_write_flush_data_ready": 1,
            "mem_req_write_flush_data_valid": 1,
            "mem_req_write_flush_ready": 1,
            "mem_req_write_flush_valid": 1,
            "mem_req_write_ready_i": 1,
            "mem_req_write_uc_data_ready": 1,
            "mem_req_write_uc_data_valid": 1,
            "mem_req_write_uc_ready": 1,
            "mem_req_write_uc_valid": 1,
            "mem_req_write_valid_o": 1,
            "mem_req_write_wbuf_data_ready": 1,
            "mem_req_write_wbuf_data_valid": 1,
            "mem_req_write_wbuf_ready": 1,
            "mem_req_write_wbuf_valid": 1,
            "mem_resp_read_miss_inval": 1,
            "mem_resp_read_miss_inval_nline": 30,
            "mem_resp_read_miss_ready": 1,
            "mem_resp_read_miss_valid": 1,
            "mem_resp_read_ready_o": 1,
            "mem_resp_read_uc_ready": 1,
            "mem_resp_read_uc_valid": 1,
            "mem_resp_read_valid_i": 1,
            "mem_resp_write_flush_ready": 1,
            "mem_resp_write_flush_valid": 1,
            "mem_resp_write_ready_o": 1,
            "mem_resp_write_uc_ready": 1,
            "mem_resp_write_uc_valid": 1,
            "mem_resp_write_valid_i": 1,
            "mem_resp_write_wbuf_ready": 1,
            "mem_resp_write_wbuf_valid": 1,
            "miss_mshr_alloc": 1,
            "miss_mshr_alloc_cs": 1,
            "miss_mshr_alloc_full": 1,
            "miss_mshr_alloc_is_prefetch": 1,
            "miss_mshr_alloc_need_rsp": 1,
            "miss_mshr_alloc_nline": 30,
            "miss_mshr_alloc_ready": 1,
            "miss_mshr_alloc_sid": 3,
            "miss_mshr_alloc_tid": 1,
            "miss_mshr_alloc_victim_way": 2,
            "miss_mshr_alloc_wback": 1,
            "miss_mshr_alloc_word": 2,
            "miss_mshr_check": 1,
            "miss_mshr_check_nline": 30,
            "miss_mshr_check_offset": 10,
            "miss_mshr_empty": 1,
            "miss_mshr_hit": 1,
            "refill_busy": 1,
            "refill_core_rsp_valid": 1,
            "refill_data": 32,
            "refill_is_error": 1,
            "refill_nline": 30,
            "refill_req_ready": 1,
            "refill_req_valid": 1,
            "refill_set": 6,
            "refill_updt_rtab": 1,
            "refill_updt_sel_victim": 1,
            "refill_way": 2,
            "refill_word": 2,
            "refill_write_data": 1,
            "refill_write_dir": 1,
            "rst_ni": 1,
            "rtab_empty": 1,
            "uc_core_rsp_ready": 1,
            "uc_core_rsp_valid": 1,
            "uc_data_amo_write": 1,
            "uc_data_amo_write_be": 4,
            "uc_data_amo_write_data": 32,
            "uc_data_amo_write_enable": 1,
            "uc_data_amo_write_set": 6,
            "uc_data_amo_write_size": 3,
            "uc_data_amo_write_word": 2,
            "uc_dir_amo_hit_way": 2,
            "uc_dir_amo_match": 1,
            "uc_dir_amo_match_set": 6,
            "uc_dir_amo_match_tag": 24,
            "uc_dir_amo_updt_sel_victim": 1,
            "uc_lrsc_snoop": 1,
            "uc_lrsc_snoop_addr": 34,
            "uc_lrsc_snoop_size": 3,
            "uc_ready": 1,
            "uc_req_addr": 34,
            "uc_req_be": 4,
            "uc_req_data": 32,
            "uc_req_need_rsp": 1,
            "uc_req_sid": 3,
            "uc_req_size": 3,
            "uc_req_tid": 1,
            "uc_req_uncacheable": 1,
            "uc_req_valid": 1,
            "uc_wbuf_flush_all": 1,
            "wbuf_empty_o": 1,
            "wbuf_flush_all": 1,
            "wbuf_flush_i": 1,
            "wbuf_read_flush_hit": 1,
            "wbuf_read_hit": 1,
            "wbuf_rtab_addr": 34,
            "wbuf_rtab_hit_open": 1,
            "wbuf_rtab_hit_pend": 1,
            "wbuf_rtab_hit_sent": 1,
            "wbuf_rtab_is_read": 1,
            "wbuf_rtab_not_ready": 1,
            "wbuf_write": 1,
            "wbuf_write_addr": 34,
            "wbuf_write_be": 4,
            "wbuf_write_data": 32,
            "wbuf_write_ready": 1,
            "wbuf_write_uncacheable": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.core_req_arbiter_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv",
        "module_name": "hpdcache_core_arbiter",
        "signal_width_data": {
            "arb_abort_o": 1,
            "arb_req_gnt_d": 6,
            "arb_req_gnt_q": 6,
            "arb_req_ready_i": 1,
            "arb_req_valid_o": 1,
            "arb_tag_o": 24,
            "clk_i": 1,
            "core_req_abort": 6,
            "core_req_abort_i": 1,
            "core_req_ready_o": 1,
            "core_req_tag": 24,
            "core_req_tag_i": 24,
            "core_req_valid": 6,
            "core_req_valid_i": 1,
            "core_rsp_valid_i": 1,
            "core_rsp_valid_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.core_req_arbiter_i.core_req_abort_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 24,
            "data_o": 24,
            "sel_i": 6,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.core_req_arbiter_i.req_arbiter_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 6,
            "gnt_o": 6,
            "gnt_q": 6,
            "ready_i": 1,
            "req_i": 6,
            "rst_ni": 1,
            "wait_q": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.core_req_arbiter_i.req_arbiter_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 6,
            "val_o": 6
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv",
        "module_name": "hpdcache_wbuf",
        "signal_width_data": {
            "WBUF_DATA_NENTRIES": 32,
            "WBUF_DATA_NWORDS": 32,
            "WBUF_DIR_NENTRIES": 32,
            "WBUF_MEM_DATA_RATIO": 32,
            "WBUF_MEM_DATA_WORD_INDEX_WIDTH": 32,
            "WBUF_OFFSET_WIDTH": 32,
            "WBUF_READ_MATCH_WIDTH": 32,
            "WBUF_SEND_FIFO_DEPTH": 32,
            "WBUF_TAG_WIDTH": 32,
            "WBUF_WORD_OFFSET": 32,
            "WBUF_WORD_WIDTH": 32,
            "ack_error": 1,
            "ack_id": 3,
            "cfg_inhibit_write_coalescing_i": 1,
            "cfg_reset_timecnt_on_write_i": 1,
            "cfg_sequential_waw_i": 1,
            "cfg_threshold_i": 3,
            "clk_i": 1,
            "empty_o": 1,
            "flush_all_i": 1,
            "full_o": 1,
            "mem_req_write_data_ready_i": 1,
            "mem_req_write_data_valid_o": 1,
            "mem_req_write_ready_i": 1,
            "mem_req_write_valid_o": 1,
            "mem_resp_write_ready_o": 1,
            "mem_resp_write_valid_i": 1,
            "read_addr_i": 34,
            "read_flush_hit_i": 1,
            "read_hit_o": 1,
            "replay_addr_i": 34,
            "replay_is_read_i": 1,
            "replay_match": 8,
            "replay_not_ready_o": 1,
            "replay_open_hit": 8,
            "replay_open_hit_o": 1,
            "replay_pend_hit": 8,
            "replay_pend_hit_o": 1,
            "replay_sent_hit": 8,
            "replay_sent_hit_o": 1,
            "rst_ni": 1,
            "send_be": 4,
            "send_data": 32,
            "send_data_ready": 1,
            "send_data_w": 1,
            "send_meta_ready": 1,
            "send_meta_valid": 1,
            "send_tag": 34,
            "wbuf_data_free": 1,
            "wbuf_data_free_ptr": 3,
            "wbuf_data_free_ptr_bv": 8,
            "wbuf_data_valid_d": 8,
            "wbuf_data_valid_q": 8,
            "wbuf_dir_free": 1,
            "wbuf_dir_free_bv": 8,
            "wbuf_dir_free_ptr_bv": 8,
            "wbuf_dir_open_bv": 8,
            "wbuf_dir_pend_bv": 8,
            "wbuf_dir_sent_bv": 8,
            "wbuf_dir_state_d": 2,
            "wbuf_dir_state_q": 2,
            "wbuf_meta_pend_data_ptr": 3,
            "wbuf_meta_send_data_ptr": 3,
            "wbuf_send_grant": 8,
            "wbuf_write_free": 1,
            "wbuf_write_hit_open": 1,
            "wbuf_write_hit_open_dir_ptr": 3,
            "wbuf_write_hit_pend": 1,
            "wbuf_write_hit_pend_dir_ptr": 3,
            "wbuf_write_hit_sent": 1,
            "write_addr_i": 34,
            "write_be": 4,
            "write_be_i": 4,
            "write_data": 32,
            "write_data_i": 32,
            "write_i": 1,
            "write_ready_o": 1,
            "write_tag": 32,
            "write_uc_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.data_free_ptr_binary_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv",
        "module_name": "hpdcache_1hot_to_binary",
        "signal_width_data": {
            "Log2N": 32,
            "N": 32,
            "val_i": 8,
            "val_o": 3,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.data_free_rrarb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 8,
            "gnt_o": 8,
            "gnt_q": 8,
            "ready_i": 1,
            "req_i": 8,
            "rst_ni": 1,
            "wait_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.data_free_rrarb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 8,
            "val_o": 8
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.dir_free_rrarb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 8,
            "gnt_o": 8,
            "gnt_q": 8,
            "ready_i": 1,
            "req_i": 8,
            "rst_ni": 1,
            "wait_q": 1,
            "i": 32,
            "mem_req_be": 2,
            "w": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.dir_free_rrarb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 8,
            "val_o": 8
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.mem_write_be_demux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv",
        "module_name": "hpdcache_demux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NOUTPUT": 32,
            "NOUTPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 4,
            "data_o": 4,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.pend_rrarb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv",
        "module_name": "hpdcache_rrarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 8,
            "gnt_msk": 8,
            "gnt_nomsk": 8,
            "gnt_o": 8,
            "gnt_q": 8,
            "mask": 8,
            "nxt": 8,
            "pending": 1,
            "ready_i": 1,
            "req_i": 8,
            "rst_ni": 1,
            "wait_q": 1,
            "read_hit": 8,
            "i": 32,
            "read_tag": 30,
            "wbuf_addr": 34,
            "wbuf_tag": 30
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.pend_rrarb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 8,
            "val_o": 8
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.pend_rrarb_i.prio_nomsk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 8,
            "val_o": 8
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.send_data_ptr_fifo_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wok_o": 1,
            "crossover_d": 1,
            "crossover_q": 1,
            "empty": 1,
            "full": 1,
            "match_ptr": 1,
            "rexec": 1,
            "rptr_d": 3,
            "rptr_max": 1,
            "rptr_q": 3,
            "wexec": 1,
            "wptr_d": 3,
            "wptr_max": 1,
            "wptr_q": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_wbuf_i.send_meta_fifo_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wok_o": 1,
            "crossover_d": 1,
            "crossover_q": 1,
            "empty": 1,
            "full": 1,
            "match_ptr": 1,
            "rexec": 1,
            "rptr_d": 3,
            "rptr_max": 1,
            "rptr_q": 3,
            "wexec": 1,
            "wptr_d": 3,
            "wptr_max": 1,
            "wptr_q": 3,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 36,
            "data_o": 36,
            "sel_i": 8,
            "i": 32,
            "match_free": 1,
            "match_open_ptr": 1,
            "match_pend_ptr": 1,
            "read_hit": 1,
            "send": 1,
            "timeout": 1,
            "write_hit": 1,
            "w": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_cmo_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv",
        "module_name": "hpdcache_cmo",
        "signal_width_data": {
            "clk_i": 1,
            "cmoh_addr_d": 34,
            "cmoh_addr_q": 34,
            "cmoh_dir_check_nline_hit": 1,
            "cmoh_flush_req_inval_d": 1,
            "cmoh_flush_req_inval_q": 1,
            "cmoh_flush_req_set": 6,
            "cmoh_flush_req_set_d": 6,
            "cmoh_flush_req_set_q": 6,
            "cmoh_flush_req_tag": 24,
            "cmoh_flush_req_valid_d": 1,
            "cmoh_flush_req_valid_q": 1,
            "cmoh_flush_req_w": 1,
            "cmoh_flush_req_way": 2,
            "cmoh_flush_req_way_d": 2,
            "cmoh_flush_req_way_q": 2,
            "cmoh_flush_req_wok": 1,
            "cmoh_fsm_d": 32,
            "cmoh_fsm_q": 32,
            "cmoh_nline": 30,
            "cmoh_set": 6,
            "cmoh_set_d": 6,
            "cmoh_set_incr": 1,
            "cmoh_set_last": 1,
            "cmoh_set_q": 6,
            "cmoh_set_reset": 1,
            "cmoh_tag": 24,
            "cmoh_way_d": 2,
            "cmoh_way_incr": 1,
            "cmoh_way_last": 1,
            "cmoh_way_q": 2,
            "cmoh_way_reset": 1,
            "ctrl_empty_i": 1,
            "dir_check_entry_dirty_i": 1,
            "dir_check_entry_o": 1,
            "dir_check_entry_set_o": 6,
            "dir_check_entry_tag_i": 24,
            "dir_check_entry_valid_i": 1,
            "dir_check_entry_way_o": 2,
            "dir_check_nline_dirty_i": 1,
            "dir_check_nline_hit_way_i": 2,
            "dir_check_nline_o": 1,
            "dir_check_nline_set_o": 6,
            "dir_check_nline_tag_o": 24,
            "dir_inval_o": 1,
            "dir_inval_set_o": 6,
            "dir_inval_way_o": 2,
            "flush_alloc_nline_o": 30,
            "flush_alloc_o": 1,
            "flush_alloc_ready_i": 1,
            "flush_alloc_way_o": 2,
            "flush_empty_i": 1,
            "mshr_empty_i": 1,
            "req_addr_i": 34,
            "req_ready_o": 1,
            "req_valid_i": 1,
            "req_wait_o": 1,
            "req_wdata_i": 32,
            "rst_ni": 1,
            "rtab_empty_i": 1,
            "wbuf_empty_i": 1,
            "wbuf_flush_all_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv",
        "module_name": "hpdcache_ctrl",
        "signal_width_data": {
            "cachedir_hit_o": 1,
            "cfg_default_wb_i": 1,
            "cfg_enable_i": 1,
            "cfg_prefetch_updt_plru_i": 1,
            "cfg_rtab_single_entry_i": 1,
            "clk_i": 1,
            "cmo_busy_i": 1,
            "cmo_dir_check_entry_dirty_o": 1,
            "cmo_dir_check_entry_i": 1,
            "cmo_dir_check_entry_set_i": 6,
            "cmo_dir_check_entry_tag_o": 24,
            "cmo_dir_check_entry_valid_o": 1,
            "cmo_dir_check_entry_way_i": 2,
            "cmo_dir_check_nline_dirty_o": 1,
            "cmo_dir_check_nline_hit_way_o": 2,
            "cmo_dir_check_nline_i": 1,
            "cmo_dir_check_nline_set_i": 6,
            "cmo_dir_check_nline_tag_i": 24,
            "cmo_dir_inval_i": 1,
            "cmo_dir_inval_set_i": 6,
            "cmo_dir_inval_way_i": 2,
            "cmo_req_addr_o": 34,
            "cmo_req_valid_o": 1,
            "cmo_req_wdata_o": 32,
            "cmo_wait_i": 1,
            "cmo_wbuf_flush_all_i": 1,
            "core_req_abort_i": 1,
            "core_req_ready_o": 1,
            "core_req_tag_i": 24,
            "core_req_valid_i": 1,
            "core_rsp_valid_o": 1,
            "ctrl_empty_o": 1,
            "evt_cache_read_miss_o": 1,
            "evt_cache_write_miss_o": 1,
            "evt_cmo_req_o": 1,
            "evt_prefetch_req_o": 1,
            "evt_read_req_o": 1,
            "evt_req_on_hold_o": 1,
            "evt_rtab_rollback_o": 1,
            "evt_stall_o": 1,
            "evt_stall_refill_o": 1,
            "evt_uncached_req_o": 1,
            "evt_write_req_o": 1,
            "flush_ack_i": 1,
            "flush_ack_nline_i": 30,
            "flush_alloc_nline_o": 30,
            "flush_alloc_o": 1,
            "flush_alloc_ready_i": 1,
            "flush_alloc_way_o": 2,
            "flush_busy_i": 1,
            "flush_check_hit_i": 1,
            "flush_check_nline_o": 30,
            "flush_data_read_data_o": 32,
            "flush_data_read_i": 1,
            "flush_data_read_set_i": 6,
            "flush_data_read_way_i": 2,
            "flush_data_read_word_i": 2,
            "hpdcache_init_ready": 1,
            "inval_check_dir_i": 1,
            "inval_hit_o": 1,
            "inval_nline_i": 30,
            "inval_write_dir_i": 1,
            "refill_busy_i": 1,
            "refill_core_rsp_valid_i": 1,
            "refill_data_i": 32,
            "refill_is_error_i": 1,
            "refill_nline_i": 30,
            "refill_req_ready_o": 1,
            "refill_req_valid_i": 1,
            "refill_set_i": 6,
            "refill_updt_rtab_i": 1,
            "refill_updt_sel_victim_i": 1,
            "refill_way_i": 2,
            "refill_way_index": 1,
            "refill_word_i": 2,
            "refill_write_data_i": 1,
            "refill_write_dir_i": 1,
            "rst_ni": 1,
            "rtab_empty_o": 1,
            "rtab_fence": 1,
            "rtab_full": 1,
            "st0_mshr_check_o": 1,
            "st0_mshr_check_offset_o": 10,
            "st0_req_cachedata_read": 1,
            "st0_req_cachedir_read": 1,
            "st0_req_is_amo": 1,
            "st0_req_is_cmo_fence": 1,
            "st0_req_is_cmo_inval": 1,
            "st0_req_is_cmo_prefetch": 1,
            "st0_req_is_error": 1,
            "st0_req_is_load": 1,
            "st0_req_is_store": 1,
            "st0_req_is_uncacheable": 1,
            "st0_req_set": 6,
            "st0_req_word": 2,
            "st0_rtab_pop_try_error": 1,
            "st0_rtab_pop_try_ptr": 2,
            "st0_rtab_pop_try_ready": 1,
            "st0_rtab_pop_try_valid": 1,
            "st1_dir_hit": 1,
            "st1_dir_hit_dirty": 1,
            "st1_dir_hit_fetch": 1,
            "st1_dir_hit_tag": 24,
            "st1_dir_hit_way": 2,
            "st1_dir_hit_way_index": 1,
            "st1_dir_hit_wback": 1,
            "st1_dir_victim_dirty": 1,
            "st1_dir_victim_tag": 24,
            "st1_dir_victim_unavailable": 1,
            "st1_dir_victim_valid": 1,
            "st1_dir_victim_way": 2,
            "st1_dir_victim_wback": 1,
            "st1_mshr_alloc_full_i": 1,
            "st1_mshr_alloc_ready_i": 1,
            "st1_mshr_check_nline_o": 30,
            "st1_mshr_hit_i": 1,
            "st1_read_data": 32,
            "st1_req_abort": 1,
            "st1_req_addr": 34,
            "st1_req_cachedata_write": 1,
            "st1_req_cachedata_write_enable": 1,
            "st1_req_is_amo": 1,
            "st1_req_is_amo_add": 1,
            "st1_req_is_amo_and": 1,
            "st1_req_is_amo_lr": 1,
            "st1_req_is_amo_max": 1,
            "st1_req_is_amo_maxu": 1,
            "st1_req_is_amo_min": 1,
            "st1_req_is_amo_minu": 1,
            "st1_req_is_amo_or": 1,
            "st1_req_is_amo_sc": 1,
            "st1_req_is_amo_swap": 1,
            "st1_req_is_amo_xor": 1,
            "st1_req_is_cmo_fence": 1,
            "st1_req_is_cmo_flush": 1,
            "st1_req_is_cmo_inval": 1,
            "st1_req_is_cmo_prefetch": 1,
            "st1_req_is_error_d": 1,
            "st1_req_is_error_q": 1,
            "st1_req_is_load": 1,
            "st1_req_is_store": 1,
            "st1_req_is_uncacheable": 1,
            "st1_req_nline": 30,
            "st1_req_rtab_q": 1,
            "st1_req_set": 6,
            "st1_req_tag": 24,
            "st1_req_updt_sel_victim": 1,
            "st1_req_valid_d": 1,
            "st1_req_valid_q": 1,
            "st1_req_word": 2,
            "st1_req_wr_auto": 1,
            "st1_req_wr_wb": 1,
            "st1_req_wr_wt": 1,
            "st1_rsp_aborted": 1,
            "st1_rsp_error": 1,
            "st1_rsp_valid": 1,
            "st1_rtab_alloc": 1,
            "st1_rtab_alloc_and_link": 1,
            "st1_rtab_check": 1,
            "st1_rtab_check_hit": 1,
            "st1_rtab_pop_try_commit": 1,
            "st1_rtab_pop_try_ptr_q": 2,
            "st1_rtab_pop_try_rback": 1,
            "st1_victim_nline": 30,
            "st1_victim_sel": 1,
            "st2_dir_updt_d": 1,
            "st2_dir_updt_dirty_d": 1,
            "st2_dir_updt_dirty_q": 1,
            "st2_dir_updt_fetch_d": 1,
            "st2_dir_updt_fetch_q": 1,
            "st2_dir_updt_q": 1,
            "st2_dir_updt_set_q": 6,
            "st2_dir_updt_tag_q": 24,
            "st2_dir_updt_valid_d": 1,
            "st2_dir_updt_valid_q": 1,
            "st2_dir_updt_way_q": 2,
            "st2_dir_updt_wback_d": 1,
            "st2_dir_updt_wback_q": 1,
            "st2_flush_alloc_d": 1,
            "st2_flush_alloc_nline_q": 30,
            "st2_flush_alloc_q": 1,
            "st2_flush_alloc_way_q": 2,
            "st2_mshr_alloc_addr_q": 34,
            "st2_mshr_alloc_cs_o": 1,
            "st2_mshr_alloc_d": 1,
            "st2_mshr_alloc_is_prefetch_o": 1,
            "st2_mshr_alloc_is_prefetch_q": 1,
            "st2_mshr_alloc_need_rsp_d": 1,
            "st2_mshr_alloc_need_rsp_o": 1,
            "st2_mshr_alloc_need_rsp_q": 1,
            "st2_mshr_alloc_nline_o": 30,
            "st2_mshr_alloc_o": 1,
            "st2_mshr_alloc_q": 1,
            "st2_mshr_alloc_sid_o": 3,
            "st2_mshr_alloc_sid_q": 3,
            "st2_mshr_alloc_tid_o": 1,
            "st2_mshr_alloc_tid_q": 1,
            "st2_mshr_alloc_victim_way_o": 2,
            "st2_mshr_alloc_victim_way_q": 2,
            "st2_mshr_alloc_wback_d": 1,
            "st2_mshr_alloc_wback_o": 1,
            "st2_mshr_alloc_wback_q": 1,
            "st2_mshr_alloc_word_o": 2,
            "uc_busy_i": 1,
            "uc_core_rsp_ready_o": 1,
            "uc_core_rsp_valid_i": 1,
            "uc_data_amo_write_be_i": 4,
            "uc_data_amo_write_data_i": 32,
            "uc_data_amo_write_enable_i": 1,
            "uc_data_amo_write_i": 1,
            "uc_data_amo_write_set_i": 6,
            "uc_data_amo_write_size_i": 3,
            "uc_data_amo_write_word_i": 2,
            "uc_dir_amo_hit_way_o": 2,
            "uc_dir_amo_match_i": 1,
            "uc_dir_amo_match_set_i": 6,
            "uc_dir_amo_match_tag_i": 24,
            "uc_dir_amo_updt_sel_victim_i": 1,
            "uc_lrsc_snoop_addr_o": 34,
            "uc_lrsc_snoop_o": 1,
            "uc_lrsc_snoop_size_o": 3,
            "uc_req_addr_o": 34,
            "uc_req_be_o": 4,
            "uc_req_data_o": 32,
            "uc_req_need_rsp_o": 1,
            "uc_req_sid_o": 3,
            "uc_req_size_o": 3,
            "uc_req_tid_o": 1,
            "uc_req_uc_o": 1,
            "uc_req_valid_o": 1,
            "uc_wbuf_flush_all_i": 1,
            "wbuf_empty_i": 1,
            "wbuf_flush_all_o": 1,
            "wbuf_flush_i": 1,
            "wbuf_read_flush_hit_o": 1,
            "wbuf_read_hit_i": 1,
            "wbuf_rtab_addr_o": 34,
            "wbuf_rtab_hit_open_i": 1,
            "wbuf_rtab_hit_pend_i": 1,
            "wbuf_rtab_hit_sent_i": 1,
            "wbuf_rtab_is_read_o": 1,
            "wbuf_rtab_not_ready_i": 1,
            "wbuf_write_addr_o": 34,
            "wbuf_write_be_o": 4,
            "wbuf_write_data_o": 32,
            "wbuf_write_o": 1,
            "wbuf_write_ready_i": 1,
            "wbuf_write_uncacheable_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.dir_hit_way_encoder_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv",
        "module_name": "hpdcache_1hot_to_binary",
        "signal_width_data": {
            "Log2N": 32,
            "N": 32,
            "val_i": 2,
            "val_o": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_ctrl_pe_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv",
        "module_name": "hpdcache_ctrl_pe",
        "signal_width_data": {
            "cachedir_hit_i": 1,
            "cachedir_init_ready_i": 1,
            "cfg_default_wb_i": 1,
            "cfg_prefetch_updt_plru_i": 1,
            "cmo_busy_i": 1,
            "cmo_req_valid_o": 1,
            "cmo_wait_i": 1,
            "core_req_ready_o": 1,
            "core_req_valid_i": 1,
            "evt_cache_read_miss_o": 1,
            "evt_cache_write_miss_o": 1,
            "evt_cmo_req_o": 1,
            "evt_prefetch_req_o": 1,
            "evt_read_req_o": 1,
            "evt_req_on_hold_o": 1,
            "evt_rtab_rollback_o": 1,
            "evt_stall_o": 1,
            "evt_stall_refill_o": 1,
            "evt_uncached_req_o": 1,
            "evt_write_req_o": 1,
            "flush_busy_i": 1,
            "refill_busy_i": 1,
            "refill_core_rsp_valid_i": 1,
            "refill_req_ready_o": 1,
            "refill_req_valid_i": 1,
            "rtab_check_hit_i": 1,
            "rtab_check_o": 1,
            "rtab_fence_i": 1,
            "rtab_full_i": 1,
            "rtab_req_ready_o": 1,
            "rtab_req_valid_i": 1,
            "st0_req_cachedata_read_o": 1,
            "st0_req_cachedir_read_o": 1,
            "st0_req_is_amo_i": 1,
            "st0_req_is_cmo_fence_i": 1,
            "st0_req_is_cmo_inval_i": 1,
            "st0_req_is_cmo_prefetch_i": 1,
            "st0_req_is_error_i": 1,
            "st0_req_is_load_i": 1,
            "st0_req_is_store_i": 1,
            "st0_req_is_uncacheable_i": 1,
            "st0_req_mshr_check_o": 1,
            "st0_req_need_rsp_i": 1,
            "st1_dir_hit_dirty_i": 1,
            "st1_dir_hit_fetch_i": 1,
            "st1_dir_hit_wback_i": 1,
            "st1_dir_victim_dirty_i": 1,
            "st1_dir_victim_unavailable_i": 1,
            "st1_dir_victim_valid_i": 1,
            "st1_dir_victim_wback_i": 1,
            "st1_fence": 1,
            "st1_flush_alloc_ready_i": 1,
            "st1_flush_check_hit_i": 1,
            "st1_mshr_alloc_ready_i": 1,
            "st1_mshr_full_i": 1,
            "st1_mshr_hit_i": 1,
            "st1_req_abort_i": 1,
            "st1_req_cachedata_write_enable_o": 1,
            "st1_req_cachedata_write_o": 1,
            "st1_req_cachedir_sel_victim_o": 1,
            "st1_req_cachedir_updt_sel_victim_o": 1,
            "st1_req_is_amo_i": 1,
            "st1_req_is_cmo_fence_i": 1,
            "st1_req_is_cmo_flush_i": 1,
            "st1_req_is_cmo_inval_i": 1,
            "st1_req_is_cmo_prefetch_i": 1,
            "st1_req_is_error_i": 1,
            "st1_req_is_error_o": 1,
            "st1_req_is_load_i": 1,
            "st1_req_is_store_i": 1,
            "st1_req_is_uncacheable_i": 1,
            "st1_req_need_rsp_i": 1,
            "st1_req_rtab_i": 1,
            "st1_req_valid_i": 1,
            "st1_req_valid_o": 1,
            "st1_req_wr_auto_i": 1,
            "st1_req_wr_wb_i": 1,
            "st1_req_wr_wt_i": 1,
            "st1_rsp_aborted_o": 1,
            "st1_rsp_error_o": 1,
            "st1_rsp_valid_o": 1,
            "st1_rtab_alloc": 1,
            "st1_rtab_alloc_and_link": 1,
            "st1_rtab_alloc_and_link_o": 1,
            "st1_rtab_alloc_o": 1,
            "st1_rtab_commit_o": 1,
            "st1_rtab_dir_fetch_o": 1,
            "st1_rtab_dir_unavailable_o": 1,
            "st1_rtab_flush_hit_o": 1,
            "st1_rtab_flush_not_ready_o": 1,
            "st1_rtab_mshr_full_o": 1,
            "st1_rtab_mshr_hit_o": 1,
            "st1_rtab_mshr_ready_o": 1,
            "st1_rtab_rback_o": 1,
            "st1_rtab_wbuf_hit_o": 1,
            "st1_rtab_wbuf_not_ready_o": 1,
            "st1_rtab_write_miss_o": 1,
            "st2_dir_updt_dirty_i": 1,
            "st2_dir_updt_dirty_o": 1,
            "st2_dir_updt_fetch_i": 1,
            "st2_dir_updt_fetch_o": 1,
            "st2_dir_updt_i": 1,
            "st2_dir_updt_o": 1,
            "st2_dir_updt_valid_i": 1,
            "st2_dir_updt_valid_o": 1,
            "st2_dir_updt_wback_i": 1,
            "st2_dir_updt_wback_o": 1,
            "st2_flush_alloc_i": 1,
            "st2_flush_alloc_o": 1,
            "st2_mshr_alloc_cs_o": 1,
            "st2_mshr_alloc_i": 1,
            "st2_mshr_alloc_is_prefetch_i": 1,
            "st2_mshr_alloc_need_rsp_o": 1,
            "st2_mshr_alloc_o": 1,
            "st2_mshr_alloc_wback_i": 1,
            "st2_mshr_alloc_wback_o": 1,
            "uc_busy_i": 1,
            "uc_core_rsp_ready_o": 1,
            "uc_req_valid_o": 1,
            "wbuf_read_flush_hit_o": 1,
            "wbuf_read_hit_i": 1,
            "wbuf_write_ready_i": 1,
            "wbuf_write_uncacheable_o": 1,
            "wbuf_write_valid_o": 1,
            "nop": 1,
            "st1_nop": 1,
            "st1_req_is_cacheable_store": 1,
            "st2_nop": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv",
        "module_name": "hpdcache_memctrl",
        "signal_width_data": {
            "HPDCACHE_ALL_CUTS": 32,
            "HPDCACHE_DATA_RAM_ADDR_WIDTH": 32,
            "HPDCACHE_DATA_RAM_DEPTH": 32,
            "HPDCACHE_DATA_RAM_ENTR_PER_SET": 32,
            "HPDCACHE_DATA_RAM_WIDTH": 32,
            "HPDCACHE_DATA_RAM_X_CUTS": 32,
            "HPDCACHE_DATA_RAM_Y_CUTS": 32,
            "HPDCACHE_DATA_REQ_RATIO": 32,
            "HPDCACHE_DIR_RAM_ADDR_WIDTH": 32,
            "HPDCACHE_DIR_RAM_WIDTH": 32,
            "amo_hit": 2,
            "clk_i": 1,
            "cmo_hit": 2,
            "data_amo_write_be": 4,
            "data_amo_write_be_i": 4,
            "data_amo_write_data": 32,
            "data_amo_write_data_i": 32,
            "data_amo_write_enable_i": 1,
            "data_amo_write_i": 1,
            "data_amo_write_set_i": 6,
            "data_amo_write_size_i": 3,
            "data_amo_write_word_i": 2,
            "data_cs": 2,
            "data_flush_read_data_o": 32,
            "data_flush_read_i": 1,
            "data_flush_read_set_i": 6,
            "data_flush_read_way": 2,
            "data_flush_read_way_i": 2,
            "data_flush_read_word_i": 2,
            "data_flush_row_index_q": 1,
            "data_ram_row": 1,
            "data_ram_word": 1,
            "data_refill_data_i": 32,
            "data_refill_i": 1,
            "data_refill_set_i": 6,
            "data_refill_way_i": 2,
            "data_refill_word_i": 2,
            "data_req_read_data_o": 32,
            "data_req_read_i": 1,
            "data_req_read_set_i": 6,
            "data_req_read_size_i": 3,
            "data_req_read_word_i": 2,
            "data_req_write_be": 4,
            "data_req_write_be_i": 4,
            "data_req_write_data": 32,
            "data_req_write_data_i": 32,
            "data_req_write_enable_i": 1,
            "data_req_write_i": 1,
            "data_req_write_set_i": 6,
            "data_req_write_size_i": 3,
            "data_req_write_word_i": 2,
            "data_way": 2,
            "data_we": 2,
            "data_write": 1,
            "data_write_be": 4,
            "data_write_data": 32,
            "data_write_enable": 1,
            "data_write_set": 6,
            "data_write_size": 3,
            "data_write_word": 2,
            "dir_addr": 6,
            "dir_amo_hit_way_o": 2,
            "dir_amo_match_i": 1,
            "dir_amo_match_set_i": 6,
            "dir_amo_match_tag_i": 24,
            "dir_amo_updt_sel_victim_i": 1,
            "dir_cmo_check_entry_dirty_o": 1,
            "dir_cmo_check_entry_i": 1,
            "dir_cmo_check_entry_set_i": 6,
            "dir_cmo_check_entry_tag_o": 24,
            "dir_cmo_check_entry_valid_o": 1,
            "dir_cmo_check_entry_way_i": 2,
            "dir_cmo_check_nline_dirty_o": 1,
            "dir_cmo_check_nline_hit_way_o": 2,
            "dir_cmo_check_nline_i": 1,
            "dir_cmo_check_nline_set_i": 6,
            "dir_cmo_check_nline_tag_i": 24,
            "dir_cmo_inval_i": 1,
            "dir_cmo_inval_set_i": 6,
            "dir_cmo_inval_way_i": 2,
            "dir_cs": 2,
            "dir_dirty": 2,
            "dir_fetch": 2,
            "dir_hit_dirty_o": 1,
            "dir_hit_fetch_o": 1,
            "dir_hit_tag_o": 24,
            "dir_hit_way_o": 2,
            "dir_hit_wback_o": 1,
            "dir_inval_check_i": 1,
            "dir_inval_hit_o": 1,
            "dir_inval_hit_way": 2,
            "dir_inval_nline_i": 30,
            "dir_inval_set": 6,
            "dir_inval_tag": 24,
            "dir_inval_write_i": 1,
            "dir_match_i": 1,
            "dir_match_set_i": 6,
            "dir_match_tag_i": 24,
            "dir_refill_i": 1,
            "dir_refill_set_i": 6,
            "dir_refill_updt_sel_victim_i": 1,
            "dir_refill_way_i": 2,
            "dir_req_set_q": 6,
            "dir_req_way_q": 2,
            "dir_tags": 24,
            "dir_updt_dirty_i": 1,
            "dir_updt_fetch_i": 1,
            "dir_updt_i": 1,
            "dir_updt_sel_victim_i": 1,
            "dir_updt_set_i": 6,
            "dir_updt_tag_i": 24,
            "dir_updt_valid_i": 1,
            "dir_updt_way_i": 2,
            "dir_updt_wback_i": 1,
            "dir_valid": 2,
            "dir_victim_dirty_o": 1,
            "dir_victim_sel_i": 1,
            "dir_victim_set_i": 6,
            "dir_victim_tag_o": 24,
            "dir_victim_valid_o": 1,
            "dir_victim_way_o": 2,
            "dir_victim_wback_o": 1,
            "dir_wback": 2,
            "dir_we": 2,
            "init_d": 1,
            "init_dir_cs": 2,
            "init_q": 1,
            "init_set_d": 6,
            "init_set_q": 6,
            "inval_hit": 2,
            "ready_o": 1,
            "req_hit": 2,
            "rst_ni": 1,
            "updt_sel_victim": 1,
            "updt_sel_victim_set": 6,
            "updt_sel_victim_way": 2,
            "i": 32,
            "j": 32,
            "k": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_read_flush_mux_row_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 128,
            "data_o": 128,
            "sel_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_read_flush_mux_way_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 64,
            "data_o": 64,
            "sel_i": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_read_req_word_way_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 32,
            "data_o": 32,
            "sel_i": 2,
            "i": 32,
            "j": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.flush_tag_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 24,
            "data_o": 24,
            "sel_i": 2,
            "i": 32,
            "data_read_req_word_index_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_sram": {
        "declaration_path": "/cva6/common/local/util/sram.sv",
        "module_name": "sram",
        "signal_width_data": {
            "ADDR_SIZE": 32,
            "DATA_SIZE": 32,
            "DEPTH": 32,
            "addr": 7,
            "clk": 1,
            "cs": 1,
            "rdata": 64,
            "rst_n": 1,
            "wbyteenable": 8,
            "wdata": 64,
            "we": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_sram.ram_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv",
        "module_name": "hpdcache_sram_wmask_1rw",
        "signal_width_data": {
            "ADDR_SIZE": 32,
            "DATA_SIZE": 32,
            "DEPTH": 32,
            "addr": 7,
            "clk": 1,
            "cs": 1,
            "rdata": 64,
            "rst_n": 1,
            "wbyteenable": 8,
            "wdata": 64,
            "we": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.dir_sram": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv",
        "module_name": "hpdcache_sram",
        "signal_width_data": {
            "ADDR_SIZE": 32,
            "DATA_SIZE": 32,
            "DEPTH": 32,
            "addr": 6,
            "clk": 1,
            "cs": 1,
            "rdata": 28,
            "rst_n": 1,
            "wdata": 28,
            "we": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.dir_sram.ram_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv",
        "module_name": "hpdcache_sram_wmask_1rw",
        "signal_width_data": {
            "ADDR_SIZE": 32,
            "DATA_SIZE": 32,
            "DEPTH": 32,
            "addr": 6,
            "clk": 1,
            "cs": 1,
            "rdata": 28,
            "rst_n": 1,
            "wdata": 28,
            "we": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_read_req_word_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 64,
            "data_o": 64,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.amo_be_demux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv",
        "module_name": "hpdcache_demux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NOUTPUT": 32,
            "NOUTPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 4,
            "data_o": 4,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.data_req_write_be_demux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv",
        "module_name": "hpdcache_demux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NOUTPUT": 32,
            "NOUTPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 4,
            "data_o": 4,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.hit_tag_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 24,
            "data_o": 24,
            "sel_i": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv",
        "module_name": "hpdcache_victim_sel",
        "signal_width_data": {
            "clk_i": 1,
            "rst_ni": 1,
            "sel_dir_dirty_i": 2,
            "sel_dir_fetch_i": 2,
            "sel_dir_valid_i": 2,
            "sel_dir_wback_i": 2,
            "sel_victim_i": 1,
            "sel_victim_set_i": 6,
            "sel_victim_way_o": 2,
            "updt_i": 1,
            "updt_set_i": 6,
            "updt_way_i": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i.victim_rand_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_random.sv",
        "module_name": "hpdcache_victim_random",
        "signal_width_data": {
            "clean_available": 1,
            "clean_victim_way": 2,
            "clean_ways": 2,
            "clk_i": 1,
            "dirty_available": 1,
            "dirty_victim_way": 2,
            "dirty_ways": 2,
            "lfsr_val": 8,
            "rand_available": 1,
            "rand_victim_way": 2,
            "rand_ways": 2,
            "rst_ni": 1,
            "sel_dir_dirty_i": 2,
            "sel_dir_fetch_i": 2,
            "sel_dir_valid_i": 2,
            "sel_dir_wback_i": 2,
            "sel_victim_i": 1,
            "sel_victim_set_i": 6,
            "sel_victim_way_o": 2,
            "unused_available": 1,
            "unused_victim_way": 2,
            "unused_ways": 2,
            "updt_i": 1,
            "updt_set_i": 6,
            "updt_way_i": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i.victim_rand_i.clean_victim_select_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 2,
            "val_o": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i.victim_rand_i.dirty_victim_select_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 2,
            "val_o": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i.victim_rand_i.lfsr_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv",
        "module_name": "hpdcache_lfsr",
        "signal_width_data": {
            "WIDTH": 32,
            "clk_i": 1,
            "lfsr_d": 8,
            "lfsr_q": 8,
            "lfsr_shifted": 8,
            "polynomial": 16,
            "rst_ni": 1,
            "shift_i": 1,
            "val_o": 8
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i.victim_rand_i.rand_way_decoder_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_decoder.sv",
        "module_name": "hpdcache_decoder",
        "signal_width_data": {
            "N": 32,
            "Pow2N": 32,
            "en_i": 1,
            "val_i": 1,
            "val_o": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_sel_i.victim_rand_i.unused_victim_select_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 2,
            "val_o": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_memctrl_i.victim_tag_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 24,
            "data_o": 24,
            "sel_i": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv",
        "module_name": "hpdcache_rtab",
        "signal_width_data": {
            "N": 32,
            "addr": 34,
            "alloc": 1,
            "alloc_and_link_i": 1,
            "alloc_head_rst": 4,
            "alloc_head_set": 4,
            "alloc_i": 1,
            "alloc_tail_rst": 4,
            "alloc_tail_set": 4,
            "alloc_valid_set": 4,
            "cfg_single_entry_i": 1,
            "check_hit": 4,
            "check_hit_o": 1,
            "check_i": 1,
            "check_nline_i": 30,
            "clk_i": 1,
            "empty_o": 1,
            "error_q": 4,
            "error_rst": 4,
            "error_set": 4,
            "fence_bv": 4,
            "fence_o": 1,
            "flush_ack_i": 1,
            "flush_ack_nline_i": 30,
            "flush_ready_i": 1,
            "free": 4,
            "free_alloc": 4,
            "full_o": 1,
            "head_q": 4,
            "head_rst": 4,
            "head_set": 4,
            "is_amo_bv": 4,
            "is_read_bv": 4,
            "match_check_nline": 4,
            "match_check_tail": 4,
            "match_flush_nline": 4,
            "match_refill_mshr_set": 4,
            "match_refill_nline": 4,
            "match_refill_set": 4,
            "match_refill_way": 4,
            "miss_ready_i": 1,
            "next_q": 2,
            "nline": 30,
            "nodeps": 4,
            "pop_commit_head_set": 4,
            "pop_commit_i": 1,
            "pop_commit_ptr_i": 2,
            "pop_commit_valid_rst": 4,
            "pop_gnt": 4,
            "pop_head": 1,
            "pop_rback_bv": 4,
            "pop_rback_head_set": 4,
            "pop_rback_i": 1,
            "pop_rback_ptr_bv": 4,
            "pop_rback_ptr_i": 2,
            "pop_sel": 4,
            "pop_try_bv": 4,
            "pop_try_error_o": 1,
            "pop_try_head_rst": 4,
            "pop_try_i": 1,
            "pop_try_next_d": 4,
            "pop_try_next_q": 4,
            "pop_try_ptr_o": 2,
            "pop_try_state_d": 32,
            "pop_try_state_q": 32,
            "pop_try_valid_o": 1,
            "ready": 4,
            "refill_i": 1,
            "refill_is_error": 1,
            "refill_is_error_i": 1,
            "refill_nline_i": 30,
            "refill_way_index_i": 1,
            "rst_ni": 1,
            "tail_q": 4,
            "tail_rst": 4,
            "tail_set": 4,
            "valid_q": 4,
            "valid_rst": 4,
            "valid_set": 4,
            "wbuf_addr_o": 34,
            "wbuf_gnt": 2,
            "wbuf_hit_open_i": 1,
            "wbuf_hit_pend_i": 1,
            "wbuf_hit_sent_i": 1,
            "wbuf_is_read_o": 1,
            "wbuf_not_ready_i": 1,
            "wbuf_pending": 2,
            "wbuf_rd_gnt": 4,
            "wbuf_rd_pending": 4,
            "wbuf_ready": 1,
            "wbuf_sel": 4,
            "wbuf_wr_gnt": 4,
            "wbuf_wr_pending": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.free_encoder_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.pop_arb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv",
        "module_name": "hpdcache_rrarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 4,
            "gnt_msk": 4,
            "gnt_nomsk": 4,
            "gnt_o": 4,
            "gnt_q": 4,
            "mask": 4,
            "nxt": 4,
            "pending": 1,
            "ready_i": 1,
            "req_i": 4,
            "rst_ni": 1,
            "wait_q": 1,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 34,
            "data_o": 34,
            "sel_i": 4,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.pop_arb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.pop_arb_i.prio_nomsk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_pending_arb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 2,
            "gnt_o": 2,
            "gnt_q": 2,
            "ready_i": 1,
            "req_i": 2,
            "rst_ni": 1,
            "wait_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_pending_arb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 2,
            "val_o": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_pending_is_read_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 1,
            "data_o": 1,
            "sel_i": 4,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_rd_pending_arb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv",
        "module_name": "hpdcache_rrarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 4,
            "gnt_msk": 4,
            "gnt_nomsk": 4,
            "gnt_o": 4,
            "gnt_q": 4,
            "mask": 4,
            "nxt": 4,
            "pending": 1,
            "ready_i": 1,
            "req_i": 4,
            "rst_ni": 1,
            "wait_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_rd_pending_arb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_rd_pending_arb_i.prio_nomsk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_wr_pending_arb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv",
        "module_name": "hpdcache_rrarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 4,
            "gnt_msk": 4,
            "gnt_nomsk": 4,
            "gnt_o": 4,
            "gnt_q": 4,
            "mask": 4,
            "nxt": 4,
            "pending": 1,
            "ready_i": 1,
            "req_i": 4,
            "rst_ni": 1,
            "wait_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_wr_pending_arb_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.hpdcache_rtab_i.wbuf_wr_pending_arb_i.prio_nomsk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_ctrl_i.refill_way_encoder_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv",
        "module_name": "hpdcache_1hot_to_binary",
        "signal_width_data": {
            "Log2N": 32,
            "N": 32,
            "val_i": 2,
            "val_o": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_read_arbiter_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv",
        "module_name": "hpdcache_mem_req_read_arbiter",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "mem_read_arb_req_gnt": 2,
            "mem_req_read_ready_i": 1,
            "mem_req_read_ready_o": 2,
            "mem_req_read_valid_i": 2,
            "mem_req_read_valid_o": 1,
            "req_valid": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_read_arbiter_i.hpdcache_fxarb_mem_req_write_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 2,
            "gnt_o": 2,
            "gnt_q": 2,
            "ready_i": 1,
            "req_i": 2,
            "rst_ni": 1,
            "wait_q": 1,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 86,
            "data_o": 86,
            "sel_i": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_read_arbiter_i.hpdcache_fxarb_mem_req_write_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 2,
            "val_o": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_write_arbiter_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv",
        "module_name": "hpdcache_mem_req_write_arbiter",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "mem_req_write_data_ready_i": 1,
            "mem_req_write_data_ready_o": 3,
            "mem_req_write_data_valid_i": 3,
            "mem_req_write_data_valid_o": 1,
            "mem_req_write_ready_i": 1,
            "mem_req_write_ready_o": 3,
            "mem_req_write_valid_i": 3,
            "mem_req_write_valid_o": 1,
            "mem_req_write_w": 1,
            "mem_req_write_wok": 1,
            "mem_write_arb_req_data_last": 3,
            "mem_write_arb_req_gnt": 3,
            "mem_write_arb_req_gnt_q": 3,
            "mem_write_arb_req_r": 1,
            "mem_write_arb_req_ready": 1,
            "mem_write_arb_req_rok": 1,
            "mem_write_arb_req_w": 1,
            "mem_write_arb_req_wok": 1,
            "req_data_last": 1,
            "req_data_valid": 1,
            "req_valid": 1,
            "rst_ni": 1,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 73,
            "data_o": 73,
            "sel_i": 3,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_write_arbiter_i.hpdcache_fxarb_mem_req_write_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "module_name": "hpdcache_fxarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 3,
            "gnt_o": 3,
            "gnt_q": 3,
            "ready_i": 1,
            "req_i": 3,
            "rst_ni": 1,
            "wait_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_write_arbiter_i.hpdcache_fxarb_mem_req_write_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 3,
            "val_o": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_write_arbiter_i.req_fifo_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_write_arbiter_i.req_fifo_i.i_sync_buffer": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv",
        "module_name": "hpdcache_sync_buffer",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "buf_we": 1,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "valid_d": 1,
            "valid_q": 1,
            "w_i": 1,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_mem_req_write_arbiter_i.req_gnt_fifo_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rdata_o": 3,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wdata_i": 3,
            "wok_o": 1,
            "crossover_d": 1,
            "crossover_q": 1,
            "empty": 1,
            "fifo_mem_q": 3,
            "full": 1,
            "match_ptr": 1,
            "rexec": 1,
            "rptr_d": 1,
            "rptr_max": 1,
            "rptr_q": 1,
            "wexec": 1,
            "wptr_d": 1,
            "wptr_max": 1,
            "wptr_q": 1,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 86,
            "data_o": 86,
            "sel_i": 3,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv",
        "module_name": "hpdcache_miss_handler",
        "signal_width_data": {
            "REFILL_LAST_CHUNK_WORD": 32,
            "REFILL_REQ_LEN": 32,
            "REFILL_REQ_RATIO": 32,
            "REFILL_REQ_SIZE": 32,
            "cfg_prefetch_updt_sel_victim_i": 1,
            "clk_i": 1,
            "inval_check_dir_o": 1,
            "inval_hit_i": 1,
            "inval_nline_o": 30,
            "inval_write_dir_o": 1,
            "mem_req_ready_i": 1,
            "mem_req_valid_o": 1,
            "mem_resp_inval_i": 1,
            "mem_resp_inval_nline_i": 30,
            "mem_resp_ready_o": 1,
            "mem_resp_valid_i": 1,
            "miss_req_fsm_d": 1,
            "miss_req_fsm_q": 1,
            "mshr_ack": 1,
            "mshr_ack_cache_set": 6,
            "mshr_ack_cache_tag": 24,
            "mshr_ack_cache_way": 1,
            "mshr_ack_cs": 1,
            "mshr_ack_is_prefetch": 1,
            "mshr_ack_need_rsp": 1,
            "mshr_ack_req_id": 1,
            "mshr_ack_set": 1,
            "mshr_ack_src_id": 3,
            "mshr_ack_way": 1,
            "mshr_ack_wback": 1,
            "mshr_ack_word": 2,
            "mshr_alloc": 1,
            "mshr_alloc_cs": 1,
            "mshr_alloc_cs_i": 1,
            "mshr_alloc_full_o": 1,
            "mshr_alloc_i": 1,
            "mshr_alloc_is_prefetch_i": 1,
            "mshr_alloc_need_rsp_i": 1,
            "mshr_alloc_nline_i": 30,
            "mshr_alloc_nline_q": 30,
            "mshr_alloc_ready_o": 1,
            "mshr_alloc_sid_i": 3,
            "mshr_alloc_tid_i": 1,
            "mshr_alloc_victim_way": 1,
            "mshr_alloc_victim_way_i": 2,
            "mshr_alloc_way_d": 1,
            "mshr_alloc_way_q": 1,
            "mshr_alloc_wback_i": 1,
            "mshr_alloc_word_i": 2,
            "mshr_check_hit_o": 1,
            "mshr_check_i": 1,
            "mshr_check_nline_i": 30,
            "mshr_check_offset_i": 10,
            "mshr_check_set": 6,
            "mshr_check_tag": 24,
            "mshr_empty": 1,
            "mshr_empty_o": 1,
            "mshr_full_o": 1,
            "refill_busy_o": 1,
            "refill_cnt_d": 2,
            "refill_cnt_q": 2,
            "refill_core_rsp_error": 1,
            "refill_core_rsp_rdata": 32,
            "refill_core_rsp_sid": 3,
            "refill_core_rsp_tid": 1,
            "refill_core_rsp_valid": 1,
            "refill_core_rsp_valid_o": 1,
            "refill_core_rsp_word": 2,
            "refill_core_rsp_word_q": 2,
            "refill_data_o": 32,
            "refill_fifo_resp_data_r": 1,
            "refill_fifo_resp_data_rdata": 32,
            "refill_fifo_resp_data_w": 1,
            "refill_fifo_resp_data_wok": 1,
            "refill_fifo_resp_meta_r": 1,
            "refill_fifo_resp_meta_rok": 1,
            "refill_fifo_resp_meta_w": 1,
            "refill_fifo_resp_meta_wok": 1,
            "refill_fsm_d": 32,
            "refill_fsm_q": 32,
            "refill_is_error_o": 1,
            "refill_is_prefetch_q": 1,
            "refill_need_rsp_q": 1,
            "refill_nline_o": 30,
            "refill_req_ready_i": 1,
            "refill_req_valid_o": 1,
            "refill_set_o": 6,
            "refill_set_q": 6,
            "refill_sid_q": 3,
            "refill_tag_q": 24,
            "refill_tid_q": 1,
            "refill_updt_rtab_o": 1,
            "refill_updt_sel_victim_o": 1,
            "refill_way": 1,
            "refill_way_o": 2,
            "refill_way_q": 1,
            "refill_wback_q": 1,
            "refill_word_o": 2,
            "refill_write_data_o": 1,
            "refill_write_dir_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.data_read_rsp_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 32,
            "data_o": 32,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.hpdcache_mshr_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv",
        "module_name": "hpdcache_mshr",
        "signal_width_data": {
            "HPDCACHE_MSHR_ENTRY_BITS": 32,
            "HPDCACHE_MSHR_RAM_ENTRY_BITS": 32,
            "ack_cache_set_o": 6,
            "ack_cache_tag_o": 24,
            "ack_cache_way_o": 1,
            "ack_cs_i": 1,
            "ack_i": 1,
            "ack_is_prefetch_o": 1,
            "ack_need_rsp_o": 1,
            "ack_req_id_o": 1,
            "ack_set_i": 1,
            "ack_src_id_o": 3,
            "ack_way_i": 1,
            "ack_way_q": 1,
            "ack_wback_o": 1,
            "ack_word_o": 2,
            "alloc_cs_i": 1,
            "alloc_full_o": 1,
            "alloc_i": 1,
            "alloc_is_prefetch_i": 1,
            "alloc_need_rsp_i": 1,
            "alloc_nline_i": 30,
            "alloc_req_id_i": 1,
            "alloc_set": 1,
            "alloc_src_id_i": 3,
            "alloc_victim_way_i": 1,
            "alloc_way_o": 1,
            "alloc_wback_i": 1,
            "alloc_word_i": 2,
            "check": 1,
            "check_cache_set_q": 6,
            "check_i": 1,
            "check_set_i": 6,
            "check_set_st0": 1,
            "check_set_st1": 1,
            "check_tag_i": 24,
            "clk_i": 1,
            "empty_o": 1,
            "full_o": 1,
            "hit_o": 1,
            "mshr_ack_slot": 32,
            "mshr_addr": 1,
            "mshr_alloc_slot": 32,
            "mshr_cache_set_q": 6,
            "mshr_cs": 1,
            "mshr_rdata": 40,
            "mshr_valid_q": 2,
            "mshr_valid_rst": 2,
            "mshr_valid_set": 2,
            "mshr_wdata": 40,
            "mshr_we": 1,
            "rst_ni": 1,
            "mshr_wbyteenable": 5,
            "i": 32,
            "v_hit_way": 2,
            "w": 32,
            "v_check_set": 6,
            "v_check_set_st1": 32,
            "v_match_set": 1,
            "v_match_tag": 1,
            "v_valid": 1,
            "found_available_way": 1,
            "found_available": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.hpdcache_mshr_i.mshr_mem": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv",
        "module_name": "hpdcache_sram_wmask",
        "signal_width_data": {
            "ADDR_SIZE": 32,
            "DATA_SIZE": 32,
            "DEPTH": 32,
            "addr": 1,
            "clk": 1,
            "cs": 1,
            "mem": 80,
            "rdata": 80,
            "rst_n": 1,
            "wbyteenable": 10,
            "wdata": 80,
            "we": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.i_data_resize": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_resize.sv",
        "module_name": "hpdcache_data_resize",
        "signal_width_data": {
            "DEPTH": 32,
            "RD_WIDTH": 32,
            "WR_WIDTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rdata_o": 64,
            "rlast_o": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wdata_i": 64,
            "wlast_i": 1,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.i_data_resize.fifo_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rdata_o": 64,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wdata_i": 64,
            "wok_o": 1,
            "crossover_d": 1,
            "crossover_q": 1,
            "empty": 1,
            "fifo_mem_q": 64,
            "full": 1,
            "match_ptr": 1,
            "rexec": 1,
            "rptr_d": 1,
            "rptr_max": 1,
            "rptr_q": 1,
            "wexec": 1,
            "wptr_d": 1,
            "wptr_max": 1,
            "wptr_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.i_r_metadata_fifo": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wok_o": 1,
            "crossover_d": 1,
            "crossover_q": 1,
            "empty": 1,
            "full": 1,
            "match_ptr": 1,
            "rexec": 1,
            "rptr_d": 1,
            "rptr_max": 1,
            "rptr_q": 1,
            "wexec": 1,
            "wptr_d": 1,
            "wptr_max": 1,
            "wptr_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.i_refill_core_rsp_buf": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "module_name": "hpdcache_fifo_reg",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "FIFO_DEPTH": 32,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "w_i": 1,
            "wok_o": 1,
            "core_rsp_word": 32,
            "is_prefetch": 1,
            "refill_cnt": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.i_refill_core_rsp_buf.i_sync_buffer": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv",
        "module_name": "hpdcache_sync_buffer",
        "signal_width_data": {
            "FEEDTHROUGH": 1,
            "buf_we": 1,
            "clk_i": 1,
            "r_i": 1,
            "rok_o": 1,
            "rst_ni": 1,
            "valid_d": 1,
            "valid_q": 1,
            "w_i": 1,
            "wok_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.victim_way_decoder_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_decoder.sv",
        "module_name": "hpdcache_decoder",
        "signal_width_data": {
            "N": 32,
            "Pow2N": 32,
            "en_i": 1,
            "val_i": 1,
            "val_o": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_miss_handler_i.victim_way_encoder_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv",
        "module_name": "hpdcache_1hot_to_binary",
        "signal_width_data": {
            "Log2N": 32,
            "N": 32,
            "val_i": 2,
            "val_o": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_uc_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv",
        "module_name": "hpdcache_uncached",
        "signal_width_data": {
            "AMO_SC_FAILURE": 1,
            "AMO_SC_SUCCESS": 1,
            "MEM_REQ_RATIO": 32,
            "MEM_REQ_WORD_INDEX_WIDTH": 32,
            "amo_ld_data": 64,
            "amo_req_ld_data": 64,
            "amo_req_st_data": 64,
            "amo_result": 64,
            "amo_st_data": 64,
            "amo_write_data": 64,
            "cfg_error_on_cacheable_amo_i": 1,
            "clk_i": 1,
            "core_rsp_ready_i": 1,
            "core_rsp_valid_o": 1,
            "ctrl_empty_i": 1,
            "data_amo_write_be_o": 4,
            "data_amo_write_data_o": 32,
            "data_amo_write_enable_o": 1,
            "data_amo_write_o": 1,
            "data_amo_write_set_o": 6,
            "data_amo_write_size_o": 3,
            "data_amo_write_word_o": 2,
            "dir_amo_hit_way_i": 2,
            "dir_amo_match_o": 1,
            "dir_amo_match_set_o": 6,
            "dir_amo_match_tag_o": 24,
            "dir_amo_updt_sel_victim_o": 1,
            "flush_empty_i": 1,
            "lrsc_rsrv_addr_d": 34,
            "lrsc_rsrv_addr_q": 34,
            "lrsc_rsrv_nline": 30,
            "lrsc_rsrv_valid_q": 1,
            "lrsc_rsrv_valid_reset": 1,
            "lrsc_rsrv_valid_set": 1,
            "lrsc_rsrv_word": 4,
            "lrsc_snoop_addr_i": 34,
            "lrsc_snoop_base": 4,
            "lrsc_snoop_end": 4,
            "lrsc_snoop_hit": 1,
            "lrsc_snoop_i": 1,
            "lrsc_snoop_nline": 30,
            "lrsc_snoop_reset": 1,
            "lrsc_snoop_size_i": 3,
            "lrsc_snoop_words": 4,
            "lrsc_uc_hit": 1,
            "lrsc_uc_nline": 30,
            "lrsc_uc_reset": 1,
            "lrsc_uc_set": 1,
            "lrsc_uc_word": 4,
            "mem_read_id_i": 4,
            "mem_req_read_ready_i": 1,
            "mem_req_read_valid_o": 1,
            "mem_req_write_data": 32,
            "mem_req_write_data_ready_i": 1,
            "mem_req_write_data_valid_o": 1,
            "mem_req_write_ready_i": 1,
            "mem_req_write_valid_o": 1,
            "mem_resp_read_ready_o": 1,
            "mem_resp_read_valid_d": 1,
            "mem_resp_read_valid_i": 1,
            "mem_resp_read_valid_q": 1,
            "mem_resp_write_ready_o": 1,
            "mem_resp_write_valid_d": 1,
            "mem_resp_write_valid_i": 1,
            "mem_resp_write_valid_q": 1,
            "mem_write_id_i": 4,
            "mshr_empty_i": 1,
            "no_pend_trans": 1,
            "req_addr_i": 34,
            "req_addr_q": 34,
            "req_be_i": 4,
            "req_be_q": 4,
            "req_data_i": 32,
            "req_data_q": 32,
            "req_need_rsp_i": 1,
            "req_need_rsp_q": 1,
            "req_ready_o": 1,
            "req_sid_i": 3,
            "req_sid_q": 3,
            "req_size_i": 3,
            "req_size_q": 3,
            "req_tid_i": 1,
            "req_tid_q": 1,
            "req_uc_i": 1,
            "req_uc_q": 1,
            "req_valid_i": 1,
            "rsp_error_q": 1,
            "rsp_error_rst": 1,
            "rsp_error_set": 1,
            "rsp_rdata_d": 32,
            "rsp_rdata_q": 32,
            "rst_ni": 1,
            "rtab_empty_i": 1,
            "sc_rdata": 32,
            "sc_rdata_dword": 64,
            "sc_retcode": 64,
            "uc_fsm_d": 32,
            "uc_fsm_q": 32,
            "uc_sc_retcode_d": 1,
            "uc_sc_retcode_q": 1,
            "wbuf_empty_i": 1,
            "wbuf_flush_all_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_uc_i.amo_unit_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv",
        "module_name": "hpdcache_amo",
        "signal_width_data": {
            "ld_data": 64,
            "ld_data_i": 64,
            "result_o": 64,
            "sgt": 1,
            "st_data": 64,
            "st_data_i": 64,
            "sum": 64,
            "ugt": 1,
            "rd_error": 1,
            "wr_error": 1,
            "is_atomic": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_uc_i.data_read_rsp_mux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "module_name": "hpdcache_mux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 32,
            "data_o": 32,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hpdcache.hpdcache_uc_i.mem_write_be_demux_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv",
        "module_name": "hpdcache_demux",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "NOUTPUT": 32,
            "NOUTPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 4,
            "data_o": 4,
            "sel_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hwpf_stride_wrapper": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv",
        "module_name": "hwpf_stride_wrapper",
        "signal_width_data": {
            "NUM_HW_PREFETCH": 32,
            "NUM_SNOOP_PORTS": 32,
            "clk_i": 1,
            "hpdcache_req_abort_o": 1,
            "hpdcache_req_ready_i": 1,
            "hpdcache_req_sid_i": 3,
            "hpdcache_req_tag_o": 24,
            "hpdcache_req_valid_o": 1,
            "hpdcache_rsp_valid_i": 1,
            "hwpf_snoop_match": 4,
            "hwpf_snoop_nline": 30,
            "hwpf_stride_arb_in_req_ready": 4,
            "hwpf_stride_arb_in_req_valid": 4,
            "hwpf_stride_arb_in_rsp_valid": 4,
            "hwpf_stride_base_set_i": 4,
            "hwpf_stride_enable": 4,
            "hwpf_stride_free": 4,
            "hwpf_stride_param_set_i": 4,
            "hwpf_stride_req_ready": 4,
            "hwpf_stride_req_valid": 4,
            "hwpf_stride_status_busy": 4,
            "hwpf_stride_status_free_idx": 4,
            "hwpf_stride_throttle_set_i": 4,
            "rst_ni": 1,
            "snoop_abort_i": 3,
            "snoop_addr_offset_i": 10,
            "snoop_addr_offset_q": 10,
            "snoop_addr_tag_i": 24,
            "snoop_phys_indexed_i": 3,
            "snoop_valid_i": 3,
            "snoop_valid_q": 3
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hwpf_stride_wrapper.hwpf_stride_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv",
        "module_name": "hwpf_stride",
        "signal_width_data": {
            "INFLIGHT_WIDTH": 32,
            "NBLOCKS_WIDTH": 32,
            "NLINES_CNT_WIDTH": 32,
            "NLINES_WIDTH": 32,
            "NWAIT_WIDTH": 32,
            "STRIDE_WIDTH": 32,
            "busy_o": 1,
            "clk_i": 1,
            "csr_base_set_i": 1,
            "csr_base_update": 1,
            "csr_param_set_i": 1,
            "csr_throttle_set_i": 1,
            "hpdcache_req_ready_i": 1,
            "hpdcache_req_set": 6,
            "hpdcache_req_tag": 24,
            "hpdcache_req_valid_o": 1,
            "hpdcache_rsp_valid_i": 1,
            "increment_stride": 30,
            "inflight_cnt_d": 16,
            "inflight_cnt_q": 16,
            "inflight_dec": 1,
            "inflight_inc": 1,
            "is_inflight_max": 1,
            "nblocks_cnt_d": 16,
            "nblocks_cnt_q": 16,
            "nlines_cnt_d": 16,
            "nlines_cnt_q": 16,
            "nwait_cnt_d": 16,
            "nwait_cnt_q": 16,
            "request_nline_d": 30,
            "request_nline_q": 30,
            "rst_ni": 1,
            "snoop_match_i": 1,
            "snoop_nline_o": 30,
            "state_d": 32,
            "state_q": 32,
            "j": 32,
            "snoop_nline": 30,
            "snoop_offset": 10,
            "snoop_valid": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hwpf_stride_wrapper.hwpf_stride_arb_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv",
        "module_name": "hwpf_stride_arb",
        "signal_width_data": {
            "NUM_HW_PREFETCH": 32,
            "arb_req_gnt": 4,
            "clk_i": 1,
            "hpdcache_req_ready_i": 1,
            "hpdcache_req_valid_o": 1,
            "hpdcache_rsp_valid_i": 1,
            "hwpf_stride_req_ready_o": 4,
            "hwpf_stride_req_valid": 4,
            "hwpf_stride_req_valid_i": 4,
            "hwpf_stride_rsp_valid_o": 4,
            "rst_ni": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hwpf_stride_wrapper.hwpf_stride_arb_i.hwpf_stride_req_arbiter_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv",
        "module_name": "hpdcache_rrarb",
        "signal_width_data": {
            "N": 32,
            "clk_i": 1,
            "gnt": 4,
            "gnt_msk": 4,
            "gnt_nomsk": 4,
            "gnt_o": 4,
            "gnt_q": 4,
            "mask": 4,
            "nxt": 4,
            "pending": 1,
            "ready_i": 1,
            "req_i": 4,
            "rst_ni": 1,
            "wait_q": 1,
            "DATA_WIDTH": 32,
            "NINPUT": 32,
            "NINPUT_LOG2": 32,
            "ONE_HOT_SEL": 1,
            "SEL_WIDTH": 32,
            "data_i": 89,
            "data_o": 89,
            "sel_i": 4,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hwpf_stride_wrapper.hwpf_stride_arb_i.hwpf_stride_req_arbiter_i.prio_msk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cache_subsystem.i_dcache.i_hwpf_stride_wrapper.hwpf_stride_arb_i.hwpf_stride_req_arbiter_i.prio_nomsk_i": {
        "declaration_path": "/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "module_name": "hpdcache_prio_1hot_encoder",
        "signal_width_data": {
            "N": 32,
            "val_i": 4,
            "val_o": 4
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_cva6_rvfi_probes": {
        "declaration_path": "/cva6/core/cva6_rvfi_probes.sv",
        "module_name": "cva6_rvfi_probes",
        "signal_width_data": {
            "commit_ack_i": 2,
            "commit_drop_i": 2,
            "commit_pointer_i": 3,
            "debug_mode_i": 1,
            "decoded_instr_ack_i": 2,
            "decoded_instr_valid_i": 2,
            "fetch_entry_valid_i": 2,
            "flush_i": 1,
            "flush_unissued_instr_i": 1,
            "instruction_i": 32,
            "is_compressed_i": 2,
            "issue_instr_ack_i": 2,
            "issue_pointer_i": 3,
            "mem_paddr_i": 34,
            "priv_lvl_i": 2,
            "rs1_forwarding_i": 32,
            "rs2_forwarding_i": 32,
            "wbdata_i": 32,
            "wdata_i": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend": {
        "declaration_path": "/cva6/core/frontend/frontend.sv",
        "module_name": "frontend",
        "signal_width_data": {
            "addr": 32,
            "boot_addr_i": 32,
            "bp_valid": 1,
            "cf_type": 3,
            "clk_i": 1,
            "debug_mode_i": 1,
            "epc_i": 32,
            "eret_i": 1,
            "ex_valid_i": 1,
            "fetch_entry_ready_i": 2,
            "fetch_entry_valid_o": 2,
            "flush_bp_i": 1,
            "flush_i": 1,
            "halt_i": 1,
            "icache_data": 64,
            "icache_data_q": 64,
            "icache_ex_valid_q": 2,
            "icache_gpaddr_q": 34,
            "icache_gva_q": 1,
            "icache_tinst_q": 32,
            "icache_vaddr_q": 32,
            "icache_valid_q": 1,
            "if_ready": 1,
            "instr": 32,
            "instr_queue_consumed": 4,
            "instr_queue_ready": 1,
            "instruction_valid": 4,
            "is_branch": 4,
            "is_call": 4,
            "is_jalr": 4,
            "is_jump": 4,
            "is_mispredict": 1,
            "is_return": 4,
            "npc_d": 32,
            "npc_q": 32,
            "npc_rst_load_q": 1,
            "pc_commit_i": 32,
            "predict_address": 32,
            "ras_pop": 1,
            "ras_push": 1,
            "ras_update": 32,
            "replay": 1,
            "replay_addr": 32,
            "rst_ni": 1,
            "rvc_branch": 4,
            "rvc_call": 4,
            "rvc_imm": 32,
            "rvc_jalr": 4,
            "rvc_jr": 4,
            "rvc_jump": 4,
            "rvc_return": 4,
            "rvi_branch": 4,
            "rvi_call": 4,
            "rvi_imm": 32,
            "rvi_jalr": 4,
            "rvi_jump": 4,
            "rvi_return": 4,
            "serving_unaligned": 1,
            "set_debug_pc_i": 1,
            "set_pc_commit_i": 1,
            "shamt": 2,
            "speculative_d": 1,
            "speculative_q": 1,
            "taken_rvc_cf": 4,
            "taken_rvi_cf": 4,
            "trap_vector_base_i": 32,
            "vpc_bht": 32,
            "vpc_btb": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_bht": {
        "declaration_path": "/cva6/core/frontend/bht.sv",
        "module_name": "bht",
        "signal_width_data": {
            "NR_ENTRIES": 32,
            "NR_ROWS": 32,
            "OFFSET": 32,
            "PREDICTION_BITS": 32,
            "ROW_ADDR_BITS": 32,
            "ROW_INDEX_BITS": 32,
            "check_update_row_index": 2,
            "clk_i": 1,
            "debug_mode_i": 1,
            "flush_bp_i": 1,
            "index": 3,
            "rst_ni": 1,
            "update_pc": 3,
            "update_row_index": 2,
            "update_row_index_q": 2,
            "vpc_i": 32,
            "saturation_counter": 2,
            "i": 32,
            "j": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_scan": {
        "declaration_path": "/cva6/core/frontend/instr_scan.sv",
        "module_name": "instr_scan",
        "signal_width_data": {
            "instr_i": 32,
            "is_jal_r": 1,
            "is_rvc": 1,
            "is_xret": 1,
            "rv32_rvc_jal": 1,
            "rvc_branch_o": 1,
            "rvc_call_o": 1,
            "rvc_imm_o": 32,
            "rvc_jalr_o": 1,
            "rvc_jr_o": 1,
            "rvc_jump_o": 1,
            "rvc_return_o": 1,
            "rvi_branch_o": 1,
            "rvi_call_o": 1,
            "rvi_imm_o": 32,
            "rvi_jalr_o": 1,
            "rvi_jump_o": 1,
            "rvi_return_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue": {
        "declaration_path": "/cva6/core/frontend/instr_queue.sv",
        "module_name": "instr_queue",
        "signal_width_data": {
            "NID": 32,
            "addr_i": 32,
            "address_out": 32,
            "address_overflow": 1,
            "branch_index": 2,
            "branch_mask": 4,
            "branch_mask_extended": 7,
            "cf": 3,
            "cf_type_i": 3,
            "clk_i": 1,
            "consumed_extended": 8,
            "consumed_o": 4,
            "exception_addr_i": 32,
            "exception_gpaddr_i": 34,
            "exception_gva_i": 1,
            "exception_i": 2,
            "exception_tinst_i": 32,
            "fetch_entry_fire": 2,
            "fetch_entry_is_cf": 2,
            "fetch_entry_ready_i": 2,
            "fetch_entry_valid_o": 2,
            "fifo_pos": 4,
            "fifo_pos_extended": 8,
            "flush_i": 1,
            "full_address": 1,
            "idx_ds": 4,
            "idx_ds_d": 4,
            "idx_ds_q": 4,
            "idx_is_d": 2,
            "idx_is_q": 2,
            "instr": 32,
            "instr_i": 32,
            "instr_overflow": 1,
            "instr_overflow_fifo": 4,
            "instr_queue_empty": 4,
            "instr_queue_full": 4,
            "pc_d": 32,
            "pc_j": 32,
            "pc_q": 32,
            "pop_address": 1,
            "pop_instr": 4,
            "popcount": 3,
            "predict_address_i": 32,
            "push_address": 1,
            "push_instr": 4,
            "push_instr_fifo": 4,
            "ready_o": 1,
            "replay_addr_o": 32,
            "replay_o": 1,
            "reset_address_d": 1,
            "reset_address_q": 1,
            "rst_ni": 1,
            "shamt": 2,
            "taken": 4,
            "valid": 4,
            "valid_i": 4,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_fifo_instr_data": {
        "declaration_path": "/cva6/core/cva6_fifo_v3.sv",
        "module_name": "cva6_fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FPGA_ALTERA": 1,
            "FPGA_EN": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "empty_o": 1,
            "fifo_ram_rdata": 136,
            "fifo_ram_read_address": 2,
            "fifo_ram_wdata": 136,
            "fifo_ram_we": 1,
            "fifo_ram_write_address": 2,
            "first_word_n": 1,
            "first_word_q": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 2,
            "read_pointer_q": 2,
            "rst_ni": 1,
            "status_cnt_n": 3,
            "status_cnt_q": 3,
            "testmode_i": 1,
            "usage_o": 2,
            "write_pointer_n": 2,
            "write_pointer_q": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_lzc_branch_index": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 2,
            "empty_o": 1,
            "in_i": 4,
            "NumLevels": 32,
            "in_tmp": 4,
            "index_lut": 2,
            "index_nodes": 2,
            "sel_nodes": 4,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_popcount": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 4,
            "left_child_result": 2,
            "padded_input": 4,
            "popcount_o": 3,
            "right_child_result": 2
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_popcount.left_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_popcount.right_child": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/popcount.sv",
        "module_name": "popcount",
        "signal_width_data": {
            "INPUT_WIDTH": 32,
            "PaddedWidth": 32,
            "PopcountWidth": 32,
            "data_i": 2,
            "left_child_result": 1,
            "padded_input": 2,
            "popcount_o": 2,
            "right_child_result": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_fifo_address": {
        "declaration_path": "/cva6/core/cva6_fifo_v3.sv",
        "module_name": "cva6_fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FPGA_ALTERA": 1,
            "FPGA_EN": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_ft_n": 32,
            "data_ft_q": 32,
            "data_i": 32,
            "data_o": 32,
            "empty_o": 1,
            "fifo_ram_rdata": 32,
            "fifo_ram_read_address": 1,
            "fifo_ram_wdata": 32,
            "fifo_ram_we": 1,
            "fifo_ram_write_address": 1,
            "first_word_n": 1,
            "first_word_q": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 32,
            "mem_q": 32,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_unread_branch_mask": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/unread.sv",
        "module_name": "unread",
        "signal_width_data": {
            "d_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue.i_unread_fifo_pos": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/unread.sv",
        "module_name": "unread",
        "signal_width_data": {
            "d_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_realign": {
        "declaration_path": "/cva6/core/instr_realign.sv",
        "module_name": "instr_realign",
        "signal_width_data": {
            "addr_o": 32,
            "address_i": 32,
            "clk_i": 1,
            "data_i": 64,
            "flush_i": 1,
            "instr_is_compressed": 4,
            "instr_o": 32,
            "rst_ni": 1,
            "serving_unaligned_o": 1,
            "unaligned_address_d": 32,
            "unaligned_address_q": 32,
            "unaligned_d": 1,
            "unaligned_instr_d": 16,
            "unaligned_instr_q": 16,
            "unaligned_q": 1,
            "valid_i": 1,
            "valid_o": 4,
            "fetch_address": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.i_frontend.i_ras": {
        "declaration_path": "/cva6/core/frontend/ras.sv",
        "module_name": "ras",
        "signal_width_data": {
            "DEPTH": 32,
            "clk_i": 1,
            "data_i": 32,
            "flush_bp_i": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.id_stage_i": {
        "declaration_path": "/cva6/core/id_stage.sv",
        "module_name": "id_stage",
        "signal_width_data": {
            "clk_i": 1,
            "compressed_instr": 32,
            "compressed_ready_i": 1,
            "compressed_valid_o": 1,
            "debug_mode_i": 1,
            "debug_req_i": 1,
            "fetch_entry_ready_o": 2,
            "fetch_entry_valid_i": 2,
            "flush_i": 1,
            "frm_i": 3,
            "fs_i": 2,
            "hart_id_i": 32,
            "hu_i": 1,
            "instruction": 32,
            "instruction_cvxif": 32,
            "irq_i": 2,
            "is_compressed": 2,
            "is_compressed_cmp": 2,
            "is_compressed_cvxif": 2,
            "is_control_flow_instr": 2,
            "is_ctrl_flow_o": 2,
            "is_double_rd_macro_instr_o": 1,
            "is_illegal": 2,
            "is_illegal_cmp": 2,
            "is_illegal_cvxif": 2,
            "is_last_macro_instr_o": 1,
            "is_macro_instr_i": 2,
            "issue_entry_valid_o": 2,
            "issue_instr_ack_i": 2,
            "orig_instr": 32,
            "orig_instr_o": 32,
            "priv_lvl_i": 2,
            "rst_ni": 1,
            "rvfi_is_compressed_o": 2,
            "stall_instr_fetch": 1,
            "stall_macro_deco": 1,
            "tsr_i": 1,
            "tvm_i": 1,
            "tw_i": 1,
            "v_i": 1,
            "vfs_i": 2,
            "vs_i": 2,
            "vtw_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.id_stage_i.compressed_decoder_i": {
        "declaration_path": "/cva6/core/compressed_decoder.sv",
        "module_name": "compressed_decoder",
        "signal_width_data": {
            "illegal_instr_o": 1,
            "instr_i": 32,
            "instr_o": 32,
            "is_compressed_o": 1,
            "is_macro_instr_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.id_stage_i.i_cvxif_compressed_if_driver_i": {
        "declaration_path": "/cva6/core/cvxif_compressed_if_driver.sv",
        "module_name": "cvxif_compressed_if_driver",
        "signal_width_data": {
            "clk_i": 1,
            "compressed_ready_i": 1,
            "compressed_valid_o": 1,
            "hart_id_i": 32,
            "instruction_i": 32,
            "instruction_o": 32,
            "is_compressed_i": 2,
            "is_compressed_o": 2,
            "is_illegal_i": 2,
            "is_illegal_o": 2,
            "rst_ni": 1,
            "stall_i": 1,
            "stall_o": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.id_stage_i.decoder_i": {
        "declaration_path": "/cva6/core/decoder.sv",
        "module_name": "decoder",
        "signal_width_data": {
            "acc_illegal_instr": 1,
            "acc_is_control_flow_instr": 1,
            "check_fprm": 1,
            "compressed_instr_i": 16,
            "debug_mode_i": 1,
            "debug_req_i": 1,
            "ebreak": 1,
            "ecall": 1,
            "frm_i": 3,
            "fs_i": 2,
            "hu_i": 1,
            "illegal_instr": 1,
            "illegal_instr_bm": 1,
            "illegal_instr_non_bm": 1,
            "illegal_instr_zic": 1,
            "imm_i_type": 32,
            "imm_s_type": 32,
            "imm_sb_type": 32,
            "imm_select": 4,
            "imm_u_type": 32,
            "imm_uj_type": 32,
            "instruction_i": 32,
            "interrupt_cause": 32,
            "irq_i": 2,
            "is_accel": 1,
            "is_compressed_i": 1,
            "is_control_flow_instr_o": 1,
            "is_double_rd_macro_instr_i": 1,
            "is_illegal_i": 1,
            "is_last_macro_instr_i": 1,
            "is_macro_instr_i": 1,
            "orig_instr_o": 32,
            "pc_i": 32,
            "priv_lvl_i": 2,
            "tinst": 32,
            "tsr_i": 1,
            "tvm_i": 1,
            "tw_i": 1,
            "v_i": 1,
            "vfs_i": 2,
            "virtual_illegal_instr": 1,
            "vs_i": 2,
            "vtw_i": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i": {
        "declaration_path": "/cva6/core/issue_stage.sv",
        "module_name": "issue_stage",
        "signal_width_data": {
            "alu2_valid_o": 2,
            "alu_valid_o": 2,
            "branch_valid_o": 2,
            "clk_i": 1,
            "commit_ack_i": 2,
            "commit_drop_o": 2,
            "csr_valid_o": 2,
            "decoded_instr_ack_o": 2,
            "decoded_instr_valid_i": 2,
            "flu_ready_i": 1,
            "flush_i": 1,
            "flush_unissued_instr_i": 1,
            "fpu_fmt_o": 2,
            "fpu_ready_i": 1,
            "fpu_rm_o": 3,
            "fpu_valid_o": 2,
            "hart_id_i": 32,
            "is_compressed_instr_o": 1,
            "is_ctrl_flow_i": 2,
            "issue_ack_iro_sb": 2,
            "issue_instr_hs_o": 1,
            "issue_instr_valid_sb_iro": 2,
            "lsu_ready_i": 1,
            "lsu_valid_o": 2,
            "mult_valid_o": 2,
            "orig_instr_i": 32,
            "orig_instr_sb_iro": 32,
            "pc_o": 32,
            "resolve_branch_i": 1,
            "rs1_forwarding_o": 32,
            "rs1_forwarding_xlen": 32,
            "rs2_forwarding_o": 32,
            "rs2_forwarding_xlen": 32,
            "rst_ni": 1,
            "rvfi_commit_pointer_o": 3,
            "rvfi_issue_pointer_o": 3,
            "sb_full_o": 1,
            "stall_i": 1,
            "stall_issue_o": 1,
            "tinst_o": 32,
            "trans_id_i": 3,
            "waddr_i": 5,
            "wbdata_i": 32,
            "wdata_i": 32,
            "we_fpr_i": 2,
            "we_gpr_i": 2,
            "wt_valid_i": 5,
            "x_commit_valid_o": 1,
            "x_id_iro_sb": 3,
            "x_issue_ready_i": 1,
            "x_issue_valid_o": 1,
            "x_issue_writeback_iro_sb": 1,
            "x_off_instr_o": 32,
            "x_rd_i": 5,
            "x_register_ready_i": 1,
            "x_register_valid_o": 1,
            "x_transaction_accepted_iro_sb": 1,
            "x_transaction_rejected_o": 1,
            "x_we_i": 1,
            "xfu_ready_i": 1,
            "xfu_valid_o": 2,
            "mode": 8,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands": {
        "declaration_path": "/cva6/core/issue_read_operands.sv",
        "module_name": "issue_read_operands",
        "signal_width_data": {
            "OPERANDS_PER_INSTR": 32,
            "alu2_valid_o": 2,
            "alu2_valid_q": 2,
            "alu_valid_o": 2,
            "alu_valid_q": 2,
            "branch_valid_o": 2,
            "branch_valid_q": 2,
            "clk_i": 1,
            "clobber_fu": 4,
            "csr_valid_o": 2,
            "csr_valid_q": 2,
            "cvxif_instruction_valid": 1,
            "cvxif_off_instr_o": 32,
            "cvxif_off_instr_q": 32,
            "cvxif_ready_i": 1,
            "cvxif_req_allowed": 1,
            "cvxif_valid_o": 2,
            "cvxif_valid_q": 2,
            "flu_ready_i": 1,
            "flush_i": 1,
            "forward_rs1": 2,
            "forward_rs2": 2,
            "forward_rs3": 2,
            "fp_raddr_pack": 5,
            "fp_wdata_pack": 32,
            "fpr_clobber_vld": 9,
            "fprdata": 1,
            "fpu_fmt_o": 2,
            "fpu_fmt_q": 2,
            "fpu_ready_i": 1,
            "fpu_rm_o": 3,
            "fpu_rm_q": 3,
            "fpu_valid_o": 2,
            "fpu_valid_q": 2,
            "fu_busy": 2,
            "gpr_clobber_vld": 9,
            "hart_id_i": 32,
            "imm_forward_rs3": 32,
            "is_compressed_instr_o": 1,
            "issue_ack": 2,
            "issue_ack_o": 2,
            "issue_instr_valid_i": 2,
            "lsu_ready_i": 1,
            "lsu_valid_o": 2,
            "lsu_valid_q": 2,
            "mult_valid_o": 2,
            "mult_valid_q": 2,
            "operand_a_regfile": 32,
            "operand_b_regfile": 32,
            "operand_c_fpr": 1,
            "operand_c_gpr": 1,
            "operand_c_regfile": 1,
            "orig_instr_i": 32,
            "pc_o": 32,
            "raddr_pack": 5,
            "rd_clobber_fpr": 4,
            "rd_clobber_gpr": 4,
            "rdata": 32,
            "rs1_available": 2,
            "rs1_forwarding_o": 32,
            "rs1_fwd_req": 13,
            "rs1_has_raw": 2,
            "rs1_is_not_gpr0": 2,
            "rs1_res": 32,
            "rs1_valid": 2,
            "rs2_available": 2,
            "rs2_forwarding_o": 32,
            "rs2_fwd_req": 13,
            "rs2_has_raw": 2,
            "rs2_is_not_gpr0": 2,
            "rs2_res": 32,
            "rs2_valid": 2,
            "rs3": 32,
            "rs3_available": 2,
            "rs3_fpr": 2,
            "rs3_fwd_req": 13,
            "rs3_has_raw": 2,
            "rs3_is_not_gpr0": 2,
            "rs3_res": 32,
            "rs3_valid": 2,
            "rs": 32,
            "rs_valid": 2,
            "rst_ni": 1,
            "stall_i": 1,
            "stall_issue_o": 1,
            "stall_raw": 2,
            "stall_rs1": 2,
            "stall_rs2": 2,
            "stall_rs3": 2,
            "stall_waw": 2,
            "tinst_n": 32,
            "tinst_o": 32,
            "tinst_q": 32,
            "waddr_i": 5,
            "waddr_pack": 5,
            "wdata_i": 32,
            "wdata_pack": 32,
            "we_fpr_i": 2,
            "we_gpr_i": 2,
            "we_pack": 2,
            "x_commit_valid_o": 1,
            "x_id_o": 3,
            "x_issue_ready_i": 1,
            "x_issue_valid_o": 1,
            "x_issue_writeback_o": 1,
            "x_register_ready_i": 1,
            "x_register_valid_o": 1,
            "x_transaction_accepted_o": 1,
            "x_transaction_rejected": 1,
            "x_transaction_rejected_o": 1,
            "i": 32,
            "c": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands.i_ariane_regfile": {
        "declaration_path": "/cva6/core/ariane_regfile_ff.sv",
        "module_name": "ariane_regfile",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "DATA_WIDTH": 32,
            "NR_READ_PORTS": 32,
            "NUM_WORDS": 32,
            "ZERO_REG_ZERO": 1,
            "clk_i": 1,
            "mem": 32,
            "raddr_i": 5,
            "rdata_o": 32,
            "rst_ni": 1,
            "test_en_i": 1,
            "waddr_i": 5,
            "wdata_i": 32,
            "we_dec": 32,
            "we_i": 2,
            "j": 32,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands.i_sel_gpr_clobbers": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "data_i": 4,
            "data_o": 4,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 9,
            "idx_o": 4,
            "req_i": 9,
            "req_o": 1,
            "rr_i": 4,
            "rst_ni": 1,
            "NumLevels": 32,
            "data_nodes": 4,
            "gnt_nodes": 15,
            "index_nodes": 4,
            "req_d": 9,
            "req_nodes": 15,
            "rr_q": 4,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands.i_sel_rs1": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "data_i": 32,
            "data_o": 32,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 13,
            "idx_o": 4,
            "req_i": 13,
            "req_o": 1,
            "rr_i": 4,
            "rst_ni": 1,
            "NumLevels": 32,
            "data_nodes": 32,
            "gnt_nodes": 15,
            "index_nodes": 4,
            "req_d": 13,
            "req_nodes": 15,
            "rr_q": 4,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands.i_sel_rs2": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "data_i": 32,
            "data_o": 32,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 13,
            "idx_o": 4,
            "req_i": 13,
            "req_o": 1,
            "rr_i": 4,
            "rst_ni": 1,
            "NumLevels": 32,
            "data_nodes": 32,
            "gnt_nodes": 15,
            "index_nodes": 4,
            "req_d": 13,
            "req_nodes": 15,
            "rr_q": 4,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands.i_sel_rs3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "data_i": 32,
            "data_o": 32,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 13,
            "idx_o": 4,
            "req_i": 13,
            "req_o": 1,
            "rr_i": 4,
            "rst_ni": 1,
            "NumLevels": 32,
            "data_nodes": 32,
            "gnt_nodes": 15,
            "index_nodes": 4,
            "req_d": 13,
            "req_nodes": 15,
            "rr_q": 4,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands.i_cvxif_issue_register_commit_if_driver": {
        "declaration_path": "/cva6/core/cvxif_issue_register_commit_if_driver.sv",
        "module_name": "cvxif_issue_register_commit_if_driver",
        "signal_width_data": {
            "clk_i": 1,
            "commit_valid_o": 1,
            "cvxif_busy_o": 1,
            "flush_i": 1,
            "hart_id_i": 32,
            "issue_ready_i": 1,
            "issue_valid_o": 1,
            "register_i": 32,
            "register_ready_i": 1,
            "register_valid_o": 1,
            "rs_valid_i": 2,
            "rst_ni": 1,
            "valid_i": 1,
            "x_off_instr_i": 32,
            "x_trans_id_i": 3,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard": {
        "declaration_path": "/cva6/core/scoreboard.sv",
        "module_name": "scoreboard",
        "signal_width_data": {
            "after_flu_wb": 3,
            "bmiss": 1,
            "clk_i": 1,
            "commit_ack_i": 2,
            "commit_drop_o": 2,
            "commit_pointer_n": 3,
            "commit_pointer_q": 3,
            "decoded_instr_ack_o": 2,
            "decoded_instr_valid_i": 2,
            "flush_i": 1,
            "flush_unissued_instr_i": 1,
            "issue_ack_i": 2,
            "issue_full": 2,
            "issue_instr_valid_o": 2,
            "issue_pointer": 3,
            "issue_pointer_n": 3,
            "issue_pointer_q": 3,
            "issued_instrs_even_odd": 4,
            "num_commit": 2,
            "num_issue": 2,
            "orig_instr_i": 32,
            "orig_instr_o": 32,
            "rst_ni": 1,
            "rvfi_commit_pointer_o": 3,
            "rvfi_issue_pointer_o": 3,
            "sb_full_o": 1,
            "speculative_instrs": 8,
            "still_issued": 8,
            "trans_id_i": 3,
            "wbdata_i": 32,
            "wt_valid_i": 5,
            "x_id_i": 3,
            "x_issue_writeback_i": 1,
            "x_rd_i": 5,
            "x_transaction_accepted_i": 1,
            "x_we_i": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_ariane_peripherals": {
        "declaration_path": "/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv",
        "module_name": "ariane_peripherals",
        "signal_width_data": {
            "AxiAddrWidth": 32,
            "AxiDataWidth": 32,
            "AxiIdWidth": 32,
            "AxiUserWidth": 32,
            "InclEthernet": 1,
            "InclGPIO": 1,
            "InclSPI": 1,
            "InclTimer": 1,
            "InclUART": 1,
            "clk_i": 1,
            "eth_mdc": 1,
            "eth_rst_n": 1,
            "eth_rxck": 1,
            "eth_rxctl": 1,
            "eth_rxd": 4,
            "eth_tx_en": 1,
            "eth_txck": 1,
            "eth_txd": 4,
            "irq_o": 2,
            "irq_sources": 30,
            "mdc": 1,
            "mdio": 1,
            "phy_mdio": 1,
            "plic_paddr": 32,
            "plic_penable": 1,
            "plic_prdata": 32,
            "plic_pready": 1,
            "plic_psel": 1,
            "plic_pslverr": 1,
            "plic_pwdata": 32,
            "plic_pwrite": 1,
            "rst_ni": 1,
            "rx_i": 1,
            "spi_clk_o": 1,
            "spi_miso": 1,
            "spi_mosi": 1,
            "spi_ss": 1,
            "tx_o": 1,
            "uart_paddr": 32,
            "uart_penable": 1,
            "uart_prdata": 32,
            "uart_pready": 1,
            "uart_psel": 1,
            "uart_pslverr": 1,
            "uart_pwdata": 32,
            "uart_pwrite": 1,
            "timer_paddr": 32,
            "timer_penable": 1,
            "timer_prdata": 32,
            "timer_pready": 1,
            "timer_psel": 1,
            "timer_pslverr": 1,
            "timer_pwdata": 32,
            "timer_pwrite": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv",
        "module_name": "axi2apb_64_32",
        "signal_width_data": {
            "ACLK": 1,
            "APB_ADDR_WIDTH": 32,
            "APB_NUM_SLAVES": 32,
            "ARADDR": 64,
            "ARADDR_Q": 64,
            "ARADDR_i": 64,
            "ARBURST": 2,
            "ARBURST_i": 2,
            "ARCACHE": 4,
            "ARCACHE_i": 4,
            "ARESETn": 1,
            "ARID": 5,
            "ARID_i": 5,
            "ARLEN": 8,
            "ARLEN_Q": 9,
            "ARLEN_i": 8,
            "ARLOCK": 1,
            "ARLOCK_i": 1,
            "ARPROT": 3,
            "ARPROT_i": 3,
            "ARQOS": 4,
            "ARQOS_i": 4,
            "ARREADY": 1,
            "ARREADY_o": 1,
            "ARREGION": 4,
            "ARREGION_i": 4,
            "ARSIZE": 3,
            "ARSIZE_i": 3,
            "ARUSER": 32,
            "ARUSER_i": 32,
            "ARVALID": 1,
            "ARVALID_i": 1,
            "AWADDR": 64,
            "AWADDR_Q": 64,
            "AWADDR_i": 64,
            "AWBURST": 2,
            "AWBURST_i": 2,
            "AWCACHE": 4,
            "AWCACHE_i": 4,
            "AWID": 5,
            "AWID_i": 5,
            "AWLEN": 8,
            "AWLEN_Q": 9,
            "AWLEN_i": 8,
            "AWLOCK": 1,
            "AWLOCK_i": 1,
            "AWPROT": 3,
            "AWPROT_i": 3,
            "AWQOS": 4,
            "AWQOS_i": 4,
            "AWREADY": 1,
            "AWREADY_o": 1,
            "AWREGION": 4,
            "AWREGION_i": 4,
            "AWSIZE": 3,
            "AWSIZE_i": 3,
            "AWUSER": 32,
            "AWUSER_i": 32,
            "AWVALID": 1,
            "AWVALID_i": 1,
            "AXI4_ADDRESS_WIDTH": 32,
            "AXI4_ID_WIDTH": 32,
            "AXI4_RDATA_WIDTH": 32,
            "AXI4_USER_WIDTH": 32,
            "AXI4_WDATA_WIDTH": 32,
            "AXI_NUMBYTES": 32,
            "BID": 5,
            "BID_o": 5,
            "BREADY": 1,
            "BREADY_i": 1,
            "BRESP": 2,
            "BRESP_o": 2,
            "BUFF_DEPTH_SLAVE": 32,
            "BUSER": 32,
            "BUSER_o": 32,
            "BVALID": 1,
            "BVALID_o": 1,
            "CS": 4,
            "NS": 4,
            "PADDR": 32,
            "PENABLE": 1,
            "PRDATA": 32,
            "PREADY": 1,
            "PSEL": 1,
            "PSLVERR": 1,
            "PWDATA": 32,
            "PWRITE": 1,
            "RDATA": 32,
            "RDATA_Q_0": 32,
            "RDATA_Q_1": 32,
            "RDATA_o": 64,
            "RID": 5,
            "RID_o": 5,
            "RLAST": 1,
            "RLAST_o": 1,
            "RREADY": 1,
            "RREADY_i": 1,
            "RRESP": 2,
            "RRESP_o": 2,
            "RUSER": 32,
            "RUSER_o": 32,
            "RVALID": 1,
            "RVALID_o": 1,
            "WDATA": 32,
            "WDATA_i": 8,
            "WLAST": 1,
            "WLAST_i": 1,
            "WREADY": 1,
            "WREADY_o": 1,
            "WSTRB": 8,
            "WSTRB_i": 8,
            "WUSER": 32,
            "WUSER_i": 32,
            "WVALID": 1,
            "WVALID_i": 1,
            "W_word_sel": 1,
            "address": 32,
            "decr_ARLEN": 1,
            "decr_AWLEN": 1,
            "incr_ARADDR": 1,
            "incr_AWADDR": 1,
            "read_req": 1,
            "sample_AR": 1,
            "sample_AW": 1,
            "sample_RDATA_0": 1,
            "sample_RDATA_1": 1,
            "test_en_i": 1,
            "write_req": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_ar_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv",
        "module_name": "axi_ar_buffer",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_addr_o": 64,
            "master_burst_o": 2,
            "master_cache_o": 4,
            "master_id_o": 5,
            "master_len_o": 8,
            "master_lock_o": 1,
            "master_prot_o": 3,
            "master_qos_o": 4,
            "master_ready_i": 1,
            "master_region_o": 4,
            "master_size_o": 3,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 130,
            "s_data_out": 130,
            "slave_addr_i": 64,
            "slave_burst_i": 2,
            "slave_cache_i": 4,
            "slave_id_i": 5,
            "slave_len_i": 8,
            "slave_lock_i": 1,
            "slave_prot_i": 3,
            "slave_qos_i": 4,
            "slave_ready_o": 1,
            "slave_region_i": 4,
            "slave_size_i": 3,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_ar_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_ar_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_ar_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_ar_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 130,
            "mem_q": 130,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_aw_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv",
        "module_name": "axi_aw_buffer",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_addr_o": 64,
            "master_burst_o": 2,
            "master_cache_o": 4,
            "master_id_o": 5,
            "master_len_o": 8,
            "master_lock_o": 1,
            "master_prot_o": 3,
            "master_qos_o": 4,
            "master_ready_i": 1,
            "master_region_o": 4,
            "master_size_o": 3,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 130,
            "s_data_out": 130,
            "slave_addr_i": 64,
            "slave_burst_i": 2,
            "slave_cache_i": 4,
            "slave_id_i": 5,
            "slave_len_i": 8,
            "slave_lock_i": 1,
            "slave_prot_i": 3,
            "slave_qos_i": 4,
            "slave_ready_o": 1,
            "slave_region_i": 4,
            "slave_size_i": 3,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_aw_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_aw_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_aw_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_aw_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 130,
            "mem_q": 130,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_b_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv",
        "module_name": "axi_b_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_id_o": 5,
            "master_ready_i": 1,
            "master_resp_o": 2,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 39,
            "s_data_out": 39,
            "slave_id_i": 5,
            "slave_ready_o": 1,
            "slave_resp_i": 2,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_b_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_b_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 39,
            "mem_q": 39,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_r_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv",
        "module_name": "axi_r_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "ID_WIDTH": 32,
            "STRB_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_data_o": 64,
            "master_id_o": 5,
            "master_last_o": 1,
            "master_ready_i": 1,
            "master_resp_o": 2,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 104,
            "s_data_out": 104,
            "slave_data_i": 64,
            "slave_id_i": 5,
            "slave_last_i": 1,
            "slave_ready_o": 1,
            "slave_resp_i": 2,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_r_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_r_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_r_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_r_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 104,
            "mem_q": 104,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_w_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv",
        "module_name": "axi_w_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "STRB_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_data_o": 64,
            "master_last_o": 1,
            "master_ready_i": 1,
            "master_strb_o": 8,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 105,
            "s_data_out": 105,
            "slave_data_i": 64,
            "slave_last_i": 1,
            "slave_ready_o": 1,
            "slave_strb_i": 8,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_w_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_w_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_w_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_timer.slave_w_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 105,
            "mem_q": 105,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv",
        "module_name": "axi2apb_64_32",
        "signal_width_data": {
            "ACLK": 1,
            "APB_ADDR_WIDTH": 32,
            "APB_NUM_SLAVES": 32,
            "ARADDR": 64,
            "ARADDR_Q": 64,
            "ARADDR_i": 64,
            "ARBURST": 2,
            "ARBURST_i": 2,
            "ARCACHE": 4,
            "ARCACHE_i": 4,
            "ARESETn": 1,
            "ARID": 5,
            "ARID_i": 5,
            "ARLEN": 8,
            "ARLEN_Q": 9,
            "ARLEN_i": 8,
            "ARLOCK": 1,
            "ARLOCK_i": 1,
            "ARPROT": 3,
            "ARPROT_i": 3,
            "ARQOS": 4,
            "ARQOS_i": 4,
            "ARREADY": 1,
            "ARREADY_o": 1,
            "ARREGION": 4,
            "ARREGION_i": 4,
            "ARSIZE": 3,
            "ARSIZE_i": 3,
            "ARUSER": 32,
            "ARUSER_i": 32,
            "ARVALID": 1,
            "ARVALID_i": 1,
            "AWADDR": 64,
            "AWADDR_Q": 64,
            "AWADDR_i": 64,
            "AWBURST": 2,
            "AWBURST_i": 2,
            "AWCACHE": 4,
            "AWCACHE_i": 4,
            "AWID": 5,
            "AWID_i": 5,
            "AWLEN": 8,
            "AWLEN_Q": 9,
            "AWLEN_i": 8,
            "AWLOCK": 1,
            "AWLOCK_i": 1,
            "AWPROT": 3,
            "AWPROT_i": 3,
            "AWQOS": 4,
            "AWQOS_i": 4,
            "AWREADY": 1,
            "AWREADY_o": 1,
            "AWREGION": 4,
            "AWREGION_i": 4,
            "AWSIZE": 3,
            "AWSIZE_i": 3,
            "AWUSER": 32,
            "AWUSER_i": 32,
            "AWVALID": 1,
            "AWVALID_i": 1,
            "AXI4_ADDRESS_WIDTH": 32,
            "AXI4_ID_WIDTH": 32,
            "AXI4_RDATA_WIDTH": 32,
            "AXI4_USER_WIDTH": 32,
            "AXI4_WDATA_WIDTH": 32,
            "AXI_NUMBYTES": 32,
            "BID": 5,
            "BID_o": 5,
            "BREADY": 1,
            "BREADY_i": 1,
            "BRESP": 2,
            "BRESP_o": 2,
            "BUFF_DEPTH_SLAVE": 32,
            "BUSER": 32,
            "BUSER_o": 32,
            "BVALID": 1,
            "BVALID_o": 1,
            "CS": 4,
            "NS": 4,
            "PADDR": 32,
            "PENABLE": 1,
            "PRDATA": 32,
            "PREADY": 1,
            "PSEL": 1,
            "PSLVERR": 1,
            "PWDATA": 32,
            "PWRITE": 1,
            "RDATA": 32,
            "RDATA_Q_0": 32,
            "RDATA_Q_1": 32,
            "RDATA_o": 64,
            "RID": 5,
            "RID_o": 5,
            "RLAST": 1,
            "RLAST_o": 1,
            "RREADY": 1,
            "RREADY_i": 1,
            "RRESP": 2,
            "RRESP_o": 2,
            "RUSER": 32,
            "RUSER_o": 32,
            "RVALID": 1,
            "RVALID_o": 1,
            "WDATA": 32,
            "WDATA_i": 8,
            "WLAST": 1,
            "WLAST_i": 1,
            "WREADY": 1,
            "WREADY_o": 1,
            "WSTRB": 8,
            "WSTRB_i": 8,
            "WUSER": 32,
            "WUSER_i": 32,
            "WVALID": 1,
            "WVALID_i": 1,
            "W_word_sel": 1,
            "address": 32,
            "decr_ARLEN": 1,
            "decr_AWLEN": 1,
            "incr_ARADDR": 1,
            "incr_AWADDR": 1,
            "read_req": 1,
            "sample_AR": 1,
            "sample_AW": 1,
            "sample_RDATA_0": 1,
            "sample_RDATA_1": 1,
            "test_en_i": 1,
            "write_req": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_ar_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv",
        "module_name": "axi_ar_buffer",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_addr_o": 64,
            "master_burst_o": 2,
            "master_cache_o": 4,
            "master_id_o": 5,
            "master_len_o": 8,
            "master_lock_o": 1,
            "master_prot_o": 3,
            "master_qos_o": 4,
            "master_ready_i": 1,
            "master_region_o": 4,
            "master_size_o": 3,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 130,
            "s_data_out": 130,
            "slave_addr_i": 64,
            "slave_burst_i": 2,
            "slave_cache_i": 4,
            "slave_id_i": 5,
            "slave_len_i": 8,
            "slave_lock_i": 1,
            "slave_prot_i": 3,
            "slave_qos_i": 4,
            "slave_ready_o": 1,
            "slave_region_i": 4,
            "slave_size_i": 3,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_ar_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_ar_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_ar_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_ar_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 130,
            "mem_q": 130,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_aw_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv",
        "module_name": "axi_aw_buffer",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_addr_o": 64,
            "master_burst_o": 2,
            "master_cache_o": 4,
            "master_id_o": 5,
            "master_len_o": 8,
            "master_lock_o": 1,
            "master_prot_o": 3,
            "master_qos_o": 4,
            "master_ready_i": 1,
            "master_region_o": 4,
            "master_size_o": 3,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 130,
            "s_data_out": 130,
            "slave_addr_i": 64,
            "slave_burst_i": 2,
            "slave_cache_i": 4,
            "slave_id_i": 5,
            "slave_len_i": 8,
            "slave_lock_i": 1,
            "slave_prot_i": 3,
            "slave_qos_i": 4,
            "slave_ready_o": 1,
            "slave_region_i": 4,
            "slave_size_i": 3,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_aw_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_aw_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_aw_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_aw_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 130,
            "mem_q": 130,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_b_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv",
        "module_name": "axi_b_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_id_o": 5,
            "master_ready_i": 1,
            "master_resp_o": 2,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 39,
            "s_data_out": 39,
            "slave_id_i": 5,
            "slave_ready_o": 1,
            "slave_resp_i": 2,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_b_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_b_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 39,
            "mem_q": 39,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_r_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv",
        "module_name": "axi_r_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "ID_WIDTH": 32,
            "STRB_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_data_o": 64,
            "master_id_o": 5,
            "master_last_o": 1,
            "master_ready_i": 1,
            "master_resp_o": 2,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 104,
            "s_data_out": 104,
            "slave_data_i": 64,
            "slave_id_i": 5,
            "slave_last_i": 1,
            "slave_ready_o": 1,
            "slave_resp_i": 2,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_r_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_r_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_r_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_r_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 104,
            "mem_q": 104,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_w_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv",
        "module_name": "axi_w_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "STRB_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_data_o": 64,
            "master_last_o": 1,
            "master_ready_i": 1,
            "master_strb_o": 8,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 105,
            "s_data_out": 105,
            "slave_data_i": 64,
            "slave_last_i": 1,
            "slave_ready_o": 1,
            "slave_strb_i": 8,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_w_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_w_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_w_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_w_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 105,
            "mem_q": 105,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv",
        "module_name": "axi2apb_64_32",
        "signal_width_data": {
            "ACLK": 1,
            "APB_ADDR_WIDTH": 32,
            "APB_NUM_SLAVES": 32,
            "ARADDR": 64,
            "ARADDR_Q": 64,
            "ARADDR_i": 64,
            "ARBURST": 2,
            "ARBURST_i": 2,
            "ARCACHE": 4,
            "ARCACHE_i": 4,
            "ARESETn": 1,
            "ARID": 5,
            "ARID_i": 5,
            "ARLEN": 8,
            "ARLEN_Q": 9,
            "ARLEN_i": 8,
            "ARLOCK": 1,
            "ARLOCK_i": 1,
            "ARPROT": 3,
            "ARPROT_i": 3,
            "ARQOS": 4,
            "ARQOS_i": 4,
            "ARREADY": 1,
            "ARREADY_o": 1,
            "ARREGION": 4,
            "ARREGION_i": 4,
            "ARSIZE": 3,
            "ARSIZE_i": 3,
            "ARUSER": 32,
            "ARUSER_i": 32,
            "ARVALID": 1,
            "ARVALID_i": 1,
            "AWADDR": 64,
            "AWADDR_Q": 64,
            "AWADDR_i": 64,
            "AWBURST": 2,
            "AWBURST_i": 2,
            "AWCACHE": 4,
            "AWCACHE_i": 4,
            "AWID": 5,
            "AWID_i": 5,
            "AWLEN": 8,
            "AWLEN_Q": 9,
            "AWLEN_i": 8,
            "AWLOCK": 1,
            "AWLOCK_i": 1,
            "AWPROT": 3,
            "AWPROT_i": 3,
            "AWQOS": 4,
            "AWQOS_i": 4,
            "AWREADY": 1,
            "AWREADY_o": 1,
            "AWREGION": 4,
            "AWREGION_i": 4,
            "AWSIZE": 3,
            "AWSIZE_i": 3,
            "AWUSER": 32,
            "AWUSER_i": 32,
            "AWVALID": 1,
            "AWVALID_i": 1,
            "AXI4_ADDRESS_WIDTH": 32,
            "AXI4_ID_WIDTH": 32,
            "AXI4_RDATA_WIDTH": 32,
            "AXI4_USER_WIDTH": 32,
            "AXI4_WDATA_WIDTH": 32,
            "AXI_NUMBYTES": 32,
            "BID": 5,
            "BID_o": 5,
            "BREADY": 1,
            "BREADY_i": 1,
            "BRESP": 2,
            "BRESP_o": 2,
            "BUFF_DEPTH_SLAVE": 32,
            "BUSER": 32,
            "BUSER_o": 32,
            "BVALID": 1,
            "BVALID_o": 1,
            "CS": 4,
            "NS": 4,
            "PADDR": 32,
            "PENABLE": 1,
            "PRDATA": 32,
            "PREADY": 1,
            "PSEL": 1,
            "PSLVERR": 1,
            "PWDATA": 32,
            "PWRITE": 1,
            "RDATA": 32,
            "RDATA_Q_0": 32,
            "RDATA_Q_1": 32,
            "RDATA_o": 64,
            "RID": 5,
            "RID_o": 5,
            "RLAST": 1,
            "RLAST_o": 1,
            "RREADY": 1,
            "RREADY_i": 1,
            "RRESP": 2,
            "RRESP_o": 2,
            "RUSER": 32,
            "RUSER_o": 32,
            "RVALID": 1,
            "RVALID_o": 1,
            "WDATA": 32,
            "WDATA_i": 8,
            "WLAST": 1,
            "WLAST_i": 1,
            "WREADY": 1,
            "WREADY_o": 1,
            "WSTRB": 8,
            "WSTRB_i": 8,
            "WUSER": 32,
            "WUSER_i": 32,
            "WVALID": 1,
            "WVALID_i": 1,
            "W_word_sel": 1,
            "address": 32,
            "decr_ARLEN": 1,
            "decr_AWLEN": 1,
            "incr_ARADDR": 1,
            "incr_AWADDR": 1,
            "read_req": 1,
            "sample_AR": 1,
            "sample_AW": 1,
            "sample_RDATA_0": 1,
            "sample_RDATA_1": 1,
            "test_en_i": 1,
            "write_req": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_ar_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv",
        "module_name": "axi_ar_buffer",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_addr_o": 64,
            "master_burst_o": 2,
            "master_cache_o": 4,
            "master_id_o": 5,
            "master_len_o": 8,
            "master_lock_o": 1,
            "master_prot_o": 3,
            "master_qos_o": 4,
            "master_ready_i": 1,
            "master_region_o": 4,
            "master_size_o": 3,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 130,
            "s_data_out": 130,
            "slave_addr_i": 64,
            "slave_burst_i": 2,
            "slave_cache_i": 4,
            "slave_id_i": 5,
            "slave_len_i": 8,
            "slave_lock_i": 1,
            "slave_prot_i": 3,
            "slave_qos_i": 4,
            "slave_ready_o": 1,
            "slave_region_i": 4,
            "slave_size_i": 3,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_ar_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_ar_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_ar_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_ar_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 130,
            "mem_q": 130,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_aw_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv",
        "module_name": "axi_aw_buffer",
        "signal_width_data": {
            "ADDR_WIDTH": 32,
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_addr_o": 64,
            "master_burst_o": 2,
            "master_cache_o": 4,
            "master_id_o": 5,
            "master_len_o": 8,
            "master_lock_o": 1,
            "master_prot_o": 3,
            "master_qos_o": 4,
            "master_ready_i": 1,
            "master_region_o": 4,
            "master_size_o": 3,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 130,
            "s_data_out": 130,
            "slave_addr_i": 64,
            "slave_burst_i": 2,
            "slave_cache_i": 4,
            "slave_id_i": 5,
            "slave_len_i": 8,
            "slave_lock_i": 1,
            "slave_prot_i": 3,
            "slave_qos_i": 4,
            "slave_ready_o": 1,
            "slave_region_i": 4,
            "slave_size_i": 3,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_aw_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_aw_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_aw_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_aw_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 130,
            "data_o": 130,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 130,
            "mem_q": 130,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_b_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv",
        "module_name": "axi_b_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "ID_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_id_o": 5,
            "master_ready_i": 1,
            "master_resp_o": 2,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 39,
            "s_data_out": 39,
            "slave_id_i": 5,
            "slave_ready_o": 1,
            "slave_resp_i": 2,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_b_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_b_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 39,
            "data_o": 39,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 39,
            "mem_q": 39,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_r_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv",
        "module_name": "axi_r_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "ID_WIDTH": 32,
            "STRB_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_data_o": 64,
            "master_id_o": 5,
            "master_last_o": 1,
            "master_ready_i": 1,
            "master_resp_o": 2,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 104,
            "s_data_out": 104,
            "slave_data_i": 64,
            "slave_id_i": 5,
            "slave_last_i": 1,
            "slave_ready_o": 1,
            "slave_resp_i": 2,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_r_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_r_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_r_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_r_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 104,
            "data_o": 104,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 104,
            "mem_q": 104,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_w_buffer_i": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv",
        "module_name": "axi_w_buffer",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "STRB_WIDTH": 32,
            "USER_WIDTH": 32,
            "clk_i": 1,
            "master_data_o": 64,
            "master_last_o": 1,
            "master_ready_i": 1,
            "master_strb_o": 8,
            "master_user_o": 32,
            "master_valid_o": 1,
            "rst_ni": 1,
            "s_data_in": 105,
            "s_data_out": 105,
            "slave_data_i": 64,
            "slave_last_i": 1,
            "slave_ready_o": 1,
            "slave_strb_i": 8,
            "slave_user_i": 32,
            "slave_valid_i": 1,
            "test_en_i": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_w_buffer_i.i_axi_single_slice": {
        "declaration_path": "/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "module_name": "axi_single_slice",
        "signal_width_data": {
            "BUFFER_DEPTH": 32,
            "DATA_WIDTH": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty": 1,
            "full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_w_buffer_i.i_axi_single_slice.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "THRESHOLD": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "threshold_o": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_w_buffer_i.i_axi_single_slice.i_fifo.impl": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "module_name": "fifo_v2",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_uart.slave_w_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 105,
            "data_o": 105,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 105,
            "mem_q": 105,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics": {
        "declaration_path": "/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv",
        "module_name": "axi_riscv_atomics_wrap",
        "signal_width_data": {
            "AXI_ADDR_WIDTH": 32,
            "AXI_DATA_WIDTH": 32,
            "AXI_ID_WIDTH": 32,
            "AXI_MAX_WRITE_TXNS": 32,
            "AXI_STRB_WIDTH": 32,
            "AXI_USER_WIDTH": 32,
            "RISCV_WORD_WIDTH": 32,
            "clk_i": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics": {
        "declaration_path": "/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv",
        "module_name": "axi_riscv_atomics",
        "signal_width_data": {
            "ADDR_BEGIN": 64,
            "ADDR_END": 64,
            "AXI_ADDR_WIDTH": 32,
            "AXI_DATA_WIDTH": 32,
            "AXI_ID_WIDTH": 32,
            "AXI_MAX_WRITE_TXNS": 32,
            "AXI_STRB_WIDTH": 32,
            "AXI_USER_WIDTH": 32,
            "RISCV_WORD_WIDTH": 32,
            "clk_i": 1,
            "int_axi_ar_addr": 64,
            "int_axi_ar_burst": 2,
            "int_axi_ar_cache": 4,
            "int_axi_ar_id": 5,
            "int_axi_ar_len": 8,
            "int_axi_ar_lock": 1,
            "int_axi_ar_prot": 3,
            "int_axi_ar_qos": 4,
            "int_axi_ar_ready": 1,
            "int_axi_ar_region": 4,
            "int_axi_ar_size": 3,
            "int_axi_ar_user": 32,
            "int_axi_ar_valid": 1,
            "int_axi_aw_addr": 64,
            "int_axi_aw_atop": 6,
            "int_axi_aw_burst": 2,
            "int_axi_aw_cache": 4,
            "int_axi_aw_id": 5,
            "int_axi_aw_len": 8,
            "int_axi_aw_lock": 1,
            "int_axi_aw_prot": 3,
            "int_axi_aw_qos": 4,
            "int_axi_aw_ready": 1,
            "int_axi_aw_region": 4,
            "int_axi_aw_size": 3,
            "int_axi_aw_user": 32,
            "int_axi_aw_valid": 1,
            "int_axi_b_id": 5,
            "int_axi_b_ready": 1,
            "int_axi_b_resp": 2,
            "int_axi_b_user": 32,
            "int_axi_b_valid": 1,
            "int_axi_r_data": 64,
            "int_axi_r_id": 5,
            "int_axi_r_last": 1,
            "int_axi_r_ready": 1,
            "int_axi_r_resp": 2,
            "int_axi_r_user": 32,
            "int_axi_r_valid": 1,
            "int_axi_w_data": 64,
            "int_axi_w_last": 1,
            "int_axi_w_ready": 1,
            "int_axi_w_strb": 8,
            "int_axi_w_user": 32,
            "int_axi_w_valid": 1,
            "mst_ar_addr_o": 64,
            "mst_ar_burst_o": 2,
            "mst_ar_cache_o": 4,
            "mst_ar_id_o": 5,
            "mst_ar_len_o": 8,
            "mst_ar_lock_o": 1,
            "mst_ar_prot_o": 3,
            "mst_ar_qos_o": 4,
            "mst_ar_ready_i": 1,
            "mst_ar_region_o": 4,
            "mst_ar_size_o": 3,
            "mst_ar_user_o": 32,
            "mst_ar_valid_o": 1,
            "mst_aw_addr_o": 64,
            "mst_aw_atop_o": 6,
            "mst_aw_burst_o": 2,
            "mst_aw_cache_o": 4,
            "mst_aw_id_o": 5,
            "mst_aw_len_o": 8,
            "mst_aw_lock_o": 1,
            "mst_aw_prot_o": 3,
            "mst_aw_qos_o": 4,
            "mst_aw_ready_i": 1,
            "mst_aw_region_o": 4,
            "mst_aw_size_o": 3,
            "mst_aw_user_o": 32,
            "mst_aw_valid_o": 1,
            "mst_b_id_i": 5,
            "mst_b_ready_o": 1,
            "mst_b_resp_i": 2,
            "mst_b_user_i": 32,
            "mst_b_valid_i": 1,
            "mst_r_data_i": 64,
            "mst_r_id_i": 5,
            "mst_r_last_i": 1,
            "mst_r_ready_o": 1,
            "mst_r_resp_i": 2,
            "mst_r_user_i": 32,
            "mst_r_valid_i": 1,
            "mst_w_data_o": 64,
            "mst_w_last_o": 1,
            "mst_w_ready_i": 1,
            "mst_w_strb_o": 8,
            "mst_w_user_o": 32,
            "mst_w_valid_o": 1,
            "rst_ni": 1,
            "slv_ar_addr_i": 64,
            "slv_ar_burst_i": 2,
            "slv_ar_cache_i": 4,
            "slv_ar_id_i": 5,
            "slv_ar_len_i": 8,
            "slv_ar_lock_i": 1,
            "slv_ar_prot_i": 3,
            "slv_ar_qos_i": 4,
            "slv_ar_ready_o": 1,
            "slv_ar_region_i": 4,
            "slv_ar_size_i": 3,
            "slv_ar_user_i": 32,
            "slv_ar_valid_i": 1,
            "slv_aw_addr_i": 64,
            "slv_aw_atop_i": 6,
            "slv_aw_burst_i": 2,
            "slv_aw_cache_i": 4,
            "slv_aw_id_i": 5,
            "slv_aw_len_i": 8,
            "slv_aw_lock_i": 1,
            "slv_aw_prot_i": 3,
            "slv_aw_qos_i": 4,
            "slv_aw_ready_o": 1,
            "slv_aw_region_i": 4,
            "slv_aw_size_i": 3,
            "slv_aw_user_i": 32,
            "slv_aw_valid_i": 1,
            "slv_b_id_o": 5,
            "slv_b_ready_i": 1,
            "slv_b_resp_o": 2,
            "slv_b_user_o": 32,
            "slv_b_valid_o": 1,
            "slv_r_data_o": 64,
            "slv_r_id_o": 5,
            "slv_r_last_o": 1,
            "slv_r_ready_i": 1,
            "slv_r_resp_o": 2,
            "slv_r_user_o": 32,
            "slv_r_valid_o": 1,
            "slv_w_data_i": 64,
            "slv_w_last_i": 1,
            "slv_w_ready_o": 1,
            "slv_w_strb_i": 8,
            "slv_w_user_i": 32,
            "slv_w_valid_i": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc": {
        "declaration_path": "/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv",
        "module_name": "axi_riscv_lrsc",
        "signal_width_data": {
            "ADDR_BEGIN": 64,
            "ADDR_END": 64,
            "AXI_ADDR_WIDTH": 32,
            "AXI_DATA_WIDTH": 32,
            "AXI_ID_WIDTH": 32,
            "AXI_STRB_WIDTH": 32,
            "AXI_USER_WIDTH": 32,
            "art_check_addr": 64,
            "art_check_gnt": 1,
            "art_check_id": 5,
            "art_check_req": 1,
            "art_check_res": 1,
            "art_clr_addr": 64,
            "art_clr_gnt": 1,
            "art_clr_req": 1,
            "art_set_addr": 64,
            "art_set_gnt": 1,
            "art_set_id": 5,
            "art_set_req": 1,
            "b_excl_d": 1,
            "b_excl_q": 1,
            "clk_i": 1,
            "mst_ar_addr_o": 64,
            "mst_ar_burst_o": 2,
            "mst_ar_cache_o": 4,
            "mst_ar_id_o": 5,
            "mst_ar_len_o": 8,
            "mst_ar_lock_o": 1,
            "mst_ar_prot_o": 3,
            "mst_ar_qos_o": 4,
            "mst_ar_ready_i": 1,
            "mst_ar_region_o": 4,
            "mst_ar_size_o": 3,
            "mst_ar_user_o": 32,
            "mst_ar_valid_o": 1,
            "mst_aw_addr_o": 64,
            "mst_aw_atop_o": 6,
            "mst_aw_burst_o": 2,
            "mst_aw_cache_o": 4,
            "mst_aw_id_o": 5,
            "mst_aw_len_o": 8,
            "mst_aw_lock_o": 1,
            "mst_aw_prot_o": 3,
            "mst_aw_qos_o": 4,
            "mst_aw_ready_i": 1,
            "mst_aw_region_o": 4,
            "mst_aw_size_o": 3,
            "mst_aw_user_o": 32,
            "mst_aw_valid_o": 1,
            "mst_b_id_i": 5,
            "mst_b_ready_o": 1,
            "mst_b_resp_i": 2,
            "mst_b_user_i": 32,
            "mst_b_valid_i": 1,
            "mst_r_data_i": 64,
            "mst_r_id_i": 5,
            "mst_r_last_i": 1,
            "mst_r_ready_o": 1,
            "mst_r_resp_i": 2,
            "mst_r_user_i": 32,
            "mst_r_valid_i": 1,
            "mst_w_data_o": 64,
            "mst_w_last_o": 1,
            "mst_w_ready_i": 1,
            "mst_w_strb_o": 8,
            "mst_w_user_o": 32,
            "mst_w_valid_o": 1,
            "r_excl_d": 1,
            "r_excl_q": 1,
            "r_state_d": 2,
            "r_state_q": 2,
            "rd_clr_addr": 64,
            "rd_clr_gnt": 1,
            "rd_clr_req": 1,
            "rst_ni": 1,
            "slv_ar_addr_i": 64,
            "slv_ar_burst_i": 2,
            "slv_ar_cache_i": 4,
            "slv_ar_id_i": 5,
            "slv_ar_len_i": 8,
            "slv_ar_lock_i": 1,
            "slv_ar_prot_i": 3,
            "slv_ar_qos_i": 4,
            "slv_ar_ready_o": 1,
            "slv_ar_region_i": 4,
            "slv_ar_size_i": 3,
            "slv_ar_user_i": 32,
            "slv_ar_valid_i": 1,
            "slv_aw_addr_i": 64,
            "slv_aw_atop_i": 6,
            "slv_aw_burst_i": 2,
            "slv_aw_cache_i": 4,
            "slv_aw_id_i": 5,
            "slv_aw_len_i": 8,
            "slv_aw_lock_i": 1,
            "slv_aw_prot_i": 3,
            "slv_aw_qos_i": 4,
            "slv_aw_ready_o": 1,
            "slv_aw_region_i": 4,
            "slv_aw_size_i": 3,
            "slv_aw_user_i": 32,
            "slv_aw_valid_i": 1,
            "slv_b_id_o": 5,
            "slv_b_ready_i": 1,
            "slv_b_resp_o": 2,
            "slv_b_user_o": 32,
            "slv_b_valid_o": 1,
            "slv_r_data_o": 64,
            "slv_r_id_o": 5,
            "slv_r_last_o": 1,
            "slv_r_ready_i": 1,
            "slv_r_resp_o": 2,
            "slv_r_user_o": 32,
            "slv_r_valid_o": 1,
            "slv_w_data_i": 64,
            "slv_w_last_i": 1,
            "slv_w_ready_o": 1,
            "slv_w_strb_i": 8,
            "slv_w_user_i": 32,
            "slv_w_valid_i": 1,
            "w_addr_d": 64,
            "w_addr_q": 64,
            "w_id_d": 5,
            "w_id_q": 5,
            "w_state_d": 3,
            "w_state_q": 3,
            "wr_clr_addr": 64,
            "wr_clr_gnt": 1,
            "wr_clr_req": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc.i_non_excl_acc_arb": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv",
        "module_name": "stream_arbiter",
        "signal_width_data": {
            "ARBITER": 16,
            "N_INP": 32,
            "clk_i": 1,
            "inp_data_i": 64,
            "inp_ready_o": 2,
            "inp_valid_i": 2,
            "oup_data_o": 64,
            "oup_ready_i": 1,
            "oup_valid_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc.i_non_excl_acc_arb.i_arb": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv",
        "module_name": "stream_arbiter_flushable",
        "signal_width_data": {
            "ARBITER": 16,
            "N_INP": 32,
            "clk_i": 1,
            "flush_i": 1,
            "inp_data_i": 64,
            "inp_ready_o": 2,
            "inp_valid_i": 2,
            "oup_data_o": 64,
            "oup_ready_i": 1,
            "oup_valid_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc.i_non_excl_acc_arb.i_arb.i_arbiter": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "data_i": 64,
            "data_o": 64,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 2,
            "idx_o": 1,
            "req_i": 2,
            "req_o": 1,
            "rr_i": 1,
            "rst_ni": 1,
            "NumLevels": 32,
            "data_nodes": 64,
            "gnt_nodes": 1,
            "index_nodes": 1,
            "req_d": 2,
            "req_nodes": 1,
            "rr_q": 1,
            "rr_d": 1,
            "lower_empty": 1,
            "lower_idx": 1,
            "lower_mask": 2,
            "next_idx": 1,
            "upper_empty": 1,
            "upper_idx": 1,
            "upper_mask": 2,
            "lock_d": 1,
            "lock_q": 1,
            "req_q": 2,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc.i_non_excl_acc_arb.i_arb.i_arbiter.i_lzc_lower": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc.i_non_excl_acc_arb.i_arb.i_arbiter.i_lzc_upper": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv",
        "module_name": "axi_xbar_intf",
        "signal_width_data": {
            "AXI_USER_WIDTH": 32,
            "AxiIdWidthMstPorts": 32,
            "clk_i": 1,
            "default_mst_port_i": 4,
            "en_default_mst_port_i": 2,
            "rst_ni": 1,
            "test_i": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv",
        "module_name": "axi_xbar",
        "signal_width_data": {
            "ATOPs": 1,
            "cfg_NoMstPorts": 32,
            "clk_i": 1,
            "default_mst_port_i": 4,
            "en_default_mst_port_i": 2,
            "rst_ni": 1,
            "test_i": 1,
            "dec_ar": 4,
            "dec_ar_error": 1,
            "dec_ar_valid": 1,
            "dec_aw": 4,
            "dec_aw_error": 1,
            "dec_aw_valid": 1,
            "slv_ar_select": 4,
            "slv_aw_select": 4
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_mux.sv",
        "module_name": "axi_mux",
        "signal_width_data": {
            "FallThrough": 1,
            "MaxWTrans": 32,
            "MstAxiIDWidth": 32,
            "MstIdxBits": 32,
            "NoSlvPorts": 32,
            "SlvAxiIDWidth": 32,
            "SpillAr": 1,
            "SpillAw": 1,
            "SpillB": 1,
            "SpillR": 1,
            "SpillW": 1,
            "clk_i": 1,
            "rst_ni": 1,
            "test_i": 1,
            "ar_ready": 1,
            "ar_valid": 1,
            "aw_ready": 1,
            "aw_valid": 1,
            "load_aw_lock": 1,
            "lock_aw_valid_d": 1,
            "lock_aw_valid_q": 1,
            "mst_aw_ready": 1,
            "mst_aw_valid": 1,
            "mst_b_valid": 1,
            "mst_r_valid": 1,
            "mst_w_ready": 1,
            "mst_w_valid": 1,
            "slv_ar_readies": 2,
            "slv_ar_valids": 2,
            "slv_aw_readies": 2,
            "slv_aw_valids": 2,
            "slv_b_readies": 2,
            "slv_b_valids": 2,
            "slv_r_readies": 2,
            "slv_r_valids": 2,
            "slv_w_readies": 2,
            "slv_w_valids": 2,
            "switch_b_id": 1,
            "switch_r_id": 1,
            "w_fifo_data": 1,
            "w_fifo_empty": 1,
            "w_fifo_full": 1,
            "w_fifo_pop": 1,
            "w_fifo_push": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_ar_arbiter": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 2,
            "idx_o": 1,
            "req_i": 2,
            "req_o": 1,
            "rr_i": 1,
            "rst_ni": 1,
            "NumLevels": 32,
            "gnt_nodes": 1,
            "index_nodes": 1,
            "req_d": 2,
            "req_nodes": 1,
            "rr_q": 1,
            "rr_d": 1,
            "lower_empty": 1,
            "lower_idx": 1,
            "lower_mask": 2,
            "next_idx": 1,
            "upper_empty": 1,
            "upper_idx": 1,
            "upper_mask": 2,
            "lock_d": 1,
            "lock_q": 1,
            "req_q": 2,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_ar_arbiter.i_lzc_lower": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_ar_arbiter.i_lzc_upper": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_ar_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_ar_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_aw_arbiter": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 2,
            "idx_o": 1,
            "req_i": 2,
            "req_o": 1,
            "rr_i": 1,
            "rst_ni": 1,
            "NumLevels": 32,
            "gnt_nodes": 1,
            "index_nodes": 1,
            "req_d": 2,
            "req_nodes": 1,
            "rr_q": 1,
            "rr_d": 1,
            "lower_empty": 1,
            "lower_idx": 1,
            "lower_mask": 2,
            "next_idx": 1,
            "upper_empty": 1,
            "upper_idx": 1,
            "upper_mask": 2,
            "lock_d": 1,
            "lock_q": 1,
            "req_q": 2,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_aw_arbiter.i_lzc_lower": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_aw_arbiter.i_lzc_upper": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 1,
            "empty_o": 1,
            "in_i": 2,
            "NumLevels": 32,
            "in_tmp": 2,
            "index_lut": 1,
            "index_nodes": 1,
            "sel_nodes": 2,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_aw_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_aw_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_b_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_b_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_r_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_r_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_w_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 1,
            "data_o": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 1,
            "mem_q": 1,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_w_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_mux.i_w_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_ar_decode": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv",
        "module_name": "addr_decode",
        "signal_width_data": {
            "IdxWidth": 32,
            "NoIndices": 32,
            "NoRules": 32,
            "addr_i": 64,
            "dec_error_o": 1,
            "dec_valid_o": 1,
            "default_idx_i": 4,
            "en_default_idx_i": 1,
            "idx_o": 4,
            "matched_rules": 10,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_aw_decode": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv",
        "module_name": "addr_decode",
        "signal_width_data": {
            "IdxWidth": 32,
            "NoIndices": 32,
            "NoRules": 32,
            "addr_i": 64,
            "dec_error_o": 1,
            "dec_valid_o": 1,
            "default_idx_i": 4,
            "en_default_idx_i": 1,
            "idx_o": 4,
            "matched_rules": 10,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_demux.sv",
        "module_name": "axi_demux",
        "signal_width_data": {
            "AxiIdWidth": 32,
            "AxiLookBits": 32,
            "FallThrough": 1,
            "IdCounterWidth": 32,
            "MaxTrans": 32,
            "NoMstPorts": 32,
            "SelectWidth": 32,
            "SpillAr": 1,
            "SpillAw": 1,
            "SpillB": 1,
            "SpillR": 1,
            "SpillW": 1,
            "UniqueIds": 1,
            "clk_i": 1,
            "rst_ni": 1,
            "slv_ar_select_i": 4,
            "slv_aw_select_i": 4,
            "test_i": 1,
            "ar_id_cnt_full": 1,
            "ar_push": 1,
            "ar_ready": 1,
            "ar_select_occupied": 1,
            "ar_valid": 1,
            "atop_inject": 1,
            "aw_id_cnt_full": 1,
            "aw_push": 1,
            "aw_ready": 1,
            "aw_select_occupied": 1,
            "aw_valid": 1,
            "load_ar_lock": 1,
            "load_aw_lock": 1,
            "lock_ar_valid_d": 1,
            "lock_ar_valid_q": 1,
            "lock_aw_valid_d": 1,
            "lock_aw_valid_q": 1,
            "lookup_ar_select": 4,
            "lookup_aw_select": 4,
            "mst_b_readies": 11,
            "mst_b_valids": 11,
            "mst_r_readies": 11,
            "mst_r_valids": 11,
            "slv_ar_ready": 1,
            "slv_ar_valid": 1,
            "slv_aw_ready": 1,
            "slv_aw_valid": 1,
            "slv_b_ready": 1,
            "slv_b_valid": 1,
            "slv_r_ready": 1,
            "slv_r_valid": 1,
            "slv_w_ready": 1,
            "slv_w_valid": 1,
            "w_fifo_empty": 1,
            "w_fifo_full": 1,
            "w_fifo_pop": 1,
            "w_select": 4
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_ar_id_counter": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_demux.sv",
        "module_name": "axi_demux_id_counters",
        "signal_width_data": {
            "AxiIdBits": 32,
            "CounterWidth": 32,
            "NoCounters": 32,
            "clk_i": 1,
            "cnt_full": 16,
            "full_o": 1,
            "inject_axi_id_i": 4,
            "inject_en": 16,
            "inject_i": 1,
            "lookup_axi_id_i": 4,
            "lookup_mst_select_o": 4,
            "lookup_mst_select_occupied_o": 1,
            "mst_select_q": 4,
            "occupied": 16,
            "pop_axi_id_i": 4,
            "pop_en": 16,
            "pop_i": 1,
            "push_axi_id_i": 4,
            "push_en": 16,
            "push_i": 1,
            "push_mst_select_i": 4,
            "rst_ni": 1,
            "cnt_delta": 1,
            "cnt_down": 1,
            "cnt_en": 1,
            "in_flight": 1,
            "overflow": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_ar_id_counter.i_in_flight_cnt": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv",
        "module_name": "delta_counter",
        "signal_width_data": {
            "STICKY_OVERFLOW": 1,
            "WIDTH": 32,
            "clear_i": 1,
            "clk_i": 1,
            "counter_d": 2,
            "counter_q": 2,
            "d_i": 1,
            "delta_i": 1,
            "down_i": 1,
            "en_i": 1,
            "load_i": 1,
            "overflow_o": 1,
            "q_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_aw_id_counter": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_demux.sv",
        "module_name": "axi_demux_id_counters",
        "signal_width_data": {
            "AxiIdBits": 32,
            "CounterWidth": 32,
            "NoCounters": 32,
            "clk_i": 1,
            "cnt_full": 16,
            "full_o": 1,
            "inject_axi_id_i": 4,
            "inject_en": 16,
            "inject_i": 1,
            "lookup_axi_id_i": 4,
            "lookup_mst_select_o": 4,
            "lookup_mst_select_occupied_o": 1,
            "mst_select_q": 4,
            "occupied": 16,
            "pop_axi_id_i": 4,
            "pop_en": 16,
            "pop_i": 1,
            "push_axi_id_i": 4,
            "push_en": 16,
            "push_i": 1,
            "push_mst_select_i": 4,
            "rst_ni": 1,
            "cnt_delta": 1,
            "cnt_down": 1,
            "cnt_en": 1,
            "in_flight": 1,
            "overflow": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_aw_id_counter.i_in_flight_cnt": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv",
        "module_name": "delta_counter",
        "signal_width_data": {
            "STICKY_OVERFLOW": 1,
            "WIDTH": 32,
            "clear_i": 1,
            "clk_i": 1,
            "counter_d": 2,
            "counter_q": 2,
            "d_i": 1,
            "delta_i": 1,
            "down_i": 1,
            "en_i": 1,
            "load_i": 1,
            "overflow_o": 1,
            "q_o": 1,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_ar_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_ar_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_aw_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_aw_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_b_mux": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 11,
            "idx_o": 4,
            "req_i": 11,
            "req_o": 1,
            "rr_i": 4,
            "rst_ni": 1,
            "NumLevels": 32,
            "gnt_nodes": 15,
            "index_nodes": 4,
            "req_d": 11,
            "req_nodes": 15,
            "rr_q": 4,
            "rr_d": 4,
            "lower_empty": 1,
            "lower_idx": 4,
            "lower_mask": 11,
            "next_idx": 4,
            "upper_empty": 1,
            "upper_idx": 4,
            "upper_mask": 11,
            "lock_d": 1,
            "lock_q": 1,
            "req_q": 11,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_b_mux.i_lzc_lower": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 4,
            "empty_o": 1,
            "in_i": 11,
            "NumLevels": 32,
            "in_tmp": 11,
            "index_lut": 4,
            "index_nodes": 4,
            "sel_nodes": 16,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_b_mux.i_lzc_upper": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 4,
            "empty_o": 1,
            "in_i": 11,
            "NumLevels": 32,
            "in_tmp": 11,
            "index_lut": 4,
            "index_nodes": 4,
            "sel_nodes": 16,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_b_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_b_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_r_mux": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "module_name": "rr_arb_tree",
        "signal_width_data": {
            "AxiVldRdy": 1,
            "DataWidth": 32,
            "ExtPrio": 1,
            "FairArb": 1,
            "IdxWidth": 32,
            "LockIn": 1,
            "NumIn": 32,
            "clk_i": 1,
            "flush_i": 1,
            "gnt_i": 1,
            "gnt_o": 11,
            "idx_o": 4,
            "req_i": 11,
            "req_o": 1,
            "rr_i": 4,
            "rst_ni": 1,
            "NumLevels": 32,
            "gnt_nodes": 15,
            "index_nodes": 4,
            "req_d": 11,
            "req_nodes": 15,
            "rr_q": 4,
            "rr_d": 4,
            "lower_empty": 1,
            "lower_idx": 4,
            "lower_mask": 11,
            "next_idx": 4,
            "upper_empty": 1,
            "upper_idx": 4,
            "upper_mask": 11,
            "lock_d": 1,
            "lock_q": 1,
            "req_q": 11,
            "Idx0": 32,
            "Idx1": 32,
            "sel": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_r_mux.i_lzc_lower": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 4,
            "empty_o": 1,
            "in_i": 11,
            "NumLevels": 32,
            "in_tmp": 11,
            "index_lut": 4,
            "index_nodes": 4,
            "sel_nodes": 16,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_r_mux.i_lzc_upper": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/lzc.sv",
        "module_name": "lzc",
        "signal_width_data": {
            "CNT_WIDTH": 32,
            "MODE": 1,
            "WIDTH": 32,
            "cnt_o": 4,
            "empty_o": 1,
            "in_i": 11,
            "NumLevels": 32,
            "in_tmp": 11,
            "index_lut": 4,
            "index_nodes": 4,
            "sel_nodes": 16,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_r_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_r_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_w_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 4,
            "data_o": 4,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 4,
            "mem_q": 4,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_w_spill_reg": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv",
        "module_name": "spill_register",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_demux.i_w_spill_reg.spill_register_flushable_i": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "module_name": "spill_register_flushable",
        "signal_width_data": {
            "Bypass": 1,
            "clk_i": 1,
            "flush_i": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv",
        "module_name": "axi_err_slv",
        "signal_width_data": {
            "ATOPs": 1,
            "AxiIdWidth": 32,
            "MaxTrans": 32,
            "Resp": 2,
            "RespData": 64,
            "RespWidth": 32,
            "b_fifo_data": 4,
            "b_fifo_empty": 1,
            "b_fifo_full": 1,
            "b_fifo_pop": 1,
            "b_fifo_push": 1,
            "clk_i": 1,
            "r_busy_d": 1,
            "r_busy_load": 1,
            "r_busy_q": 1,
            "r_cnt_clear": 1,
            "r_cnt_en": 1,
            "r_cnt_load": 1,
            "r_current_beat": 8,
            "r_fifo_empty": 1,
            "r_fifo_full": 1,
            "r_fifo_pop": 1,
            "r_fifo_push": 1,
            "rst_ni": 1,
            "test_i": 1,
            "w_fifo_data": 4,
            "w_fifo_empty": 1,
            "w_fifo_full": 1,
            "w_fifo_pop": 1,
            "w_fifo_push": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_atop_filter": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv",
        "module_name": "axi_atop_filter",
        "signal_width_data": {
            "AxiIdWidth": 32,
            "AxiMaxWriteTxns": 32,
            "COUNTER_WIDTH": 32,
            "aw_without_complete_w_downstream": 1,
            "clk_i": 1,
            "complete_w_without_aw_downstream": 1,
            "id_d": 4,
            "id_q": 4,
            "r_beats_d": 8,
            "r_beats_q": 8,
            "r_resp_cmd_pop_ready": 1,
            "r_resp_cmd_pop_valid": 1,
            "r_resp_cmd_push_ready": 1,
            "r_resp_cmd_push_valid": 1,
            "r_state_d": 2,
            "r_state_q": 2,
            "rst_ni": 1,
            "w_state_d": 3,
            "w_state_q": 3
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_atop_filter.r_resp_cmd": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv",
        "module_name": "stream_register",
        "signal_width_data": {
            "clk_i": 1,
            "clr_i": 1,
            "fifo_empty": 1,
            "fifo_full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_atop_filter.r_resp_cmd.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_atop_filter.r_resp_cmd.i_fifo.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_b_fifo": {
        "declaration_path": "/cva6/core/cva6_fifo_v3.sv",
        "module_name": "cva6_fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 4,
            "data_o": 4,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 4,
            "mem_q": 4,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1,
            "STICKY_OVERFLOW": 1,
            "WIDTH": 32,
            "clear_i": 1,
            "d_i": 8,
            "down_i": 1,
            "en_i": 1,
            "load_i": 1,
            "overflow_o": 1,
            "q_o": 8
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_counter": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv",
        "module_name": "delta_counter",
        "signal_width_data": {
            "STICKY_OVERFLOW": 1,
            "WIDTH": 32,
            "clear_i": 1,
            "clk_i": 1,
            "counter_d": 9,
            "counter_q": 9,
            "d_i": 8,
            "delta_i": 8,
            "down_i": 1,
            "en_i": 1,
            "load_i": 1,
            "overflow_o": 1,
            "q_o": 8,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_r_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 2,
            "read_pointer_q": 2,
            "rst_ni": 1,
            "status_cnt_n": 3,
            "status_cnt_q": 3,
            "testmode_i": 1,
            "usage_o": 2,
            "write_pointer_n": 2,
            "write_pointer_q": 2
        }
    },
    "ariane_testharness.i_axi_xbar.i_xbar.i_axi_err_slv.i_w_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 4,
            "data_o": 4,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 4,
            "mem_q": 4,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 2,
            "read_pointer_q": 2,
            "rst_ni": 1,
            "status_cnt_n": 3,
            "status_cnt_q": 3,
            "testmode_i": 1,
            "usage_o": 2,
            "write_pointer_n": 2,
            "write_pointer_q": 2
        }
    },
    "ariane_testharness.i_clint": {
        "declaration_path": "/cva6/corev_apu/clint/clint.sv",
        "module_name": "clint",
        "signal_width_data": {
            "AXI_ADDR_WIDTH": 32,
            "AXI_DATA_WIDTH": 32,
            "AXI_ID_WIDTH": 32,
            "AddrSelWidth": 32,
            "MSIP_BASE": 16,
            "MTIMECMP_BASE": 16,
            "MTIME_BASE": 16,
            "NR_CORES": 32,
            "address": 64,
            "be": 8,
            "clk_i": 1,
            "en": 1,
            "increase_timer": 1,
            "ipi_o": 1,
            "msip_n": 1,
            "msip_q": 1,
            "mtime_n": 64,
            "mtime_q": 64,
            "mtimecmp_n": 64,
            "mtimecmp_q": 64,
            "rdata": 64,
            "register_address": 16,
            "rst_ni": 1,
            "rtc_i": 1,
            "testmode_i": 1,
            "timer_irq_o": 1,
            "wdata": 64,
            "we": 1
        }
    },
    "ariane_testharness.i_clint.i_sync_edge": {
        "declaration_path": "/cva6/corev_apu/clint/clint.sv",
        "module_name": "clint_sync_wedge",
        "signal_width_data": {
            "STAGES": 32,
            "clk_i": 1,
            "f_edge_o": 1,
            "r_edge_o": 1,
            "rst_ni": 1,
            "serial": 1,
            "serial_i": 1,
            "serial_o": 1,
            "serial_q": 1,
            "i": 32
        }
    },
    "ariane_testharness.i_clint.i_sync_edge.i_sync": {
        "declaration_path": "/cva6/corev_apu/clint/clint.sv",
        "module_name": "clint_sync",
        "signal_width_data": {
            "STAGES": 32,
            "clk_i": 1,
            "reg_q": 2,
            "rst_ni": 1,
            "serial_i": 1,
            "serial_o": 1
        }
    },
    "ariane_testharness.i_dm_axi_master": {
        "declaration_path": "/cva6/core/cache_subsystem/axi_adapter.sv",
        "module_name": "axi_adapter",
        "signal_width_data": {
            "ADDR_INDEX": 32,
            "BURST_SIZE": 32,
            "CACHELINE_BYTE_OFFSET": 32,
            "CRITICAL_WORD_FIRST": 1,
            "DATA_WIDTH": 32,
            "MAX_OUTSTANDING_AW": 32,
            "MAX_OUTSTANDING_AW_CNT_WIDTH": 32,
            "addr_i": 32,
            "addr_offset_d": 1,
            "addr_offset_q": 1,
            "amo_d": 4,
            "amo_i": 4,
            "amo_q": 4,
            "any_outstanding_aw": 1,
            "be_i": 8,
            "cache_line_d": 64,
            "cache_line_q": 64,
            "clk_i": 1,
            "cnt_d": 1,
            "cnt_q": 1,
            "critical_word_o": 64,
            "critical_word_valid_o": 1,
            "gnt_o": 1,
            "id_d": 4,
            "id_i": 4,
            "id_o": 4,
            "id_q": 4,
            "index": 1,
            "outstanding_aw_cnt_d": 3,
            "outstanding_aw_cnt_q": 3,
            "rdata_o": 64,
            "req_i": 1,
            "rst_ni": 1,
            "size_d": 2,
            "size_i": 2,
            "size_q": 2,
            "state_d": 4,
            "state_q": 4,
            "type_i": 1,
            "valid_o": 1,
            "wdata_i": 64,
            "we_i": 1
        }
    },
    "ariane_testharness.i_dm_top": {
        "declaration_path": "/cva6/corev_apu/riscv-dbg/src/dm_top.sv",
        "module_name": "dm_top",
        "signal_width_data": {
            "BusWidth": 32,
            "DmBaseAddress": 32,
            "NrHarts": 32,
            "ReadByteEnable": 1,
            "SelectableHarts": 1,
            "clear_resumeack": 1,
            "clk_i": 1,
            "cmd_valid": 1,
            "cmdbusy": 1,
            "cmderror": 3,
            "cmderror_valid": 1,
            "data_csrs_mem": 32,
            "data_mem_csrs": 32,
            "data_valid": 1,
            "debug_req_o": 1,
            "dmactive_o": 1,
            "dmi_req_ready_o": 1,
            "dmi_req_valid_i": 1,
            "dmi_resp_ready_i": 1,
            "dmi_resp_valid_o": 1,
            "dmi_rst_ni": 1,
            "halted": 1,
            "haltreq": 1,
            "hartsel": 20,
            "master_add_o": 64,
            "master_be_o": 8,
            "master_gnt_i": 1,
            "master_r_rdata_i": 64,
            "master_r_valid_i": 1,
            "master_req_o": 1,
            "master_wdata_o": 64,
            "master_we_o": 1,
            "ndmreset_o": 1,
            "progbuf": 32,
            "resumeack": 1,
            "resumereq": 1,
            "rst_ni": 1,
            "sbaccess": 3,
            "sbaddress_csrs_sba": 64,
            "sbaddress_sba_csrs": 64,
            "sbaddress_write_valid": 1,
            "sbautoincrement": 1,
            "sbbusy": 1,
            "sbdata_read": 64,
            "sbdata_read_valid": 1,
            "sbdata_valid": 1,
            "sbdata_write": 64,
            "sbdata_write_valid": 1,
            "sberror": 3,
            "sberror_valid": 1,
            "sbreadonaddr": 1,
            "sbreadondata": 1,
            "slave_addr_i": 64,
            "slave_be_i": 8,
            "slave_rdata_o": 64,
            "slave_req_i": 1,
            "slave_wdata_i": 64,
            "slave_we_i": 1,
            "testmode_i": 1,
            "unavailable_i": 1
        }
    },
    "ariane_testharness.i_dm_top.i_dm_csrs": {
        "declaration_path": "/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv",
        "module_name": "dm_csrs",
        "signal_width_data": {
            "BusWidth": 32,
            "DataEnd": 8,
            "HartSelLen": 32,
            "NrHarts": 32,
            "NrHartsAligned": 32,
            "ProgBufEnd": 8,
            "SelectableHarts": 1,
            "autoexecdata_idx": 4,
            "clear_resumeack_o": 1,
            "clk_i": 1,
            "cmd_valid_d": 1,
            "cmd_valid_o": 1,
            "cmd_valid_q": 1,
            "cmdbusy_i": 1,
            "cmderr_d": 3,
            "cmderr_q": 3,
            "cmderror_i": 3,
            "cmderror_valid_i": 1,
            "data_d": 32,
            "data_i": 32,
            "data_o": 32,
            "data_q": 32,
            "data_valid_i": 1,
            "dm_csr_addr": 8,
            "dmactive_o": 1,
            "dmi_req_ready_o": 1,
            "dmi_req_valid_i": 1,
            "dmi_resp_ready_i": 1,
            "dmi_resp_valid_o": 1,
            "dmi_rst_ni": 1,
            "dtm_op": 2,
            "halted": 32,
            "halted_aligned": 2,
            "halted_flat1": 32,
            "halted_flat2": 32,
            "halted_flat3": 32,
            "halted_i": 1,
            "halted_reshaped0": 32,
            "halted_reshaped1": 32,
            "halted_reshaped2": 32,
            "haltreq_o": 1,
            "haltsum0": 32,
            "haltsum1": 32,
            "haltsum2": 32,
            "haltsum3": 32,
            "hartsel_idx0": 15,
            "hartsel_idx1": 10,
            "hartsel_idx2": 5,
            "hartsel_o": 20,
            "havereset_d": 1,
            "havereset_d_aligned": 2,
            "havereset_q": 1,
            "havereset_q_aligned": 2,
            "ndmreset_o": 1,
            "progbuf_d": 32,
            "progbuf_o": 32,
            "progbuf_q": 32,
            "resp_queue_data": 32,
            "resp_queue_empty": 1,
            "resp_queue_full": 1,
            "resp_queue_pop": 1,
            "resp_queue_push": 1,
            "resumeack_aligned": 2,
            "resumeack_i": 1,
            "resumereq_o": 1,
            "rst_ni": 1,
            "sbaccess_o": 3,
            "sbaddr_d": 64,
            "sbaddr_q": 64,
            "sbaddress_i": 64,
            "sbaddress_o": 64,
            "sbaddress_write_valid_o": 1,
            "sbautoincrement_o": 1,
            "sbbusy_i": 1,
            "sbdata_d": 64,
            "sbdata_i": 64,
            "sbdata_o": 64,
            "sbdata_q": 64,
            "sbdata_read_valid_o": 1,
            "sbdata_valid_i": 1,
            "sbdata_write_valid_o": 1,
            "sberror_i": 3,
            "sberror_valid_i": 1,
            "sbreadonaddr_o": 1,
            "sbreadondata_o": 1,
            "selected_hart": 1,
            "testmode_i": 1,
            "unavailable_aligned": 2,
            "unavailable_i": 1
        }
    },
    "ariane_testharness.i_dm_top.i_dm_csrs.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "data_i": 32,
            "data_o": 32,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1,
            "k": 32
        }
    },
    "ariane_testharness.i_dm_top.i_dm_csrs.i_fifo.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 32,
            "data_o": 32,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 32,
            "mem_q": 32,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_dmi_jtag": {
        "declaration_path": "/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv",
        "module_name": "dmi_jtag",
        "signal_width_data": {
            "IdcodeValue": 32,
            "address_d": 7,
            "address_q": 7,
            "capture_dr": 1,
            "clk_i": 1,
            "data_d": 32,
            "data_q": 32,
            "dmi_access": 1,
            "dmi_req_ready": 1,
            "dmi_req_ready_i": 1,
            "dmi_req_valid": 1,
            "dmi_req_valid_o": 1,
            "dmi_reset": 1,
            "dmi_resp_ready": 1,
            "dmi_resp_ready_o": 1,
            "dmi_resp_valid": 1,
            "dmi_resp_valid_i": 1,
            "dmi_rst_no": 1,
            "dmi_tdi": 1,
            "dmi_tdo": 1,
            "dr_d": 41,
            "dr_q": 41,
            "dtmcs_select": 1,
            "error_d": 2,
            "error_dmi_busy": 1,
            "error_q": 2,
            "rst_ni": 1,
            "shift_dr": 1,
            "state_d": 3,
            "state_q": 3,
            "tck_i": 1,
            "td_i": 1,
            "td_o": 1,
            "tdo_oe_o": 1,
            "test_logic_reset": 1,
            "testmode_i": 1,
            "tms_i": 1,
            "trst_ni": 1,
            "update_dr": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc": {
        "declaration_path": "/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv",
        "module_name": "dmi_cdc",
        "signal_width_data": {
            "clk_i": 1,
            "core_dmi_ready_i": 1,
            "core_dmi_ready_o": 1,
            "core_dmi_valid_i": 1,
            "core_dmi_valid_o": 1,
            "jtag_dmi_ready_i": 1,
            "jtag_dmi_ready_o": 1,
            "jtag_dmi_valid_i": 1,
            "jtag_dmi_valid_o": 1,
            "rst_ni": 1,
            "tck_i": 1,
            "trst_ni": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc.i_cdc_req": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "module_name": "cdc_2phase",
        "signal_width_data": {
            "async_ack": 1,
            "async_req": 1,
            "dst_clk_i": 1,
            "dst_ready_i": 1,
            "dst_rst_ni": 1,
            "dst_valid_o": 1,
            "src_clk_i": 1,
            "src_ready_o": 1,
            "src_rst_ni": 1,
            "src_valid_i": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "module_name": "cdc_2phase_dst",
        "signal_width_data": {
            "ack_dst_q": 1,
            "async_ack_o": 1,
            "async_req_i": 1,
            "clk_i": 1,
            "ready_i": 1,
            "req_dst_q": 1,
            "req_q0": 1,
            "req_q1": 1,
            "rst_ni": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "module_name": "cdc_2phase_src",
        "signal_width_data": {
            "ack_q": 1,
            "ack_src_q": 1,
            "async_ack_i": 1,
            "async_req_o": 1,
            "clk_i": 1,
            "ready_o": 1,
            "req_src_q": 1,
            "rst_ni": 1,
            "valid_i": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc.i_cdc_resp": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "module_name": "cdc_2phase",
        "signal_width_data": {
            "async_ack": 1,
            "async_req": 1,
            "dst_clk_i": 1,
            "dst_ready_i": 1,
            "dst_rst_ni": 1,
            "dst_valid_o": 1,
            "src_clk_i": 1,
            "src_ready_o": 1,
            "src_rst_ni": 1,
            "src_valid_i": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "module_name": "cdc_2phase_dst",
        "signal_width_data": {
            "ack_dst_q": 1,
            "async_ack_o": 1,
            "async_req_i": 1,
            "clk_i": 1,
            "ready_i": 1,
            "req_dst_q": 1,
            "req_q0": 1,
            "req_q1": 1,
            "rst_ni": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "module_name": "cdc_2phase_src",
        "signal_width_data": {
            "ack_q": 1,
            "ack_src_q": 1,
            "async_ack_i": 1,
            "async_req_o": 1,
            "clk_i": 1,
            "ready_o": 1,
            "req_src_q": 1,
            "rst_ni": 1,
            "valid_i": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv",
        "module_name": "axi_err_slv",
        "signal_width_data": {
            "ATOPs": 1,
            "AxiIdWidth": 32,
            "MaxTrans": 32,
            "Resp": 2,
            "RespData": 64,
            "RespWidth": 32,
            "b_fifo_data": 5,
            "b_fifo_empty": 1,
            "b_fifo_full": 1,
            "b_fifo_pop": 1,
            "b_fifo_push": 1,
            "clk_i": 1,
            "r_busy_d": 1,
            "r_busy_load": 1,
            "r_busy_q": 1,
            "r_cnt_clear": 1,
            "r_cnt_en": 1,
            "r_cnt_load": 1,
            "r_current_beat": 8,
            "r_fifo_empty": 1,
            "r_fifo_full": 1,
            "r_fifo_pop": 1,
            "r_fifo_push": 1,
            "rst_ni": 1,
            "test_i": 1,
            "w_fifo_data": 5,
            "w_fifo_empty": 1,
            "w_fifo_full": 1,
            "w_fifo_pop": 1,
            "w_fifo_push": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_atop_filter": {
        "declaration_path": "/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv",
        "module_name": "axi_atop_filter",
        "signal_width_data": {
            "AxiIdWidth": 32,
            "AxiMaxWriteTxns": 32,
            "COUNTER_WIDTH": 32,
            "aw_without_complete_w_downstream": 1,
            "clk_i": 1,
            "complete_w_without_aw_downstream": 1,
            "id_d": 5,
            "id_q": 5,
            "r_beats_d": 8,
            "r_beats_q": 8,
            "r_resp_cmd_pop_ready": 1,
            "r_resp_cmd_pop_valid": 1,
            "r_resp_cmd_push_ready": 1,
            "r_resp_cmd_push_valid": 1,
            "r_state_d": 2,
            "r_state_q": 2,
            "rst_ni": 1,
            "w_state_d": 3,
            "w_state_q": 3
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_atop_filter.r_resp_cmd": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv",
        "module_name": "stream_register",
        "signal_width_data": {
            "clk_i": 1,
            "clr_i": 1,
            "fifo_empty": 1,
            "fifo_full": 1,
            "ready_i": 1,
            "ready_o": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "valid_i": 1,
            "valid_o": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_atop_filter.r_resp_cmd.i_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "module_name": "fifo",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "ALM_EMPTY_TH": 32,
            "ALM_FULL_TH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "alm_empty_o": 1,
            "alm_full_o": 1,
            "clk_i": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "pop_i": 1,
            "push_i": 1,
            "rst_ni": 1,
            "testmode_i": 1,
            "usage": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_atop_filter.r_resp_cmd.i_fifo.i_fifo_v3": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_b_fifo": {
        "declaration_path": "/cva6/core/cva6_fifo_v3.sv",
        "module_name": "cva6_fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 5,
            "data_o": 5,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 5,
            "mem_q": 5,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1,
            "STICKY_OVERFLOW": 1,
            "WIDTH": 32,
            "clear_i": 1,
            "d_i": 8,
            "down_i": 1,
            "en_i": 1,
            "load_i": 1,
            "overflow_o": 1,
            "q_o": 8
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_counter": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv",
        "module_name": "delta_counter",
        "signal_width_data": {
            "STICKY_OVERFLOW": 1,
            "WIDTH": 32,
            "clear_i": 1,
            "clk_i": 1,
            "counter_d": 9,
            "counter_q": 9,
            "d_i": 8,
            "delta_i": 8,
            "down_i": 1,
            "en_i": 1,
            "load_i": 1,
            "overflow_o": 1,
            "q_o": 8,
            "rst_ni": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_r_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_gpio_err_slv.i_w_fifo": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "module_name": "fifo_v3",
        "signal_width_data": {
            "ADDR_DEPTH": 32,
            "DATA_WIDTH": 32,
            "DEPTH": 32,
            "FALL_THROUGH": 1,
            "FifoDepth": 32,
            "clk_i": 1,
            "data_i": 5,
            "data_o": 5,
            "empty_o": 1,
            "flush_i": 1,
            "full_o": 1,
            "gate_clock": 1,
            "mem_n": 5,
            "mem_q": 5,
            "pop_i": 1,
            "push_i": 1,
            "read_pointer_n": 1,
            "read_pointer_q": 1,
            "rst_ni": 1,
            "status_cnt_n": 2,
            "status_cnt_q": 2,
            "testmode_i": 1,
            "usage_o": 1,
            "write_pointer_n": 1,
            "write_pointer_q": 1
        }
    },
    "ariane_testharness.i_rstgen_main": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv",
        "module_name": "rstgen",
        "signal_width_data": {
            "clk_i": 1,
            "init_no": 1,
            "rst_ni": 1,
            "rst_no": 1,
            "test_mode_i": 1
        }
    },
    "ariane_testharness.i_rstgen_main.i_rstgen_bypass": {
        "declaration_path": "/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv",
        "module_name": "rstgen_bypass",
        "signal_width_data": {
            "NumRegs": 32,
            "clk_i": 1,
            "init_no": 1,
            "rst_n": 1,
            "rst_ni": 1,
            "rst_no": 1,
            "rst_test_mode_ni": 1,
            "synch_regs_q": 4,
            "test_mode_i": 1
        }
    },
    "ariane_testharness.i_sram": {
        "declaration_path": "/cva6/common/local/util/sram.sv",
        "module_name": "sram",
        "signal_width_data": {
            "BE_WIDTH_ALIGNED": 32,
            "DATA_WIDTH": 32,
            "DATA_WIDTH_ALIGNED": 32,
            "NUM_WORDS": 32,
            "OUT_REGS": 32,
            "SIM_INIT": 32,
            "USER_EN": 32,
            "USER_WIDTH": 32,
            "USER_WIDTH_ALIGNED": 32,
            "addr_i": 25,
            "be_aligned": 8,
            "be_i": 8,
            "clk_i": 1,
            "rdata_aligned": 64,
            "rdata_o": 64,
            "req_i": 1,
            "rst_ni": 1,
            "ruser_aligned": 64,
            "ruser_o": 32,
            "wdata_aligned": 64,
            "wdata_i": 64,
            "we_i": 1,
            "wuser_aligned": 64,
            "wuser_i": 32
        }
    },
    "ariane_testharness.i_sram.i_tc_sram_wrapper_user": {
        "declaration_path": "/cva6/common/local/util/tc_sram_wrapper.sv",
        "module_name": "tc_sram_wrapper",
        "signal_width_data": {
            "AddrWidth": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 25,
            "be_i": 8,
            "clk_i": 1,
            "rdata_o": 64,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 64,
            "we_i": 1
        }
    },
    "ariane_testharness.i_sram.i_tc_sram_wrapper_user.i_tc_sram": {
        "declaration_path": "/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv",
        "module_name": "tc_sram",
        "signal_width_data": {
            "AddrWidth": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "ImplKey": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 25,
            "be_i": 8,
            "clk_i": 1,
            "r_addr_q": 25,
            "rdata_o": 64,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 64,
            "we_i": 1,
            "i": 32,
            "j": 32
        }
    },
    "ariane_testharness.i_sram.i_tc_sram_wrapper": {
        "declaration_path": "/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv",
        "module_name": "tc_sram_wrapper_cache_techno",
        "signal_width_data": {
            "AddrWidth": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 25,
            "be_i": 8,
            "clk_i": 1,
            "rdata_o": 64,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 64,
            "we_i": 1
        }
    },
    "ariane_testharness.i_sram.i_tc_sram_wrapper.i_tc_sram": {
        "declaration_path": "/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv",
        "module_name": "tc_sram",
        "signal_width_data": {
            "AddrWidth": 32,
            "BeWidth": 32,
            "ByteWidth": 32,
            "DataWidth": 32,
            "ImplKey": 32,
            "Latency": 32,
            "NumPorts": 32,
            "NumWords": 32,
            "PrintSimCfg": 1,
            "SimInit": 32,
            "addr_i": 25,
            "be_i": 8,
            "clk_i": 1,
            "r_addr_q": 25,
            "rdata_o": 64,
            "req_i": 1,
            "rst_ni": 1,
            "wdata_i": 64,
            "we_i": 1,
            "i": 32,
            "j": 32
        }
    }
}