/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_swb_wfe_core_intr2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/4/11 4:33p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Feb  4 12:02:43 2011
 *                 MD5 Checksum         651635341c0017dd0a351cfe3d5e51fe
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/4528/rdb/a0/bchp_swb_wfe_core_intr2_0.h $
 * 
 * Hydra_Software_Devel/1   2/4/11 4:33p ronchan
 * HW4528-2: sync up with local RDB
 *
 ***************************************************************************/

#ifndef BCHP_SWB_WFE_CORE_INTR2_0_H__
#define BCHP_SWB_WFE_CORE_INTR2_0_H__

/***************************************************************************
 *SWB_WFE_CORE_INTR2_0 - Wfe Interrupt In 0 Register Set
 ***************************************************************************/
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS     0x000a0400 /* CPU interrupt Status Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET        0x000a0404 /* CPU interrupt Set Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR      0x000a0408 /* CPU interrupt Clear Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS 0x000a040c /* CPU interrupt Mask Status Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET   0x000a0410 /* CPU interrupt Mask Set Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR 0x000a0414 /* CPU interrupt Mask Clear Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS     0x000a0418 /* PCI interrupt Status Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET        0x000a041c /* PCI interrupt Set Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR      0x000a0420 /* PCI interrupt Clear Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS 0x000a0424 /* PCI interrupt Mask Status Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET   0x000a0428 /* PCI interrupt Mask Set Register */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR 0x000a042c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: CPU_STATUS :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_reserved0_MASK        0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_reserved0_SHIFT       5

/* SWB_WFE_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_REF_INTR_MASK  0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN3_INTR_MASK  0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN2_INTR_MASK  0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN1_INTR_MASK  0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN0_INTR_MASK  0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_STATUS_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: CPU_SET :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_reserved0_MASK           0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_reserved0_SHIFT          5

/* SWB_WFE_CORE_INTR2_0 :: CPU_SET :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_REF_INTR_MASK     0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_REF_INTR_SHIFT    4

/* SWB_WFE_CORE_INTR2_0 :: CPU_SET :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN3_INTR_MASK     0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN3_INTR_SHIFT    3

/* SWB_WFE_CORE_INTR2_0 :: CPU_SET :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN2_INTR_MASK     0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN2_INTR_SHIFT    2

/* SWB_WFE_CORE_INTR2_0 :: CPU_SET :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN1_INTR_MASK     0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN1_INTR_SHIFT    1

/* SWB_WFE_CORE_INTR2_0 :: CPU_SET :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN0_INTR_MASK     0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_SET_CLPDTR_LN0_INTR_SHIFT    0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: CPU_CLEAR :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_reserved0_MASK         0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_reserved0_SHIFT        5

/* SWB_WFE_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_REF_INTR_MASK   0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_REF_INTR_SHIFT  4

/* SWB_WFE_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN3_INTR_MASK   0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN3_INTR_SHIFT  3

/* SWB_WFE_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN2_INTR_MASK   0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN2_INTR_SHIFT  2

/* SWB_WFE_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN1_INTR_MASK   0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN1_INTR_SHIFT  1

/* SWB_WFE_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN0_INTR_MASK   0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_CLEAR_CLPDTR_LN0_INTR_SHIFT  0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_reserved0_MASK   0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT  5

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_REF_INTR_MASK 0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN3_INTR_MASK 0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN2_INTR_MASK 0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN1_INTR_MASK 0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN0_INTR_MASK 0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_reserved0_MASK      0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_reserved0_SHIFT     5

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_REF_INTR_MASK 0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN3_INTR_MASK 0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN2_INTR_MASK 0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN1_INTR_MASK 0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN0_INTR_MASK 0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK    0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT   5

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_REF_INTR_MASK 0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN3_INTR_MASK 0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN2_INTR_MASK 0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN1_INTR_MASK 0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN0_INTR_MASK 0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: PCI_STATUS :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_reserved0_MASK        0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_reserved0_SHIFT       5

/* SWB_WFE_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_REF_INTR_MASK  0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN3_INTR_MASK  0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN2_INTR_MASK  0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN1_INTR_MASK  0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN0_INTR_MASK  0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_STATUS_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: PCI_SET :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_reserved0_MASK           0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_reserved0_SHIFT          5

/* SWB_WFE_CORE_INTR2_0 :: PCI_SET :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_REF_INTR_MASK     0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_REF_INTR_SHIFT    4

/* SWB_WFE_CORE_INTR2_0 :: PCI_SET :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN3_INTR_MASK     0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN3_INTR_SHIFT    3

/* SWB_WFE_CORE_INTR2_0 :: PCI_SET :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN2_INTR_MASK     0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN2_INTR_SHIFT    2

/* SWB_WFE_CORE_INTR2_0 :: PCI_SET :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN1_INTR_MASK     0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN1_INTR_SHIFT    1

/* SWB_WFE_CORE_INTR2_0 :: PCI_SET :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN0_INTR_MASK     0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_SET_CLPDTR_LN0_INTR_SHIFT    0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: PCI_CLEAR :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_reserved0_MASK         0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_reserved0_SHIFT        5

/* SWB_WFE_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_REF_INTR_MASK   0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_REF_INTR_SHIFT  4

/* SWB_WFE_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN3_INTR_MASK   0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN3_INTR_SHIFT  3

/* SWB_WFE_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN2_INTR_MASK   0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN2_INTR_SHIFT  2

/* SWB_WFE_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN1_INTR_MASK   0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN1_INTR_SHIFT  1

/* SWB_WFE_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN0_INTR_MASK   0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_CLEAR_CLPDTR_LN0_INTR_SHIFT  0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_reserved0_MASK   0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT  5

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_REF_INTR_MASK 0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN3_INTR_MASK 0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN2_INTR_MASK 0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN1_INTR_MASK 0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN0_INTR_MASK 0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_reserved0_MASK      0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_reserved0_SHIFT     5

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_REF_INTR_MASK 0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN3_INTR_MASK 0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN2_INTR_MASK 0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN1_INTR_MASK 0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN0_INTR_MASK 0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_LN0_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:05] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK    0xffffffe0
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT   5

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_REF_INTR [04:04] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_REF_INTR_MASK 0x00000010
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_REF_INTR_SHIFT 4

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_LN3_INTR [03:03] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN3_INTR_MASK 0x00000008
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN3_INTR_SHIFT 3

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_LN2_INTR [02:02] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN2_INTR_MASK 0x00000004
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN2_INTR_SHIFT 2

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_LN1_INTR [01:01] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN1_INTR_MASK 0x00000002
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN1_INTR_SHIFT 1

/* SWB_WFE_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_LN0_INTR [00:00] */
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN0_INTR_MASK 0x00000001
#define BCHP_SWB_WFE_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_LN0_INTR_SHIFT 0

#endif /* #ifndef BCHP_SWB_WFE_CORE_INTR2_0_H__ */

/* End of File */
