
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000154  00800200  0000164e  000016e2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000164e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000144  00800354  00800354  00001836  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001836  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002f8  00000000  00000000  00001892  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002c7e  00000000  00000000  00001b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001356  00000000  00000000  00004808  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000180e  00000000  00000000  00005b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007e0  00000000  00000000  0000736c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000934  00000000  00000000  00007b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000179f  00000000  00000000  00008480  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000280  00000000  00000000  00009c1f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	8e c7       	rjmp	.+3868   	; 0xf82 <__vector_25>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	1d c3       	rjmp	.+1594   	; 0x6bc <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e5 c6       	rjmp	.+3530   	; 0xe68 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	a7 c4       	rjmp	.+2382   	; 0xa04 <__vector_45>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	4e c6       	rjmp	.+3228   	; 0xd5a <__vector_47>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	4f 07       	cpc	r20, r31
      e6:	a1 07       	cpc	r26, r17
      e8:	a1 07       	cpc	r26, r17
      ea:	a1 07       	cpc	r26, r17
      ec:	a1 07       	cpc	r26, r17
      ee:	a1 07       	cpc	r26, r17
      f0:	a1 07       	cpc	r26, r17
      f2:	a1 07       	cpc	r26, r17
      f4:	4f 07       	cpc	r20, r31
      f6:	a1 07       	cpc	r26, r17
      f8:	a1 07       	cpc	r26, r17
      fa:	a1 07       	cpc	r26, r17
      fc:	a1 07       	cpc	r26, r17
      fe:	a1 07       	cpc	r26, r17
     100:	a1 07       	cpc	r26, r17
     102:	a1 07       	cpc	r26, r17
     104:	51 07       	cpc	r21, r17
     106:	a1 07       	cpc	r26, r17
     108:	a1 07       	cpc	r26, r17
     10a:	a1 07       	cpc	r26, r17
     10c:	a1 07       	cpc	r26, r17
     10e:	a1 07       	cpc	r26, r17
     110:	a1 07       	cpc	r26, r17
     112:	a1 07       	cpc	r26, r17
     114:	a1 07       	cpc	r26, r17
     116:	a1 07       	cpc	r26, r17
     118:	a1 07       	cpc	r26, r17
     11a:	a1 07       	cpc	r26, r17
     11c:	a1 07       	cpc	r26, r17
     11e:	a1 07       	cpc	r26, r17
     120:	a1 07       	cpc	r26, r17
     122:	a1 07       	cpc	r26, r17
     124:	51 07       	cpc	r21, r17
     126:	a1 07       	cpc	r26, r17
     128:	a1 07       	cpc	r26, r17
     12a:	a1 07       	cpc	r26, r17
     12c:	a1 07       	cpc	r26, r17
     12e:	a1 07       	cpc	r26, r17
     130:	a1 07       	cpc	r26, r17
     132:	a1 07       	cpc	r26, r17
     134:	a1 07       	cpc	r26, r17
     136:	a1 07       	cpc	r26, r17
     138:	a1 07       	cpc	r26, r17
     13a:	a1 07       	cpc	r26, r17
     13c:	a1 07       	cpc	r26, r17
     13e:	a1 07       	cpc	r26, r17
     140:	a1 07       	cpc	r26, r17
     142:	a1 07       	cpc	r26, r17
     144:	9d 07       	cpc	r25, r29
     146:	a1 07       	cpc	r26, r17
     148:	a1 07       	cpc	r26, r17
     14a:	a1 07       	cpc	r26, r17
     14c:	a1 07       	cpc	r26, r17
     14e:	a1 07       	cpc	r26, r17
     150:	a1 07       	cpc	r26, r17
     152:	a1 07       	cpc	r26, r17
     154:	7a 07       	cpc	r23, r26
     156:	a1 07       	cpc	r26, r17
     158:	a1 07       	cpc	r26, r17
     15a:	a1 07       	cpc	r26, r17
     15c:	a1 07       	cpc	r26, r17
     15e:	a1 07       	cpc	r26, r17
     160:	a1 07       	cpc	r26, r17
     162:	a1 07       	cpc	r26, r17
     164:	a1 07       	cpc	r26, r17
     166:	a1 07       	cpc	r26, r17
     168:	a1 07       	cpc	r26, r17
     16a:	a1 07       	cpc	r26, r17
     16c:	a1 07       	cpc	r26, r17
     16e:	a1 07       	cpc	r26, r17
     170:	a1 07       	cpc	r26, r17
     172:	a1 07       	cpc	r26, r17
     174:	6e 07       	cpc	r22, r30
     176:	a1 07       	cpc	r26, r17
     178:	a1 07       	cpc	r26, r17
     17a:	a1 07       	cpc	r26, r17
     17c:	a1 07       	cpc	r26, r17
     17e:	a1 07       	cpc	r26, r17
     180:	a1 07       	cpc	r26, r17
     182:	a1 07       	cpc	r26, r17
     184:	8c 07       	cpc	r24, r28

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e4       	ldi	r30, 0x4E	; 78
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 35       	cpi	r26, 0x54	; 84
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a4 e5       	ldi	r26, 0x54	; 84
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 39       	cpi	r26, 0x98	; 152
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	30 d3       	rcall	.+1632   	; 0x822 <main>
     1c2:	0c 94 25 0b 	jmp	0x164a	; 0x164a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
	for (uint8_t i = 0; i < msg.length; ++i)
	{
		fprintf(&uart_out, "%x ", msg.data[i]);
	}
	fprintf(&uart_out, "\n");
}
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
     1d2:	0b b6       	in	r0, 0x3b	; 59
     1d4:	0f 92       	push	r0
     1d6:	df 92       	push	r13
     1d8:	ef 92       	push	r14
     1da:	ff 92       	push	r15
     1dc:	0f 93       	push	r16
     1de:	1f 93       	push	r17
     1e0:	2f 93       	push	r18
     1e2:	3f 93       	push	r19
     1e4:	4f 93       	push	r20
     1e6:	5f 93       	push	r21
     1e8:	6f 93       	push	r22
     1ea:	7f 93       	push	r23
     1ec:	8f 93       	push	r24
     1ee:	9f 93       	push	r25
     1f0:	af 93       	push	r26
     1f2:	bf 93       	push	r27
     1f4:	ef 93       	push	r30
     1f6:	ff 93       	push	r31
     1f8:	cf 93       	push	r28
     1fa:	df 93       	push	r29
     1fc:	cd b7       	in	r28, 0x3d	; 61
     1fe:	de b7       	in	r29, 0x3e	; 62
     200:	2e 97       	sbiw	r28, 0x0e	; 14
     202:	de bf       	out	0x3e, r29	; 62
     204:	cd bf       	out	0x3d, r28	; 61
     206:	19 82       	std	Y+1, r1	; 0x01
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	8a 83       	std	Y+2, r24	; 0x02
     20c:	80 e9       	ldi	r24, 0x90	; 144
     20e:	8b 83       	std	Y+3, r24	; 0x03
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	8c 83       	std	Y+4, r24	; 0x04
     214:	d0 d2       	rcall	.+1440   	; 0x7b6 <mcp_readstatus>
     216:	81 ff       	sbrs	r24, 1
     218:	08 c0       	rjmp	.+16     	; 0x22a <__vector_3+0x62>
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	89 83       	std	Y+1, r24	; 0x01
     21e:	80 e7       	ldi	r24, 0x70	; 112
     220:	8a 83       	std	Y+2, r24	; 0x02
     222:	84 e9       	ldi	r24, 0x94	; 148
     224:	8b 83       	std	Y+3, r24	; 0x03
     226:	82 e0       	ldi	r24, 0x02	; 2
     228:	8c 83       	std	Y+4, r24	; 0x04
     22a:	fe 01       	movw	r30, r28
     22c:	35 96       	adiw	r30, 0x05	; 5
     22e:	8a e0       	ldi	r24, 0x0A	; 10
     230:	df 01       	movw	r26, r30
     232:	1d 92       	st	X+, r1
     234:	8a 95       	dec	r24
     236:	e9 f7       	brne	.-6      	; 0x232 <__vector_3+0x6a>
     238:	8a 81       	ldd	r24, Y+2	; 0x02
     23a:	85 66       	ori	r24, 0x65	; 101
     23c:	8f d2       	rcall	.+1310   	; 0x75c <mcp_read>
     23e:	8f 70       	andi	r24, 0x0F	; 15
     240:	e8 2e       	mov	r14, r24
     242:	bf d5       	rcall	.+2942   	; 0xdc2 <spi_ss_low>
     244:	8b 81       	ldd	r24, Y+3	; 0x03
     246:	c8 d5       	rcall	.+2960   	; 0xdd8 <spi_transmit>
     248:	80 e0       	ldi	r24, 0x00	; 0
     24a:	c6 d5       	rcall	.+2956   	; 0xdd8 <spi_transmit>
     24c:	d8 2e       	mov	r13, r24
     24e:	bb d5       	rcall	.+2934   	; 0xdc6 <spi_ss_high>
     250:	b8 d5       	rcall	.+2928   	; 0xdc2 <spi_ss_low>
     252:	8b 81       	ldd	r24, Y+3	; 0x03
     254:	82 60       	ori	r24, 0x02	; 2
     256:	c0 d5       	rcall	.+2944   	; 0xdd8 <spi_transmit>
     258:	ee 20       	and	r14, r14
     25a:	61 f0       	breq	.+24     	; 0x274 <__vector_3+0xac>
     25c:	8e 01       	movw	r16, r28
     25e:	09 5f       	subi	r16, 0xF9	; 249
     260:	1f 4f       	sbci	r17, 0xFF	; 255
     262:	f1 2c       	mov	r15, r1
     264:	80 e0       	ldi	r24, 0x00	; 0
     266:	b8 d5       	rcall	.+2928   	; 0xdd8 <spi_transmit>
     268:	f8 01       	movw	r30, r16
     26a:	81 93       	st	Z+, r24
     26c:	8f 01       	movw	r16, r30
     26e:	f3 94       	inc	r15
     270:	fe 10       	cpse	r15, r14
     272:	f8 cf       	rjmp	.-16     	; 0x264 <__vector_3+0x9c>
     274:	a8 d5       	rcall	.+2896   	; 0xdc6 <spi_ss_high>
     276:	89 81       	ldd	r24, Y+1	; 0x01
     278:	e9 81       	ldd	r30, Y+1	; 0x01
     27a:	f0 e0       	ldi	r31, 0x00	; 0
     27c:	ea 5a       	subi	r30, 0xAA	; 170
     27e:	fc 4f       	sbci	r31, 0xFC	; 252
     280:	20 81       	ld	r18, Z
     282:	30 e0       	ldi	r19, 0x00	; 0
     284:	dd 82       	std	Y+5, r13	; 0x05
     286:	ee 82       	std	Y+6, r14	; 0x06
     288:	d9 01       	movw	r26, r18
     28a:	aa 0f       	add	r26, r26
     28c:	bb 1f       	adc	r27, r27
     28e:	22 0f       	add	r18, r18
     290:	33 1f       	adc	r19, r19
     292:	22 0f       	add	r18, r18
     294:	33 1f       	adc	r19, r19
     296:	22 0f       	add	r18, r18
     298:	33 1f       	adc	r19, r19
     29a:	a2 0f       	add	r26, r18
     29c:	b3 1f       	adc	r27, r19
     29e:	f0 e5       	ldi	r31, 0x50	; 80
     2a0:	8f 9f       	mul	r24, r31
     2a2:	a0 0d       	add	r26, r0
     2a4:	b1 1d       	adc	r27, r1
     2a6:	11 24       	eor	r1, r1
     2a8:	a8 5a       	subi	r26, 0xA8	; 168
     2aa:	bc 4f       	sbci	r27, 0xFC	; 252
     2ac:	8a e0       	ldi	r24, 0x0A	; 10
     2ae:	fe 01       	movw	r30, r28
     2b0:	35 96       	adiw	r30, 0x05	; 5
     2b2:	01 90       	ld	r0, Z+
     2b4:	0d 92       	st	X+, r0
     2b6:	8a 95       	dec	r24
     2b8:	e1 f7       	brne	.-8      	; 0x2b2 <__vector_3+0xea>
     2ba:	e9 81       	ldd	r30, Y+1	; 0x01
     2bc:	f0 e0       	ldi	r31, 0x00	; 0
     2be:	a9 81       	ldd	r26, Y+1	; 0x01
     2c0:	b0 e0       	ldi	r27, 0x00	; 0
     2c2:	aa 5a       	subi	r26, 0xAA	; 170
     2c4:	bc 4f       	sbci	r27, 0xFC	; 252
     2c6:	8c 91       	ld	r24, X
     2c8:	90 e0       	ldi	r25, 0x00	; 0
     2ca:	01 96       	adiw	r24, 0x01	; 1
     2cc:	87 70       	andi	r24, 0x07	; 7
     2ce:	90 78       	andi	r25, 0x80	; 128
     2d0:	ea 5a       	subi	r30, 0xAA	; 170
     2d2:	fc 4f       	sbci	r31, 0xFC	; 252
     2d4:	80 83       	st	Z, r24
     2d6:	6c 81       	ldd	r22, Y+4	; 0x04
     2d8:	40 e0       	ldi	r20, 0x00	; 0
     2da:	8c e2       	ldi	r24, 0x2C	; 44
     2dc:	77 d2       	rcall	.+1262   	; 0x7cc <mcp_bitmodify>
     2de:	2e 96       	adiw	r28, 0x0e	; 14
     2e0:	0f b6       	in	r0, 0x3f	; 63
     2e2:	f8 94       	cli
     2e4:	de bf       	out	0x3e, r29	; 62
     2e6:	0f be       	out	0x3f, r0	; 63
     2e8:	cd bf       	out	0x3d, r28	; 61
     2ea:	df 91       	pop	r29
     2ec:	cf 91       	pop	r28
     2ee:	ff 91       	pop	r31
     2f0:	ef 91       	pop	r30
     2f2:	bf 91       	pop	r27
     2f4:	af 91       	pop	r26
     2f6:	9f 91       	pop	r25
     2f8:	8f 91       	pop	r24
     2fa:	7f 91       	pop	r23
     2fc:	6f 91       	pop	r22
     2fe:	5f 91       	pop	r21
     300:	4f 91       	pop	r20
     302:	3f 91       	pop	r19
     304:	2f 91       	pop	r18
     306:	1f 91       	pop	r17
     308:	0f 91       	pop	r16
     30a:	ff 90       	pop	r15
     30c:	ef 90       	pop	r14
     30e:	df 90       	pop	r13
     310:	0f 90       	pop	r0
     312:	0b be       	out	0x3b, r0	; 59
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <can_init>:
     31e:	6a d2       	rcall	.+1236   	; 0x7f4 <mcp_init>
     320:	43 e0       	ldi	r20, 0x03	; 3
     322:	63 e0       	ldi	r22, 0x03	; 3
     324:	8b e2       	ldi	r24, 0x2B	; 43
     326:	52 d2       	rcall	.+1188   	; 0x7cc <mcp_bitmodify>
     328:	ea 9a       	sbi	0x1d, 2	; 29
     32a:	50 98       	cbi	0x0a, 0	; 10
     32c:	08 95       	ret

0000032e <can_send>:
 * Send message on can bus using the specified tx hardware buffer.
 * @param msg Msg to send on bus
 * @param tx_buffer_select Tx buffer to put the message into. 
 */
void can_send(can_msg_t msg, uint8_t tx_buffer_select)
{
     32e:	df 92       	push	r13
     330:	ef 92       	push	r14
     332:	ff 92       	push	r15
     334:	0f 93       	push	r16
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
     340:	2a 97       	sbiw	r28, 0x0a	; 10
     342:	0f b6       	in	r0, 0x3f	; 63
     344:	f8 94       	cli
     346:	de bf       	out	0x3e, r29	; 62
     348:	0f be       	out	0x3f, r0	; 63
     34a:	cd bf       	out	0x3d, r28	; 61
     34c:	09 83       	std	Y+1, r16	; 0x01
     34e:	d1 2e       	mov	r13, r17
     350:	1a 83       	std	Y+2, r17	; 0x02
     352:	2b 83       	std	Y+3, r18	; 0x03
     354:	3c 83       	std	Y+4, r19	; 0x04
     356:	4d 83       	std	Y+5, r20	; 0x05
     358:	5e 83       	std	Y+6, r21	; 0x06
     35a:	6f 83       	std	Y+7, r22	; 0x07
     35c:	78 87       	std	Y+8, r23	; 0x08
     35e:	89 87       	std	Y+9, r24	; 0x09
     360:	9a 87       	std	Y+10, r25	; 0x0a
	*/
	//TODO(rendellc): find out which option (above or below) is best
	// NOTE: Below is 40 bytes more space efficient
	uint8_t MCP_TXBn = MCP_TXB0;
	uint8_t MCP_LOAD_TXn = MCP_LOAD_TX0;
	switch (tx_buffer_select)
     362:	81 e0       	ldi	r24, 0x01	; 1
     364:	e8 16       	cp	r14, r24
     366:	49 f0       	breq	.+18     	; 0x37a <can_send+0x4c>
     368:	e2 e0       	ldi	r30, 0x02	; 2
     36a:	ee 16       	cp	r14, r30
     36c:	19 f0       	breq	.+6      	; 0x374 <can_send+0x46>
							   +  MCP_LOAD_TX2 * (tx_buffer_select==2);
	*/
	//TODO(rendellc): find out which option (above or below) is best
	// NOTE: Below is 40 bytes more space efficient
	uint8_t MCP_TXBn = MCP_TXB0;
	uint8_t MCP_LOAD_TXn = MCP_LOAD_TX0;
     36e:	00 e4       	ldi	r16, 0x40	; 64
							   +  MCP_LOAD_TX1 * (tx_buffer_select==1)
							   +  MCP_LOAD_TX2 * (tx_buffer_select==2);
	*/
	//TODO(rendellc): find out which option (above or below) is best
	// NOTE: Below is 40 bytes more space efficient
	uint8_t MCP_TXBn = MCP_TXB0;
     370:	10 e3       	ldi	r17, 0x30	; 48
     372:	05 c0       	rjmp	.+10     	; 0x37e <can_send+0x50>
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
		break;
		case 2:
		MCP_TXBn = MCP_TXB2;
		MCP_LOAD_TXn = MCP_LOAD_TX2;
     374:	04 e4       	ldi	r16, 0x44	; 68
		case 1:
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
		break;
		case 2:
		MCP_TXBn = MCP_TXB2;
     376:	10 e5       	ldi	r17, 0x50	; 80
		MCP_LOAD_TXn = MCP_LOAD_TX2;
		break;
     378:	02 c0       	rjmp	.+4      	; 0x37e <can_send+0x50>
		MCP_TXBn = MCP_TXB0;
		MCP_LOAD_TXn = MCP_LOAD_TX0;
		break;
		case 1:
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
     37a:	02 e4       	ldi	r16, 0x42	; 66
		case 0:
		MCP_TXBn = MCP_TXB0;
		MCP_LOAD_TXn = MCP_LOAD_TX0;
		break;
		case 1:
		MCP_TXBn = MCP_TXB1;
     37c:	10 e4       	ldi	r17, 0x40	; 64
		break;
	}
	//fprintf(&uart_out, "MCP_TXBn=%x\tMCP_LOAD_TXn=%x\n", MCP_TXBn, MCP_LOAD_TXn);
	
	// set tx length
	mcp_write(MCP_TXBn | MCP_TXBnDLC, msg.length);
     37e:	6d 2d       	mov	r22, r13
     380:	81 2f       	mov	r24, r17
     382:	85 60       	ori	r24, 0x05	; 5
     384:	f9 d1       	rcall	.+1010   	; 0x778 <mcp_write>
	
	// write sid
	mcp_write(MCP_TXBn | MCP_TXBnSIDL, 0x00);		// use only SIDH
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	81 2f       	mov	r24, r17
     38a:	82 60       	ori	r24, 0x02	; 2
     38c:	f5 d1       	rcall	.+1002   	; 0x778 <mcp_write>
	mcp_write(MCP_TXBn | MCP_TXBnSIDH , msg.sid);
     38e:	69 81       	ldd	r22, Y+1	; 0x01
     390:	81 2f       	mov	r24, r17
     392:	81 60       	ori	r24, 0x01	; 1
     394:	f1 d1       	rcall	.+994    	; 0x778 <mcp_write>
	
	// write data
	spi_ss_low();
     396:	15 d5       	rcall	.+2602   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_LOAD_TXn | 0x01); //TODO: add define to explain
     398:	80 2f       	mov	r24, r16
     39a:	81 60       	ori	r24, 0x01	; 1
     39c:	1d d5       	rcall	.+2618   	; 0xdd8 <spi_transmit>
	for (uint8_t i = 0; i < msg.length; ++i)
     39e:	dd 20       	and	r13, r13
     3a0:	59 f0       	breq	.+22     	; 0x3b8 <can_send+0x8a>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0d 5f       	subi	r16, 0xFD	; 253
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	f1 2c       	mov	r15, r1
	{
		spi_transmit(msg.data[i]);
     3aa:	f8 01       	movw	r30, r16
     3ac:	81 91       	ld	r24, Z+
     3ae:	8f 01       	movw	r16, r30
     3b0:	13 d5       	rcall	.+2598   	; 0xdd8 <spi_transmit>
	mcp_write(MCP_TXBn | MCP_TXBnSIDH , msg.sid);
	
	// write data
	spi_ss_low();
	spi_transmit(MCP_LOAD_TXn | 0x01); //TODO: add define to explain
	for (uint8_t i = 0; i < msg.length; ++i)
     3b2:	f3 94       	inc	r15
     3b4:	fd 10       	cpse	r15, r13
     3b6:	f9 cf       	rjmp	.-14     	; 0x3aa <can_send+0x7c>
	{
		spi_transmit(msg.data[i]);
	}
	spi_ss_high();
     3b8:	06 d5       	rcall	.+2572   	; 0xdc6 <spi_ss_high>
	
	mcp_rts(tx_buffer_select);
     3ba:	8e 2d       	mov	r24, r14
     3bc:	ec d1       	rcall	.+984    	; 0x796 <mcp_rts>
	
}
     3be:	2a 96       	adiw	r28, 0x0a	; 10
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	f8 94       	cli
     3c4:	de bf       	out	0x3e, r29	; 62
     3c6:	0f be       	out	0x3f, r0	; 63
     3c8:	cd bf       	out	0x3d, r28	; 61
     3ca:	df 91       	pop	r29
     3cc:	cf 91       	pop	r28
     3ce:	1f 91       	pop	r17
     3d0:	0f 91       	pop	r16
     3d2:	ff 90       	pop	r15
     3d4:	ef 90       	pop	r14
     3d6:	df 90       	pop	r13
     3d8:	08 95       	ret

000003da <can_read_buffer>:
 * @param rx_buffer_select 0 or 1, which buffer too read from. Undefined behaviour for other values.
 * @return return the oldest message in the buffer. If buffer is empty, then returned
 * 		   message will have SID = MSG_INVALID and length=0. 
 */
can_msg_t can_read_buffer(uint8_t rx_buffer_select)
{
     3da:	cf 93       	push	r28
     3dc:	df 93       	push	r29
	const uint8_t n = rx_buffer_select; // not different but just a shorter variable name
	
	can_msg_t msg = {};
     3de:	2a e0       	ldi	r18, 0x0A	; 10
     3e0:	fc 01       	movw	r30, r24
     3e2:	11 92       	st	Z+, r1
     3e4:	2a 95       	dec	r18
     3e6:	e9 f7       	brne	.-6      	; 0x3e2 <can_read_buffer+0x8>
	
	if (rx_head[n] != rx_tail[n])
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	fb 01       	movw	r30, r22
     3ec:	ea 5a       	subi	r30, 0xAA	; 170
     3ee:	fc 4f       	sbci	r31, 0xFC	; 252
     3f0:	30 81       	ld	r19, Z
     3f2:	fb 01       	movw	r30, r22
     3f4:	ec 5a       	subi	r30, 0xAC	; 172
     3f6:	fc 4f       	sbci	r31, 0xFC	; 252
     3f8:	20 81       	ld	r18, Z
     3fa:	32 17       	cp	r19, r18
     3fc:	41 f1       	breq	.+80     	; 0x44e <can_read_buffer+0x74>
	{
		msg = rx_buffer[n][rx_tail[n]];
     3fe:	ef 01       	movw	r28, r30
     400:	20 81       	ld	r18, Z
     402:	30 e0       	ldi	r19, 0x00	; 0
     404:	f9 01       	movw	r30, r18
     406:	ee 0f       	add	r30, r30
     408:	ff 1f       	adc	r31, r31
     40a:	22 0f       	add	r18, r18
     40c:	33 1f       	adc	r19, r19
     40e:	22 0f       	add	r18, r18
     410:	33 1f       	adc	r19, r19
     412:	22 0f       	add	r18, r18
     414:	33 1f       	adc	r19, r19
     416:	e2 0f       	add	r30, r18
     418:	f3 1f       	adc	r31, r19
     41a:	20 e5       	ldi	r18, 0x50	; 80
     41c:	26 9f       	mul	r18, r22
     41e:	a0 01       	movw	r20, r0
     420:	27 9f       	mul	r18, r23
     422:	50 0d       	add	r21, r0
     424:	11 24       	eor	r1, r1
     426:	e4 0f       	add	r30, r20
     428:	f5 1f       	adc	r31, r21
     42a:	e8 5a       	subi	r30, 0xA8	; 168
     42c:	fc 4f       	sbci	r31, 0xFC	; 252
     42e:	2a e0       	ldi	r18, 0x0A	; 10
     430:	dc 01       	movw	r26, r24
     432:	01 90       	ld	r0, Z+
     434:	0d 92       	st	X+, r0
     436:	2a 95       	dec	r18
     438:	e1 f7       	brne	.-8      	; 0x432 <can_read_buffer+0x58>
     43a:	fc 01       	movw	r30, r24
     43c:	40 81       	ld	r20, Z
		rx_tail[n] = (rx_tail[n] + 1)%RX_BUFFER_MAX;
     43e:	28 81       	ld	r18, Y
     440:	30 e0       	ldi	r19, 0x00	; 0
     442:	2f 5f       	subi	r18, 0xFF	; 255
     444:	3f 4f       	sbci	r19, 0xFF	; 255
     446:	27 70       	andi	r18, 0x07	; 7
     448:	30 78       	andi	r19, 0x80	; 128
     44a:	28 83       	st	Y, r18
     44c:	01 c0       	rjmp	.+2      	; 0x450 <can_read_buffer+0x76>
	} else{
		msg.sid = can_INVALID;
     44e:	40 e0       	ldi	r20, 0x00	; 0
	}
		
	return msg;
     450:	fc 01       	movw	r30, r24
     452:	40 83       	st	Z, r20
}
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <dac_init>:
/**
 * Initialize DAC and I2C on PortD pin 0 and 1. 
 */
void dac_init(void){
	
	DDRD |= (1 << PD0 | 1 << PD1); // set up scl, sda as output pins
     45a:	8a b1       	in	r24, 0x0a	; 10
     45c:	83 60       	ori	r24, 0x03	; 3
     45e:	8a b9       	out	0x0a, r24	; 10
	
	
	#ifdef UART_H_
	fprintf(&uart_out, "i2c...dac...");
     460:	23 e0       	ldi	r18, 0x03	; 3
     462:	32 e0       	ldi	r19, 0x02	; 2
     464:	4c e0       	ldi	r20, 0x0C	; 12
     466:	50 e0       	ldi	r21, 0x00	; 0
     468:	61 e0       	ldi	r22, 0x01	; 1
     46a:	70 e0       	ldi	r23, 0x00	; 0
     46c:	81 e1       	ldi	r24, 0x11	; 17
     46e:	92 e0       	ldi	r25, 0x02	; 2
     470:	48 c6       	rjmp	.+3216   	; 0x1102 <fwrite>
     472:	08 95       	ret

00000474 <dac_output>:
}

/**
 * Command DAC to output specified voltage. 
 */
void dac_output(uint8_t voltage){
     474:	cf 93       	push	r28
     476:	df 93       	push	r29
     478:	00 d0       	rcall	.+0      	; 0x47a <dac_output+0x6>
     47a:	cd b7       	in	r28, 0x3d	; 61
     47c:	de b7       	in	r29, 0x3e	; 62
	
	
	
	uint8_t msg[3] = {};
     47e:	19 82       	std	Y+1, r1	; 0x01
     480:	1a 82       	std	Y+2, r1	; 0x02
     482:	1b 82       	std	Y+3, r1	; 0x03
	
	msg[0] = 0b01010000; //
     484:	90 e5       	ldi	r25, 0x50	; 80
     486:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = DAC_CMD_OUTPUT;
	
	// handle overflow / invalid input 
	if (voltage >= 128){
     488:	88 23       	and	r24, r24
     48a:	1c f4       	brge	.+6      	; 0x492 <dac_output+0x1e>
		msg[2] = 255;
     48c:	8f ef       	ldi	r24, 0xFF	; 255
     48e:	8b 83       	std	Y+3, r24	; 0x03
     490:	02 c0       	rjmp	.+4      	; 0x496 <dac_output+0x22>
	} 
	else{
		msg[2] = 2*voltage; // convert range from 0-127 to 0-255 (almost 0-255)	
     492:	88 0f       	add	r24, r24
     494:	8b 83       	std	Y+3, r24	; 0x03

	#ifdef UART_H_
	//fprintf(&uart_out, "voltage out [0-255]: %u\n", msg[2]);
	#endif
	
	TWI_Start_Transceiver_With_Data(msg, 3);
     496:	63 e0       	ldi	r22, 0x03	; 3
     498:	ce 01       	movw	r24, r28
     49a:	01 96       	adiw	r24, 0x01	; 1
     49c:	ad d4       	rcall	.+2394   	; 0xdf8 <TWI_Start_Transceiver_With_Data>
}
     49e:	0f 90       	pop	r0
     4a0:	0f 90       	pop	r0
     4a2:	0f 90       	pop	r0
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	08 95       	ret

000004aa <game_init>:


void game_init(){
	
	// set up interrupt
	TCCR3A |= (1 << COM3A1); //| (1 << FOC3A); // CTC, Top=OCR3A
     4aa:	e0 e9       	ldi	r30, 0x90	; 144
     4ac:	f0 e0       	ldi	r31, 0x00	; 0
     4ae:	80 81       	ld	r24, Z
     4b0:	80 68       	ori	r24, 0x80	; 128
     4b2:	80 83       	st	Z, r24
	
	// prescaler=1024 and OCR3A=128 gives frequency of 60 Hz
	TCCR3B |= (1 << WGM32) | (1 << CS32) | (1 << CS30);
     4b4:	e1 e9       	ldi	r30, 0x91	; 145
     4b6:	f0 e0       	ldi	r31, 0x00	; 0
     4b8:	80 81       	ld	r24, Z
     4ba:	8d 60       	ori	r24, 0x0D	; 13
     4bc:	80 83       	st	Z, r24
	OCR3A = 1000; //128; // 30 Hz
     4be:	88 ee       	ldi	r24, 0xE8	; 232
     4c0:	93 e0       	ldi	r25, 0x03	; 3
     4c2:	90 93 99 00 	sts	0x0099, r25
     4c6:	80 93 98 00 	sts	0x0098, r24
	
	TIMSK3 |= (1 << OCIE3A);
     4ca:	e1 e7       	ldi	r30, 0x71	; 113
     4cc:	f0 e0       	ldi	r31, 0x00	; 0
     4ce:	80 81       	ld	r24, Z
     4d0:	82 60       	ori	r24, 0x02	; 2
     4d2:	80 83       	st	Z, r24
     4d4:	08 95       	ret

000004d6 <game_update_ball_dropped>:
}


void game_update_ball_dropped(){
	// check if ball has been dropped
	uint16_t light_level = ir_read();
     4d6:	27 d1       	rcall	.+590    	; 0x726 <ir_read>
	
    if (!ball_dropped && light_level < BALL_DROPPED_TRESHHOLD){
     4d8:	20 91 fb 03 	lds	r18, 0x03FB
     4dc:	21 11       	cpse	r18, r1
     4de:	0e c0       	rjmp	.+28     	; 0x4fc <game_update_ball_dropped+0x26>
     4e0:	44 97       	sbiw	r24, 0x14	; 20
     4e2:	60 f4       	brcc	.+24     	; 0x4fc <game_update_ball_dropped+0x26>
		fprintf(&uart_out, "ball dropped\n");
     4e4:	23 e0       	ldi	r18, 0x03	; 3
     4e6:	32 e0       	ldi	r19, 0x02	; 2
     4e8:	4d e0       	ldi	r20, 0x0D	; 13
     4ea:	50 e0       	ldi	r21, 0x00	; 0
     4ec:	61 e0       	ldi	r22, 0x01	; 1
     4ee:	70 e0       	ldi	r23, 0x00	; 0
     4f0:	8e e1       	ldi	r24, 0x1E	; 30
     4f2:	92 e0       	ldi	r25, 0x02	; 2
     4f4:	06 d6       	rcall	.+3084   	; 0x1102 <fwrite>
		ball_dropped = TRUE;
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	80 93 fb 03 	sts	0x03FB, r24
     4fc:	08 95       	ret

000004fe <game_tick>:


/** 
 * Run one iteration of game loop. 
 */
void game_tick(){
     4fe:	5f 92       	push	r5
     500:	6f 92       	push	r6
     502:	7f 92       	push	r7
     504:	8f 92       	push	r8
     506:	9f 92       	push	r9
     508:	af 92       	push	r10
     50a:	bf 92       	push	r11
     50c:	cf 92       	push	r12
     50e:	df 92       	push	r13
     510:	ef 92       	push	r14
     512:	ff 92       	push	r15
     514:	0f 93       	push	r16
     516:	1f 93       	push	r17
     518:	cf 93       	push	r28
     51a:	df 93       	push	r29
     51c:	cd b7       	in	r28, 0x3d	; 61
     51e:	de b7       	in	r29, 0x3e	; 62
     520:	64 97       	sbiw	r28, 0x14	; 20
     522:	0f b6       	in	r0, 0x3f	; 63
     524:	f8 94       	cli
     526:	de bf       	out	0x3e, r29	; 62
     528:	0f be       	out	0x3f, r0	; 63
     52a:	cd bf       	out	0x3d, r28	; 61
	
	game_update_ball_dropped();
     52c:	d4 df       	rcall	.-88     	; 0x4d6 <game_update_ball_dropped>
	
	// Handle all messages on the can buffer
	can_msg_t msg = can_read_buffer(0);
     52e:	60 e0       	ldi	r22, 0x00	; 0
     530:	ce 01       	movw	r24, r28
     532:	01 96       	adiw	r24, 0x01	; 1
     534:	52 df       	rcall	.-348    	; 0x3da <can_read_buffer>
     536:	99 81       	ldd	r25, Y+1	; 0x01
     538:	2b 81       	ldd	r18, Y+3	; 0x03
     53a:	1c 81       	ldd	r17, Y+4	; 0x04
     53c:	3d 81       	ldd	r19, Y+5	; 0x05
     53e:	8e 81       	ldd	r24, Y+6	; 0x06
	can_msg_t ack_msg = {0,0,{}};
     540:	fe 01       	movw	r30, r28
     542:	3b 96       	adiw	r30, 0x0b	; 11
     544:	4a e0       	ldi	r20, 0x0A	; 10
     546:	df 01       	movw	r26, r30
     548:	1d 92       	st	X+, r1
     54a:	4a 95       	dec	r20
     54c:	e9 f7       	brne	.-6      	; 0x548 <game_tick+0x4a>
	
	while (msg.sid != can_INVALID){
     54e:	99 23       	and	r25, r25
     550:	09 f4       	brne	.+2      	; 0x554 <game_tick+0x56>
     552:	9e c0       	rjmp	.+316    	; 0x690 <game_tick+0x192>
			default:
				fprintf(&uart_out, "ignored cmd %u\n", msg.data[0]);
			}
		} 
		else {
			fprintf(&uart_out, "non-command received %u\n", msg.sid);
     554:	0f 2e       	mov	r0, r31
     556:	fc e4       	ldi	r31, 0x4C	; 76
     558:	af 2e       	mov	r10, r31
     55a:	f2 e0       	ldi	r31, 0x02	; 2
     55c:	bf 2e       	mov	r11, r31
     55e:	f0 2d       	mov	r31, r0
     560:	0f 2e       	mov	r0, r31
     562:	f3 e0       	ldi	r31, 0x03	; 3
     564:	cf 2e       	mov	r12, r31
     566:	f2 e0       	ldi	r31, 0x02	; 2
     568:	df 2e       	mov	r13, r31
     56a:	f0 2d       	mov	r31, r0
					
				break;
				case game_setting_ALTERNATIVE:
					motor = msg.data[game_setting_alternative_motor];
					fire = msg.data[game_setting_alternative_fire];
					turn = PWM_TURN_MID - (int8_t)(msg.data[game_setting_alternative_turn]-128)*50/128;
     56c:	0f 2e       	mov	r0, r31
     56e:	f2 e3       	ldi	r31, 0x32	; 50
     570:	5f 2e       	mov	r5, r31
     572:	f0 2d       	mov	r31, r0
				}
				
				
			} break;
			default:
				fprintf(&uart_out, "ignored cmd %u\n", msg.data[0]);
     574:	0f 2e       	mov	r0, r31
     576:	fc e3       	ldi	r31, 0x3C	; 60
     578:	8f 2e       	mov	r8, r31
     57a:	f2 e0       	ldi	r31, 0x02	; 2
     57c:	9f 2e       	mov	r9, r31
     57e:	f0 2d       	mov	r31, r0
		if (msg.sid == can_GAME_CMD){
			switch (msg.data[0]){
			case game_cmd_CHECK_BALL_DROP:
				//fprintf(&uart_out, "check ball\n");
				
				ack_msg.sid = can_GAME_DATA;
     580:	0f 2e       	mov	r0, r31
     582:	f3 e0       	ldi	r31, 0x03	; 3
     584:	6f 2e       	mov	r6, r31
     586:	f0 2d       	mov	r31, r0
				ack_msg.data[0] = game_cmd_CHECK_BALL_DROP;
     588:	0f 2e       	mov	r0, r31
     58a:	fa e0       	ldi	r31, 0x0A	; 10
     58c:	7f 2e       	mov	r7, r31
     58e:	f0 2d       	mov	r31, r0
				ack_msg.data[1] = ball_dropped;
				ack_msg.length = 2;
     590:	68 94       	set
     592:	ff 24       	eor	r15, r15
     594:	f1 f8       	bld	r15, 1
	// Handle all messages on the can buffer
	can_msg_t msg = can_read_buffer(0);
	can_msg_t ack_msg = {0,0,{}};
	
	while (msg.sid != can_INVALID){
		if (msg.sid == can_GAME_CMD){
     596:	91 30       	cpi	r25, 0x01	; 1
     598:	09 f0       	breq	.+2      	; 0x59c <game_tick+0x9e>
     59a:	62 c0       	rjmp	.+196    	; 0x660 <game_tick+0x162>
			switch (msg.data[0]){
     59c:	2c 30       	cpi	r18, 0x0C	; 12
     59e:	f1 f0       	breq	.+60     	; 0x5dc <game_tick+0xde>
     5a0:	2f 30       	cpi	r18, 0x0F	; 15
     5a2:	89 f0       	breq	.+34     	; 0x5c6 <game_tick+0xc8>
     5a4:	2a 30       	cpi	r18, 0x0A	; 10
     5a6:	09 f0       	breq	.+2      	; 0x5aa <game_tick+0xac>
     5a8:	4d c0       	rjmp	.+154    	; 0x644 <game_tick+0x146>
			case game_cmd_CHECK_BALL_DROP:
				//fprintf(&uart_out, "check ball\n");
				
				ack_msg.sid = can_GAME_DATA;
				ack_msg.data[0] = game_cmd_CHECK_BALL_DROP;
				ack_msg.data[1] = ball_dropped;
     5aa:	30 91 fb 03 	lds	r19, 0x03FB
				ack_msg.length = 2;
				
				can_send(ack_msg,0);
     5ae:	e1 2c       	mov	r14, r1
     5b0:	06 2d       	mov	r16, r6
     5b2:	1f 2d       	mov	r17, r15
     5b4:	27 2d       	mov	r18, r7
     5b6:	4f 85       	ldd	r20, Y+15	; 0x0f
     5b8:	58 89       	ldd	r21, Y+16	; 0x10
     5ba:	69 89       	ldd	r22, Y+17	; 0x11
     5bc:	7a 89       	ldd	r23, Y+18	; 0x12
     5be:	8b 89       	ldd	r24, Y+19	; 0x13
     5c0:	9c 89       	ldd	r25, Y+20	; 0x14
     5c2:	b5 de       	rcall	.-662    	; 0x32e <can_send>
			
			break;
     5c4:	5a c0       	rjmp	.+180    	; 0x67a <game_tick+0x17c>
			case game_cmd_CHANGE_SETTING:
				fprintf(&uart_out, "change setting\n");
     5c6:	96 01       	movw	r18, r12
     5c8:	4f e0       	ldi	r20, 0x0F	; 15
     5ca:	50 e0       	ldi	r21, 0x00	; 0
     5cc:	61 e0       	ldi	r22, 0x01	; 1
     5ce:	70 e0       	ldi	r23, 0x00	; 0
     5d0:	8c e2       	ldi	r24, 0x2C	; 44
     5d2:	92 e0       	ldi	r25, 0x02	; 2
     5d4:	96 d5       	rcall	.+2860   	; 0x1102 <fwrite>
				game_setting = msg.data[1];
     5d6:	10 93 01 02 	sts	0x0201, r17
			
			break;
     5da:	4f c0       	rjmp	.+158    	; 0x67a <game_tick+0x17c>
				//fprintf(&uart_out, "action %i\n", (int8_t)msg.data[1]);
				static BOOL fire = FALSE;
				static int8_t turn = PWM_TURN_MID;
				static int8_t motor = 0;
				
				switch (game_setting){
     5dc:	90 91 01 02 	lds	r25, 0x0201
     5e0:	94 31       	cpi	r25, 0x14	; 20
     5e2:	19 f0       	breq	.+6      	; 0x5ea <game_tick+0xec>
     5e4:	95 31       	cpi	r25, 0x15	; 21
     5e6:	81 f0       	breq	.+32     	; 0x608 <game_tick+0x10a>
     5e8:	24 c0       	rjmp	.+72     	; 0x632 <game_tick+0x134>
				case game_setting_STANDARD:
					motor = msg.data[game_setting_standard_motor];
     5ea:	80 93 f9 03 	sts	0x03F9, r24
					fire = msg.data[game_setting_standard_fire];
     5ee:	30 93 f8 03 	sts	0x03F8, r19
					turn = PWM_TURN_MID + (int8_t)msg.data[game_setting_standard_turn]/2;
     5f2:	91 2f       	mov	r25, r17
     5f4:	11 23       	and	r17, r17
     5f6:	14 f4       	brge	.+4      	; 0x5fc <game_tick+0xfe>
     5f8:	91 e0       	ldi	r25, 0x01	; 1
     5fa:	91 0f       	add	r25, r17
     5fc:	95 95       	asr	r25
     5fe:	9e 5c       	subi	r25, 0xCE	; 206
     600:	90 93 00 02 	sts	0x0200, r25
					
					//fprintf(&uart_out, "motor %u\n", (uint8_t)motor);
					
					motor_set_position((uint8_t)motor);
     604:	55 d2       	rcall	.+1194   	; 0xab0 <motor_set_position>
					
					
				break;
     606:	15 c0       	rjmp	.+42     	; 0x632 <game_tick+0x134>
				case game_setting_ALTERNATIVE:
					motor = msg.data[game_setting_alternative_motor];
     608:	80 93 f9 03 	sts	0x03F9, r24
					fire = msg.data[game_setting_alternative_fire];
     60c:	30 93 f8 03 	sts	0x03F8, r19
					turn = PWM_TURN_MID - (int8_t)(msg.data[game_setting_alternative_turn]-128)*50/128;
     610:	10 58       	subi	r17, 0x80	; 128
     612:	25 2d       	mov	r18, r5
     614:	12 03       	mulsu	r17, r18
     616:	c0 01       	movw	r24, r0
     618:	11 24       	eor	r1, r1
     61a:	99 23       	and	r25, r25
     61c:	14 f4       	brge	.+4      	; 0x622 <game_tick+0x124>
     61e:	81 58       	subi	r24, 0x81	; 129
     620:	9f 4f       	sbci	r25, 0xFF	; 255
     622:	88 0f       	add	r24, r24
     624:	89 2f       	mov	r24, r25
     626:	88 1f       	adc	r24, r24
     628:	99 0b       	sbc	r25, r25
     62a:	a5 2d       	mov	r26, r5
     62c:	a8 1b       	sub	r26, r24
     62e:	a0 93 00 02 	sts	0x0200, r26
				//fprintf(&uart_out, "%i\t%i\t%u\n", (int8_t)turn, (uint8_t)motor, fire);
				
				//fprintf(&uart_out, "motor: %i\n", motor);
				
				//motor_set_speed(motor);
				pwm_set_duty(turn);
     632:	80 91 00 02 	lds	r24, 0x0200
     636:	80 d3       	rcall	.+1792   	; 0xd38 <pwm_set_duty>
				
				if (fire){
     638:	80 91 f8 03 	lds	r24, 0x03F8
     63c:	88 23       	and	r24, r24
     63e:	e9 f0       	breq	.+58     	; 0x67a <game_tick+0x17c>
					solenoid_trigger();
     640:	b9 d3       	rcall	.+1906   	; 0xdb4 <solenoid_trigger>
     642:	1b c0       	rjmp	.+54     	; 0x67a <game_tick+0x17c>
				}
				
				
			} break;
			default:
				fprintf(&uart_out, "ignored cmd %u\n", msg.data[0]);
     644:	1f 92       	push	r1
     646:	2f 93       	push	r18
     648:	9f 92       	push	r9
     64a:	8f 92       	push	r8
     64c:	df 92       	push	r13
     64e:	cf 92       	push	r12
     650:	17 d5       	rcall	.+2606   	; 0x1080 <fprintf>
     652:	0f 90       	pop	r0
     654:	0f 90       	pop	r0
     656:	0f 90       	pop	r0
     658:	0f 90       	pop	r0
     65a:	0f 90       	pop	r0
     65c:	0f 90       	pop	r0
     65e:	0d c0       	rjmp	.+26     	; 0x67a <game_tick+0x17c>
			}
		} 
		else {
			fprintf(&uart_out, "non-command received %u\n", msg.sid);
     660:	1f 92       	push	r1
     662:	9f 93       	push	r25
     664:	bf 92       	push	r11
     666:	af 92       	push	r10
     668:	df 92       	push	r13
     66a:	cf 92       	push	r12
     66c:	09 d5       	rcall	.+2578   	; 0x1080 <fprintf>
     66e:	0f 90       	pop	r0
     670:	0f 90       	pop	r0
     672:	0f 90       	pop	r0
     674:	0f 90       	pop	r0
     676:	0f 90       	pop	r0
     678:	0f 90       	pop	r0
		}
		
		msg = can_read_buffer(0);
     67a:	60 e0       	ldi	r22, 0x00	; 0
     67c:	ce 01       	movw	r24, r28
     67e:	01 96       	adiw	r24, 0x01	; 1
     680:	ac de       	rcall	.-680    	; 0x3da <can_read_buffer>
     682:	99 81       	ldd	r25, Y+1	; 0x01
     684:	2b 81       	ldd	r18, Y+3	; 0x03
     686:	1c 81       	ldd	r17, Y+4	; 0x04
     688:	3d 81       	ldd	r19, Y+5	; 0x05
     68a:	8e 81       	ldd	r24, Y+6	; 0x06
	
	// Handle all messages on the can buffer
	can_msg_t msg = can_read_buffer(0);
	can_msg_t ack_msg = {0,0,{}};
	
	while (msg.sid != can_INVALID){
     68c:	91 11       	cpse	r25, r1
     68e:	83 cf       	rjmp	.-250    	; 0x596 <game_tick+0x98>
			fprintf(&uart_out, "non-command received %u\n", msg.sid);
		}
		
		msg = can_read_buffer(0);
	}
}
     690:	64 96       	adiw	r28, 0x14	; 20
     692:	0f b6       	in	r0, 0x3f	; 63
     694:	f8 94       	cli
     696:	de bf       	out	0x3e, r29	; 62
     698:	0f be       	out	0x3f, r0	; 63
     69a:	cd bf       	out	0x3d, r28	; 61
     69c:	df 91       	pop	r29
     69e:	cf 91       	pop	r28
     6a0:	1f 91       	pop	r17
     6a2:	0f 91       	pop	r16
     6a4:	ff 90       	pop	r15
     6a6:	ef 90       	pop	r14
     6a8:	df 90       	pop	r13
     6aa:	cf 90       	pop	r12
     6ac:	bf 90       	pop	r11
     6ae:	af 90       	pop	r10
     6b0:	9f 90       	pop	r9
     6b2:	8f 90       	pop	r8
     6b4:	7f 90       	pop	r7
     6b6:	6f 90       	pop	r6
     6b8:	5f 90       	pop	r5
     6ba:	08 95       	ret

000006bc <__vector_32>:
/// Declare reset acknowledgment message, initialized in init
static const can_msg_t msg_reset_ack = {can_GAME_INFO, 2, {game_cmd_SLAVE_ACK, game_cmd_RESET_GAME}};
static const can_msg_t msg_start_ack = {can_GAME_INFO, 2, {game_cmd_SLAVE_ACK, game_cmd_RESET_GAME}};

static uint8_t interrupt_counter = 0;
ISR(TIMER3_COMPA_vect){
     6bc:	1f 92       	push	r1
     6be:	0f 92       	push	r0
     6c0:	0f b6       	in	r0, 0x3f	; 63
     6c2:	0f 92       	push	r0
     6c4:	11 24       	eor	r1, r1
     6c6:	0b b6       	in	r0, 0x3b	; 59
     6c8:	0f 92       	push	r0
     6ca:	2f 93       	push	r18
     6cc:	3f 93       	push	r19
     6ce:	4f 93       	push	r20
     6d0:	5f 93       	push	r21
     6d2:	6f 93       	push	r22
     6d4:	7f 93       	push	r23
     6d6:	8f 93       	push	r24
     6d8:	9f 93       	push	r25
     6da:	af 93       	push	r26
     6dc:	bf 93       	push	r27
     6de:	ef 93       	push	r30
     6e0:	ff 93       	push	r31
	if (!++interrupt_counter){
     6e2:	80 91 fa 03 	lds	r24, 0x03FA
     6e6:	8f 5f       	subi	r24, 0xFF	; 255
     6e8:	80 93 fa 03 	sts	0x03FA, r24
		//fprintf(&uart_out, ".");
	}
	
	game_tick();
     6ec:	08 df       	rcall	.-496    	; 0x4fe <game_tick>

}
     6ee:	ff 91       	pop	r31
     6f0:	ef 91       	pop	r30
     6f2:	bf 91       	pop	r27
     6f4:	af 91       	pop	r26
     6f6:	9f 91       	pop	r25
     6f8:	8f 91       	pop	r24
     6fa:	7f 91       	pop	r23
     6fc:	6f 91       	pop	r22
     6fe:	5f 91       	pop	r21
     700:	4f 91       	pop	r20
     702:	3f 91       	pop	r19
     704:	2f 91       	pop	r18
     706:	0f 90       	pop	r0
     708:	0b be       	out	0x3b, r0	; 59
     70a:	0f 90       	pop	r0
     70c:	0f be       	out	0x3f, r0	; 63
     70e:	0f 90       	pop	r0
     710:	1f 90       	pop	r1
     712:	18 95       	reti

00000714 <ir_init>:

// make separate adc module?
void ir_init(void)
{
	
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2); 
     714:	ea e7       	ldi	r30, 0x7A	; 122
     716:	f0 e0       	ldi	r31, 0x00	; 0
     718:	80 81       	ld	r24, Z
     71a:	87 60       	ori	r24, 0x07	; 7
     71c:	80 83       	st	Z, r24
	
	//DIDR0 |= (1 << ADC0D); // disable digital input on adc pin
	
	ADCSRA |= (1 << ADEN);
     71e:	80 81       	ld	r24, Z
     720:	80 68       	ori	r24, 0x80	; 128
     722:	80 83       	st	Z, r24
     724:	08 95       	ret

00000726 <ir_read>:
}

uint16_t ir_read(void)
{
	//ADMUX &= ~(1 << REFS1); // vref=1.1V internal
	ADMUX |= (1 << REFS1);
     726:	ec e7       	ldi	r30, 0x7C	; 124
     728:	f0 e0       	ldi	r31, 0x00	; 0
     72a:	80 81       	ld	r24, Z
     72c:	80 68       	ori	r24, 0x80	; 128
     72e:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     730:	ea e7       	ldi	r30, 0x7A	; 122
     732:	f0 e0       	ldi	r31, 0x00	; 0
     734:	80 81       	ld	r24, Z
     736:	80 64       	ori	r24, 0x40	; 64
     738:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     73a:	80 81       	ld	r24, Z
     73c:	86 fd       	sbrc	r24, 6
     73e:	fd cf       	rjmp	.-6      	; 0x73a <ir_read+0x14>
	
	return ADC;
     740:	80 91 78 00 	lds	r24, 0x0078
     744:	90 91 79 00 	lds	r25, 0x0079
     748:	08 95       	ret

0000074a <mcp_reset>:



void mcp_reset()
{
	spi_ss_low();
     74a:	3b d3       	rcall	.+1654   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_RESET);
     74c:	80 ec       	ldi	r24, 0xC0	; 192
     74e:	44 d3       	rcall	.+1672   	; 0xdd8 <spi_transmit>
	spi_ss_high();
     750:	3a d3       	rcall	.+1652   	; 0xdc6 <spi_ss_high>
	
	for (uint8_t _ = 0; _ < 128; ++_);	// Wait for 128 cycles
     752:	80 e0       	ldi	r24, 0x00	; 0
     754:	8f 5f       	subi	r24, 0xFF	; 255
     756:	80 38       	cpi	r24, 0x80	; 128
     758:	e9 f7       	brne	.-6      	; 0x754 <mcp_reset+0xa>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RESET\n");
	#endif // MCP_DEBUG
}
     75a:	08 95       	ret

0000075c <mcp_read>:

uint8_t mcp_read(uint8_t adr)
{
     75c:	cf 93       	push	r28
     75e:	c8 2f       	mov	r28, r24
	spi_ss_low();
     760:	30 d3       	rcall	.+1632   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_READ);
     762:	83 e0       	ldi	r24, 0x03	; 3
     764:	39 d3       	rcall	.+1650   	; 0xdd8 <spi_transmit>
	spi_transmit(adr);
     766:	8c 2f       	mov	r24, r28
     768:	37 d3       	rcall	.+1646   	; 0xdd8 <spi_transmit>
	uint8_t read = spi_transmit(0);
     76a:	80 e0       	ldi	r24, 0x00	; 0
     76c:	35 d3       	rcall	.+1642   	; 0xdd8 <spi_transmit>
     76e:	c8 2f       	mov	r28, r24
	spi_ss_high();
     770:	2a d3       	rcall	.+1620   	; 0xdc6 <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ %x %x\n", adr, read);
	#endif // MCP_DEBUG
	
	return read;
}
     772:	8c 2f       	mov	r24, r28
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <mcp_write>:
	return data;
}


void mcp_write(uint8_t adr, uint8_t data)
{
     778:	cf 93       	push	r28
     77a:	df 93       	push	r29
     77c:	d8 2f       	mov	r29, r24
     77e:	c6 2f       	mov	r28, r22
	spi_ss_low();
     780:	20 d3       	rcall	.+1600   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_WRITE);
     782:	82 e0       	ldi	r24, 0x02	; 2
     784:	29 d3       	rcall	.+1618   	; 0xdd8 <spi_transmit>
	spi_transmit(adr);
     786:	8d 2f       	mov	r24, r29
     788:	27 d3       	rcall	.+1614   	; 0xdd8 <spi_transmit>
	spi_transmit(data);
     78a:	8c 2f       	mov	r24, r28
     78c:	25 d3       	rcall	.+1610   	; 0xdd8 <spi_transmit>
	spi_ss_high();
     78e:	1b d3       	rcall	.+1590   	; 0xdc6 <spi_ss_high>
	
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_WRITE\t%x\t%i\n", adr, data);
	#endif // MCP_DEBUG
}
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <mcp_rts>:

void mcp_rts(uint8_t tx_buffer_select)
{
     796:	cf 93       	push	r28
     798:	c8 2f       	mov	r28, r24
	spi_ss_low();
     79a:	13 d3       	rcall	.+1574   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_RTS | (1<<tx_buffer_select));
     79c:	21 e0       	ldi	r18, 0x01	; 1
     79e:	30 e0       	ldi	r19, 0x00	; 0
     7a0:	c9 01       	movw	r24, r18
     7a2:	02 c0       	rjmp	.+4      	; 0x7a8 <mcp_rts+0x12>
     7a4:	88 0f       	add	r24, r24
     7a6:	99 1f       	adc	r25, r25
     7a8:	ca 95       	dec	r28
     7aa:	e2 f7       	brpl	.-8      	; 0x7a4 <mcp_rts+0xe>
     7ac:	80 68       	ori	r24, 0x80	; 128
     7ae:	14 d3       	rcall	.+1576   	; 0xdd8 <spi_transmit>
	spi_ss_high();
     7b0:	0a d3       	rcall	.+1556   	; 0xdc6 <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RTS\t%i\n", tx_buffer);
	#endif // MCP_DEBUG
}
     7b2:	cf 91       	pop	r28
     7b4:	08 95       	ret

000007b6 <mcp_readstatus>:

uint8_t mcp_readstatus()
{
     7b6:	cf 93       	push	r28
	spi_ss_low();
     7b8:	04 d3       	rcall	.+1544   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_READ_STATUS);
     7ba:	80 ea       	ldi	r24, 0xA0	; 160
     7bc:	0d d3       	rcall	.+1562   	; 0xdd8 <spi_transmit>
	uint8_t status = spi_transmit(0);
     7be:	80 e0       	ldi	r24, 0x00	; 0
     7c0:	0b d3       	rcall	.+1558   	; 0xdd8 <spi_transmit>
     7c2:	c8 2f       	mov	r28, r24
	spi_ss_high();
     7c4:	00 d3       	rcall	.+1536   	; 0xdc6 <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ_STATUS\t%x\n", status);
	#endif // MCP_DEBUG
	
	return status;
}
     7c6:	8c 2f       	mov	r24, r28
     7c8:	cf 91       	pop	r28
     7ca:	08 95       	ret

000007cc <mcp_bitmodify>:

void mcp_bitmodify(uint8_t adr, uint8_t mask, uint8_t data)
{
     7cc:	1f 93       	push	r17
     7ce:	cf 93       	push	r28
     7d0:	df 93       	push	r29
     7d2:	18 2f       	mov	r17, r24
     7d4:	d6 2f       	mov	r29, r22
     7d6:	c4 2f       	mov	r28, r20
	spi_ss_low();
     7d8:	f4 d2       	rcall	.+1512   	; 0xdc2 <spi_ss_low>
	spi_transmit(MCP_BITMOD);
     7da:	85 e0       	ldi	r24, 0x05	; 5
     7dc:	fd d2       	rcall	.+1530   	; 0xdd8 <spi_transmit>
	spi_transmit(adr);
     7de:	81 2f       	mov	r24, r17
     7e0:	fb d2       	rcall	.+1526   	; 0xdd8 <spi_transmit>
	spi_transmit(mask);
     7e2:	8d 2f       	mov	r24, r29
     7e4:	f9 d2       	rcall	.+1522   	; 0xdd8 <spi_transmit>
	spi_transmit(data);
     7e6:	8c 2f       	mov	r24, r28
     7e8:	f7 d2       	rcall	.+1518   	; 0xdd8 <spi_transmit>
	spi_ss_high();
     7ea:	ed d2       	rcall	.+1498   	; 0xdc6 <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_BITMOD\t%x\t%x\t%x\n", adr, mask, data);
	#endif // MCP_DEBUG
}
     7ec:	df 91       	pop	r29
     7ee:	cf 91       	pop	r28
     7f0:	1f 91       	pop	r17
     7f2:	08 95       	ret

000007f4 <mcp_init>:
#define MCP_LOOPBACK_INIT


void mcp_init()
{
	mcp_reset();
     7f4:	aa df       	rcall	.-172    	; 0x74a <mcp_reset>
	const uint8_t BRP		= 1;	// TQ = 2*Tosc*(BRP+1)  = 250 ns
	const uint8_t PrSeg		= 1;	// tPropSeg = (PrSeg + 1)
	const uint8_t PhSeg1	= 2;	// tPS1 = (PhSeg1 + 1)*TQ
	const uint8_t PhSeg2	= 2;	// tPS2 = (PhSeg2 + 1)*TQ
	
	mcp_write(MCP_CNF1, BRP);
     7f6:	61 e0       	ldi	r22, 0x01	; 1
     7f8:	8a e2       	ldi	r24, 0x2A	; 42
     7fa:	be df       	rcall	.-132    	; 0x778 <mcp_write>
	mcp_write(MCP_CNF2, PrSeg | (PhSeg1 << 3));
     7fc:	61 e1       	ldi	r22, 0x11	; 17
     7fe:	89 e2       	ldi	r24, 0x29	; 41
     800:	bb df       	rcall	.-138    	; 0x778 <mcp_write>
	mcp_write(MCP_CNF3, PhSeg2);
     802:	62 e0       	ldi	r22, 0x02	; 2
     804:	88 e2       	ldi	r24, 0x28	; 40
     806:	b8 df       	rcall	.-144    	; 0x778 <mcp_write>


	// Setup Rx registers
	//mcp_write(MCP_RXM0SIDH, 0);
	//mcp_write(MCP_RXM0SIDL, 0);
	mcp_bitmodify(MCP_RXB0CTRL, 0x60, 0x60);
     808:	40 e6       	ldi	r20, 0x60	; 96
     80a:	60 e6       	ldi	r22, 0x60	; 96
     80c:	80 e6       	ldi	r24, 0x60	; 96
     80e:	de df       	rcall	.-68     	; 0x7cc <mcp_bitmodify>
	mcp_bitmodify(MCP_RXB1CTRL, 0x60, 0x60);	
     810:	40 e6       	ldi	r20, 0x60	; 96
     812:	60 e6       	ldi	r22, 0x60	; 96
     814:	80 e7       	ldi	r24, 0x70	; 112
     816:	da df       	rcall	.-76     	; 0x7cc <mcp_bitmodify>
	
	// normal mode
	mcp_bitmodify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     818:	40 e0       	ldi	r20, 0x00	; 0
     81a:	60 ee       	ldi	r22, 0xE0	; 224
     81c:	8f e0       	ldi	r24, 0x0F	; 15
     81e:	d6 cf       	rjmp	.-84     	; 0x7cc <mcp_bitmodify>
     820:	08 95       	ret

00000822 <main>:
#include "game_slave.h"
#include "solenoid.h"

int main(void)
{
	cli();
     822:	f8 94       	cli
	uart_init();
     824:	f8 d3       	rcall	.+2032   	; 0x1016 <uart_init>
	fprintf(&uart_out, "\nuart initialized\n");
     826:	23 e0       	ldi	r18, 0x03	; 3
     828:	32 e0       	ldi	r19, 0x02	; 2
     82a:	42 e1       	ldi	r20, 0x12	; 18
     82c:	50 e0       	ldi	r21, 0x00	; 0
     82e:	61 e0       	ldi	r22, 0x01	; 1
     830:	70 e0       	ldi	r23, 0x00	; 0
     832:	85 e6       	ldi	r24, 0x65	; 101
     834:	92 e0       	ldi	r25, 0x02	; 2
     836:	65 d4       	rcall	.+2250   	; 0x1102 <fwrite>
	fprintf(&uart_out, "can init starting...");
     838:	23 e0       	ldi	r18, 0x03	; 3
     83a:	32 e0       	ldi	r19, 0x02	; 2
     83c:	44 e1       	ldi	r20, 0x14	; 20
     83e:	50 e0       	ldi	r21, 0x00	; 0
     840:	61 e0       	ldi	r22, 0x01	; 1
     842:	70 e0       	ldi	r23, 0x00	; 0
     844:	88 e7       	ldi	r24, 0x78	; 120
     846:	92 e0       	ldi	r25, 0x02	; 2
     848:	5c d4       	rcall	.+2232   	; 0x1102 <fwrite>
	spi_init();
     84a:	bf d2       	rcall	.+1406   	; 0xdca <spi_init>
	can_init();
     84c:	68 dd       	rcall	.-1328   	; 0x31e <can_init>
	fprintf(&uart_out, "done\n");
     84e:	23 e0       	ldi	r18, 0x03	; 3
     850:	32 e0       	ldi	r19, 0x02	; 2
     852:	45 e0       	ldi	r20, 0x05	; 5
     854:	50 e0       	ldi	r21, 0x00	; 0
     856:	61 e0       	ldi	r22, 0x01	; 1
     858:	70 e0       	ldi	r23, 0x00	; 0
     85a:	85 ea       	ldi	r24, 0xA5	; 165
     85c:	92 e0       	ldi	r25, 0x02	; 2
     85e:	51 d4       	rcall	.+2210   	; 0x1102 <fwrite>
	fprintf(&uart_out, "pwm init starting...");
     860:	23 e0       	ldi	r18, 0x03	; 3
     862:	32 e0       	ldi	r19, 0x02	; 2
     864:	44 e1       	ldi	r20, 0x14	; 20
     866:	50 e0       	ldi	r21, 0x00	; 0
     868:	61 e0       	ldi	r22, 0x01	; 1
     86a:	70 e0       	ldi	r23, 0x00	; 0
     86c:	8d e8       	ldi	r24, 0x8D	; 141
     86e:	92 e0       	ldi	r25, 0x02	; 2
     870:	48 d4       	rcall	.+2192   	; 0x1102 <fwrite>
	pwm_init();
     872:	47 d2       	rcall	.+1166   	; 0xd02 <pwm_init>
	fprintf(&uart_out, "...done\n");
     874:	23 e0       	ldi	r18, 0x03	; 3
     876:	32 e0       	ldi	r19, 0x02	; 2
     878:	48 e0       	ldi	r20, 0x08	; 8
     87a:	50 e0       	ldi	r21, 0x00	; 0
     87c:	61 e0       	ldi	r22, 0x01	; 1
     87e:	70 e0       	ldi	r23, 0x00	; 0
     880:	82 ea       	ldi	r24, 0xA2	; 162
     882:	92 e0       	ldi	r25, 0x02	; 2
     884:	3e d4       	rcall	.+2172   	; 0x1102 <fwrite>
	fprintf(&uart_out, "ir init starting...");
     886:	23 e0       	ldi	r18, 0x03	; 3
     888:	32 e0       	ldi	r19, 0x02	; 2
     88a:	43 e1       	ldi	r20, 0x13	; 19
     88c:	50 e0       	ldi	r21, 0x00	; 0
     88e:	61 e0       	ldi	r22, 0x01	; 1
     890:	70 e0       	ldi	r23, 0x00	; 0
     892:	8b ea       	ldi	r24, 0xAB	; 171
     894:	92 e0       	ldi	r25, 0x02	; 2
     896:	35 d4       	rcall	.+2154   	; 0x1102 <fwrite>
	ir_init();
     898:	3d df       	rcall	.-390    	; 0x714 <ir_init>
	fprintf(&uart_out, "done\n");
     89a:	23 e0       	ldi	r18, 0x03	; 3
     89c:	32 e0       	ldi	r19, 0x02	; 2
     89e:	45 e0       	ldi	r20, 0x05	; 5
     8a0:	50 e0       	ldi	r21, 0x00	; 0
     8a2:	61 e0       	ldi	r22, 0x01	; 1
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	85 ea       	ldi	r24, 0xA5	; 165
     8a8:	92 e0       	ldi	r25, 0x02	; 2
     8aa:	2b d4       	rcall	.+2134   	; 0x1102 <fwrite>
	
	TWI_Master_Initialise();
     8ac:	9b d2       	rcall	.+1334   	; 0xde4 <TWI_Master_Initialise>
	
	dac_init();
     8ae:	d5 dd       	rcall	.-1110   	; 0x45a <dac_init>
	
	
	fprintf(&uart_out, "motor init starting...");
     8b0:	23 e0       	ldi	r18, 0x03	; 3
     8b2:	32 e0       	ldi	r19, 0x02	; 2
     8b4:	46 e1       	ldi	r20, 0x16	; 22
     8b6:	50 e0       	ldi	r21, 0x00	; 0
     8b8:	61 e0       	ldi	r22, 0x01	; 1
     8ba:	70 e0       	ldi	r23, 0x00	; 0
     8bc:	8f eb       	ldi	r24, 0xBF	; 191
     8be:	92 e0       	ldi	r25, 0x02	; 2
     8c0:	20 d4       	rcall	.+2112   	; 0x1102 <fwrite>
	motor_init();
     8c2:	76 d0       	rcall	.+236    	; 0x9b0 <motor_init>
	fprintf(&uart_out, "done\n");
     8c4:	23 e0       	ldi	r18, 0x03	; 3
     8c6:	32 e0       	ldi	r19, 0x02	; 2
     8c8:	45 e0       	ldi	r20, 0x05	; 5
     8ca:	50 e0       	ldi	r21, 0x00	; 0
     8cc:	61 e0       	ldi	r22, 0x01	; 1
     8ce:	70 e0       	ldi	r23, 0x00	; 0
     8d0:	85 ea       	ldi	r24, 0xA5	; 165
     8d2:	92 e0       	ldi	r25, 0x02	; 2
     8d4:	16 d4       	rcall	.+2092   	; 0x1102 <fwrite>
	fprintf(&uart_out, "solenoid init starting...");
     8d6:	23 e0       	ldi	r18, 0x03	; 3
     8d8:	32 e0       	ldi	r19, 0x02	; 2
     8da:	49 e1       	ldi	r20, 0x19	; 25
     8dc:	50 e0       	ldi	r21, 0x00	; 0
     8de:	61 e0       	ldi	r22, 0x01	; 1
     8e0:	70 e0       	ldi	r23, 0x00	; 0
     8e2:	86 ed       	ldi	r24, 0xD6	; 214
     8e4:	92 e0       	ldi	r25, 0x02	; 2
     8e6:	0d d4       	rcall	.+2074   	; 0x1102 <fwrite>
	solenoid_init();
     8e8:	52 d2       	rcall	.+1188   	; 0xd8e <solenoid_init>
	fprintf(&uart_out, "done\n");
     8ea:	23 e0       	ldi	r18, 0x03	; 3
     8ec:	32 e0       	ldi	r19, 0x02	; 2
     8ee:	45 e0       	ldi	r20, 0x05	; 5
     8f0:	50 e0       	ldi	r21, 0x00	; 0
     8f2:	61 e0       	ldi	r22, 0x01	; 1
     8f4:	70 e0       	ldi	r23, 0x00	; 0
     8f6:	85 ea       	ldi	r24, 0xA5	; 165
     8f8:	92 e0       	ldi	r25, 0x02	; 2
     8fa:	03 d4       	rcall	.+2054   	; 0x1102 <fwrite>
	fprintf(&uart_out, "game init starting...");
     8fc:	23 e0       	ldi	r18, 0x03	; 3
     8fe:	32 e0       	ldi	r19, 0x02	; 2
     900:	45 e1       	ldi	r20, 0x15	; 21
     902:	50 e0       	ldi	r21, 0x00	; 0
     904:	61 e0       	ldi	r22, 0x01	; 1
     906:	70 e0       	ldi	r23, 0x00	; 0
     908:	80 ef       	ldi	r24, 0xF0	; 240
     90a:	92 e0       	ldi	r25, 0x02	; 2
     90c:	fa d3       	rcall	.+2036   	; 0x1102 <fwrite>
	game_init();
     90e:	cd dd       	rcall	.-1126   	; 0x4aa <game_init>
	fprintf(&uart_out, "done\n");
     910:	23 e0       	ldi	r18, 0x03	; 3
     912:	32 e0       	ldi	r19, 0x02	; 2
     914:	45 e0       	ldi	r20, 0x05	; 5
     916:	50 e0       	ldi	r21, 0x00	; 0
     918:	61 e0       	ldi	r22, 0x01	; 1
     91a:	70 e0       	ldi	r23, 0x00	; 0
     91c:	85 ea       	ldi	r24, 0xA5	; 165
     91e:	92 e0       	ldi	r25, 0x02	; 2
     920:	f0 d3       	rcall	.+2016   	; 0x1102 <fwrite>
	
	
	
	
	sei();
     922:	78 94       	sei
	motor_enable();
     924:	57 d0       	rcall	.+174    	; 0x9d4 <motor_enable>
	motor_encoder_calibrate(); // after enabling interrupts
     926:	09 d1       	rcall	.+530    	; 0xb3a <motor_encoder_calibrate>
	
	motor_set_position(128);
     928:	80 e8       	ldi	r24, 0x80	; 128
     92a:	c2 d0       	rcall	.+388    	; 0xab0 <motor_set_position>
	
	fprintf(&uart_out, "system init complete\n");
     92c:	23 e0       	ldi	r18, 0x03	; 3
     92e:	32 e0       	ldi	r19, 0x02	; 2
     930:	45 e1       	ldi	r20, 0x15	; 21
     932:	50 e0       	ldi	r21, 0x00	; 0
     934:	61 e0       	ldi	r22, 0x01	; 1
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	86 e0       	ldi	r24, 0x06	; 6
     93a:	93 e0       	ldi	r25, 0x03	; 3
     93c:	e2 d3       	rcall	.+1988   	; 0x1102 <fwrite>
     93e:	ff cf       	rjmp	.-2      	; 0x93e <main+0x11c>

00000940 <motor_read_encoder>:

/**
 * Read encoder position by sending commands to the motor box. 
 * This takes 40-50 microseconds and is a blocking process.
 */
int16_t motor_read_encoder(){
     940:	cf 93       	push	r28
     942:	df 93       	push	r29
     944:	1f 92       	push	r1
     946:	1f 92       	push	r1
     948:	cd b7       	in	r28, 0x3d	; 61
     94a:	de b7       	in	r29, 0x3e	; 62
	
	// set !OE low
	PORTH &= ~(1 << PIN_OE);
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	f1 e0       	ldi	r31, 0x01	; 1
     950:	80 81       	ld	r24, Z
     952:	8f 7d       	andi	r24, 0xDF	; 223
     954:	80 83       	st	Z, r24
	
	// set SEL low
	PORTH &= ~(1 << PIN_SEL);
     956:	80 81       	ld	r24, Z
     958:	87 7f       	andi	r24, 0xF7	; 247
     95a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     95c:	8a e6       	ldi	r24, 0x6A	; 106
     95e:	8a 95       	dec	r24
     960:	f1 f7       	brne	.-4      	; 0x95e <motor_read_encoder+0x1e>
     962:	00 c0       	rjmp	.+0      	; 0x964 <motor_read_encoder+0x24>
	
	// wait 20 us
	_delay_us(20);
	
	// read msb
	volatile int16_t read = (PINK << 8);
     964:	80 91 06 01 	lds	r24, 0x0106
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	98 2f       	mov	r25, r24
     96c:	88 27       	eor	r24, r24
     96e:	9a 83       	std	Y+2, r25	; 0x02
     970:	89 83       	std	Y+1, r24	; 0x01
	
	// set SEL high
	PORTH |= (1 << PIN_SEL);
     972:	80 81       	ld	r24, Z
     974:	88 60       	ori	r24, 0x08	; 8
     976:	80 83       	st	Z, r24
     978:	8a e6       	ldi	r24, 0x6A	; 106
     97a:	8a 95       	dec	r24
     97c:	f1 f7       	brne	.-4      	; 0x97a <motor_read_encoder+0x3a>
     97e:	00 c0       	rjmp	.+0      	; 0x980 <motor_read_encoder+0x40>
	
	// wait 20 us
	_delay_us(20);
	
	// read lsb
	read |= PINK;
     980:	20 91 06 01 	lds	r18, 0x0106
     984:	89 81       	ldd	r24, Y+1	; 0x01
     986:	9a 81       	ldd	r25, Y+2	; 0x02
     988:	82 2b       	or	r24, r18
     98a:	9a 83       	std	Y+2, r25	; 0x02
     98c:	89 83       	std	Y+1, r24	; 0x01
     98e:	85 e3       	ldi	r24, 0x35	; 53
     990:	8a 95       	dec	r24
     992:	f1 f7       	brne	.-4      	; 0x990 <motor_read_encoder+0x50>
     994:	00 00       	nop
	
	// toggle !RST comment out PORTH &= ~(1 << PIN_RST); if you want position encoder
	//PORTH &= ~(1 << PIN_RST);
	_delay_us(10);
	PORTH |= (1 << PIN_RST);
     996:	80 81       	ld	r24, Z
     998:	80 64       	ori	r24, 0x40	; 64
     99a:	80 83       	st	Z, r24
	
	
	// set !OE high
	PORTH |= (1 << PIN_OE);
     99c:	80 81       	ld	r24, Z
     99e:	80 62       	ori	r24, 0x20	; 32
     9a0:	80 83       	st	Z, r24
	
	// store data
	return read;
     9a2:	89 81       	ldd	r24, Y+1	; 0x01
     9a4:	9a 81       	ldd	r25, Y+2	; 0x02
}
     9a6:	0f 90       	pop	r0
     9a8:	0f 90       	pop	r0
     9aa:	df 91       	pop	r29
     9ac:	cf 91       	pop	r28
     9ae:	08 95       	ret

000009b0 <motor_init>:
 * Initialize DAC and set up IO pins to interface with motor.
 * Setup position regulator and enable motor. 
 */
void motor_init(void){

	DDRH |= ( 1 << PIN_DIR | 1 << PIN_SEL | 1 << PIN_EN | 1 << PIN_OE | 1 << PIN_RST );
     9b0:	e1 e0       	ldi	r30, 0x01	; 1
     9b2:	f1 e0       	ldi	r31, 0x01	; 1
     9b4:	80 81       	ld	r24, Z
     9b6:	8a 67       	ori	r24, 0x7A	; 122
     9b8:	80 83       	st	Z, r24
	
	
	/// set sampling rate for encoder to 15 Hz with prescaler=4, and interrupt on overflow
	TCCR4B |= (1 << CS41); 
     9ba:	e1 ea       	ldi	r30, 0xA1	; 161
     9bc:	f0 e0       	ldi	r31, 0x00	; 0
     9be:	80 81       	ld	r24, Z
     9c0:	82 60       	ori	r24, 0x02	; 2
     9c2:	80 83       	st	Z, r24
	
	// set regulator parameters
	pi_regulator_init(&regulator, 1, 1);
     9c4:	41 e0       	ldi	r20, 0x01	; 1
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	61 e0       	ldi	r22, 0x01	; 1
     9ca:	70 e0       	ldi	r23, 0x00	; 0
     9cc:	80 e1       	ldi	r24, 0x10	; 16
     9ce:	94 e0       	ldi	r25, 0x04	; 4
     9d0:	32 c1       	rjmp	.+612    	; 0xc36 <pi_regulator_init>
     9d2:	08 95       	ret

000009d4 <motor_enable>:

/**
 * Enable motor,
 */
void motor_enable(void){
	PORTH |= (1 << PIN_EN);
     9d4:	e2 e0       	ldi	r30, 0x02	; 2
     9d6:	f1 e0       	ldi	r31, 0x01	; 1
     9d8:	80 81       	ld	r24, Z
     9da:	80 61       	ori	r24, 0x10	; 16
     9dc:	80 83       	st	Z, r24
     9de:	08 95       	ret

000009e0 <motor_set_speed>:
/**
 * Set speed of motor.
 * @param speed Integer which denotes speed and direction. Negative numbers give negative motion. 
 */
void motor_set_speed(int8_t speed){	
	sei(); // twi locks node if interrupts are disabled. \todo Find better solution
     9e0:	78 94       	sei
	
	if (speed < 0){
     9e2:	88 23       	and	r24, r24
     9e4:	44 f4       	brge	.+16     	; 0x9f6 <motor_set_speed+0x16>
		PORTH &= ~(1 << PIN_DIR);
     9e6:	e2 e0       	ldi	r30, 0x02	; 2
     9e8:	f1 e0       	ldi	r31, 0x01	; 1
     9ea:	90 81       	ld	r25, Z
     9ec:	9d 7f       	andi	r25, 0xFD	; 253
     9ee:	90 83       	st	Z, r25
		dac_output(-speed); 		// -speed because speed is negative
     9f0:	81 95       	neg	r24
     9f2:	40 cd       	rjmp	.-1408   	; 0x474 <dac_output>
     9f4:	08 95       	ret
	} else {
		PORTH |= (1 << PIN_DIR);
     9f6:	e2 e0       	ldi	r30, 0x02	; 2
     9f8:	f1 e0       	ldi	r31, 0x01	; 1
     9fa:	90 81       	ld	r25, Z
     9fc:	92 60       	ori	r25, 0x02	; 2
     9fe:	90 83       	st	Z, r25
		dac_output(speed);
     a00:	39 cd       	rjmp	.-1422   	; 0x474 <dac_output>
     a02:	08 95       	ret

00000a04 <__vector_45>:

static volatile int16_t measurement = 0; /*!< Raw encoder data. Index i means at time (n - i) */
//static volatile int16_t force[2] = {}; 		 /*!< Output sent to motor Index i means at time (n - i) */

/// Interrupt vector which controls the motor
ISR(TIMER4_OVF_vect){
     a04:	1f 92       	push	r1
     a06:	0f 92       	push	r0
     a08:	0f b6       	in	r0, 0x3f	; 63
     a0a:	0f 92       	push	r0
     a0c:	11 24       	eor	r1, r1
     a0e:	0b b6       	in	r0, 0x3b	; 59
     a10:	0f 92       	push	r0
     a12:	2f 93       	push	r18
     a14:	3f 93       	push	r19
     a16:	4f 93       	push	r20
     a18:	5f 93       	push	r21
     a1a:	6f 93       	push	r22
     a1c:	7f 93       	push	r23
     a1e:	8f 93       	push	r24
     a20:	9f 93       	push	r25
     a22:	af 93       	push	r26
     a24:	bf 93       	push	r27
     a26:	cf 93       	push	r28
     a28:	ef 93       	push	r30
     a2a:	ff 93       	push	r31
	
	//fprintf(&uart_out, "encoder setpoint: %i\t%i\n", encoder_setpoint, calibrate_min);
	//fprintf(&uart_out, "encoder: %i\t%i\t%i\n", calibrate_min, encoder_setpoint, calibrate_max);
	measurement = motor_read_encoder();
     a2c:	89 df       	rcall	.-238    	; 0x940 <motor_read_encoder>
     a2e:	90 93 fd 03 	sts	0x03FD, r25
     a32:	80 93 fc 03 	sts	0x03FC, r24
	int8_t force = pi_regulator(&regulator, encoder_setpoint, measurement);
     a36:	40 91 fc 03 	lds	r20, 0x03FC
     a3a:	50 91 fd 03 	lds	r21, 0x03FD
     a3e:	60 91 fe 03 	lds	r22, 0x03FE
     a42:	70 91 ff 03 	lds	r23, 0x03FF
     a46:	80 e1       	ldi	r24, 0x10	; 16
     a48:	94 e0       	ldi	r25, 0x04	; 4
     a4a:	ff d0       	rcall	.+510    	; 0xc4a <pi_regulator>
     a4c:	8e 3c       	cpi	r24, 0xCE	; 206
     a4e:	0c f4       	brge	.+2      	; 0xa52 <__vector_45+0x4e>
     a50:	8e ec       	ldi	r24, 0xCE	; 206
     a52:	c8 2f       	mov	r28, r24
     a54:	83 33       	cpi	r24, 0x33	; 51
     a56:	0c f0       	brlt	.+2      	; 0xa5a <__vector_45+0x56>
     a58:	c2 e3       	ldi	r28, 0x32	; 50
	} 
	else if (force < - MOTOR_MAX_FORCE){
		force = -MOTOR_MAX_FORCE;
	}
	
	motor_set_speed(force);
     a5a:	8c 2f       	mov	r24, r28
     a5c:	c1 df       	rcall	.-126    	; 0x9e0 <motor_set_speed>
	fprintf(&uart_out, "force: %i\n", force);
     a5e:	2c 2f       	mov	r18, r28
     a60:	33 27       	eor	r19, r19
     a62:	27 fd       	sbrc	r18, 7
     a64:	30 95       	com	r19
     a66:	3f 93       	push	r19
     a68:	cf 93       	push	r28
     a6a:	8c e1       	ldi	r24, 0x1C	; 28
     a6c:	93 e0       	ldi	r25, 0x03	; 3
     a6e:	9f 93       	push	r25
     a70:	8f 93       	push	r24
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	92 e0       	ldi	r25, 0x02	; 2
     a76:	9f 93       	push	r25
     a78:	8f 93       	push	r24
     a7a:	02 d3       	rcall	.+1540   	; 0x1080 <fprintf>
     a7c:	0f 90       	pop	r0
     a7e:	0f 90       	pop	r0
     a80:	0f 90       	pop	r0
     a82:	0f 90       	pop	r0
     a84:	0f 90       	pop	r0
     a86:	0f 90       	pop	r0
	//fprintf(&uart_out, "pi_reg %i\t%i\t%i\n", encoder_setpoint, measurement, force);
	
}
     a88:	ff 91       	pop	r31
     a8a:	ef 91       	pop	r30
     a8c:	cf 91       	pop	r28
     a8e:	bf 91       	pop	r27
     a90:	af 91       	pop	r26
     a92:	9f 91       	pop	r25
     a94:	8f 91       	pop	r24
     a96:	7f 91       	pop	r23
     a98:	6f 91       	pop	r22
     a9a:	5f 91       	pop	r21
     a9c:	4f 91       	pop	r20
     a9e:	3f 91       	pop	r19
     aa0:	2f 91       	pop	r18
     aa2:	0f 90       	pop	r0
     aa4:	0b be       	out	0x3b, r0	; 59
     aa6:	0f 90       	pop	r0
     aa8:	0f be       	out	0x3f, r0	; 63
     aaa:	0f 90       	pop	r0
     aac:	1f 90       	pop	r1
     aae:	18 95       	reti

00000ab0 <motor_set_position>:
/**
 * Set setpoint for motor and enable position regulator. 
 * @param[in] position 0 is left and 255 is right. 
 */
void motor_set_position(uint8_t position){
	if (is_calibrated){
     ab0:	90 91 04 04 	lds	r25, 0x0404
     ab4:	99 23       	and	r25, r25
     ab6:	11 f1       	breq	.+68     	; 0xafc <motor_set_position+0x4c>

		// Add 1st order IIR filter make measurements more stable
	
		//fprintf(&uart_out, "position: %i\n", (int16_t)position);
	
		encoder_setpoint = calibrate_min + (calibrate_max - calibrate_min)/256 * (int16_t)position;
     ab8:	40 91 02 04 	lds	r20, 0x0402
     abc:	50 91 03 04 	lds	r21, 0x0403
     ac0:	60 91 00 04 	lds	r22, 0x0400
     ac4:	70 91 01 04 	lds	r23, 0x0401
     ac8:	64 1b       	sub	r22, r20
     aca:	75 0b       	sbc	r23, r21
     acc:	9b 01       	movw	r18, r22
     ace:	12 f4       	brpl	.+4      	; 0xad4 <motor_set_position+0x24>
     ad0:	21 50       	subi	r18, 0x01	; 1
     ad2:	3f 4f       	sbci	r19, 0xFF	; 255
     ad4:	23 2f       	mov	r18, r19
     ad6:	33 0f       	add	r19, r19
     ad8:	33 0b       	sbc	r19, r19
     ada:	82 9f       	mul	r24, r18
     adc:	b0 01       	movw	r22, r0
     ade:	83 9f       	mul	r24, r19
     ae0:	70 0d       	add	r23, r0
     ae2:	11 24       	eor	r1, r1
     ae4:	46 0f       	add	r20, r22
     ae6:	57 1f       	adc	r21, r23
     ae8:	50 93 ff 03 	sts	0x03FF, r21
     aec:	40 93 fe 03 	sts	0x03FE, r20
		//fprintf(&uart_out, "encoder: %i\t%i\t%i\n", calibrate_min, encoder_setpoint, calibrate_max);
		
		//pi_regulator(&regulator, encoder_setpoint, measurement);
		
		// enable interrupts
		TIMSK4 |= (1 << TOIE4);
     af0:	e2 e7       	ldi	r30, 0x72	; 114
     af2:	f0 e0       	ldi	r31, 0x00	; 0
     af4:	80 81       	ld	r24, Z
     af6:	81 60       	ori	r24, 0x01	; 1
     af8:	80 83       	st	Z, r24
		TIFR4 |= (1 << TOV4);
     afa:	c8 9a       	sbi	0x19, 0	; 25
     afc:	08 95       	ret

00000afe <motor_disable_position_control>:
	
}


void motor_disable_position_control(void){
	TIMSK4 &= ~(1 << TOIE4);  // disable interrupts
     afe:	e2 e7       	ldi	r30, 0x72	; 114
     b00:	f0 e0       	ldi	r31, 0x00	; 0
     b02:	80 81       	ld	r24, Z
     b04:	8e 7f       	andi	r24, 0xFE	; 254
     b06:	80 83       	st	Z, r24
     b08:	08 95       	ret

00000b0a <motor_goto_center>:



void motor_goto_center(void){
	
	motor_set_position(128);
     b0a:	80 e8       	ldi	r24, 0x80	; 128
     b0c:	d1 df       	rcall	.-94     	; 0xab0 <motor_set_position>
	
	while (abs(encoder_setpoint - measurement) > MOTOR_REG_THESHOLD);
     b0e:	20 91 fe 03 	lds	r18, 0x03FE
     b12:	30 91 ff 03 	lds	r19, 0x03FF
     b16:	80 91 fc 03 	lds	r24, 0x03FC
     b1a:	90 91 fd 03 	lds	r25, 0x03FD
     b1e:	28 1b       	sub	r18, r24
     b20:	39 0b       	sbc	r19, r25
     b22:	c9 01       	movw	r24, r18
     b24:	99 23       	and	r25, r25
     b26:	24 f4       	brge	.+8      	; 0xb30 <motor_goto_center+0x26>
     b28:	88 27       	eor	r24, r24
     b2a:	99 27       	eor	r25, r25
     b2c:	82 1b       	sub	r24, r18
     b2e:	93 0b       	sbc	r25, r19
     b30:	85 36       	cpi	r24, 0x65	; 101
     b32:	91 05       	cpc	r25, r1
     b34:	64 f7       	brge	.-40     	; 0xb0e <motor_goto_center+0x4>
	
	
	motor_disable_position_control();
     b36:	e3 cf       	rjmp	.-58     	; 0xafe <motor_disable_position_control>
     b38:	08 95       	ret

00000b3a <motor_encoder_calibrate>:

/*!
 * Subroutine which runs the motor from wall to wall and sets the global calibration variables. 
 */
void motor_encoder_calibrate()
{	
     b3a:	cf 93       	push	r28
     b3c:	df 93       	push	r29
	fprintf(&uart_out, "Motor calibration\n");
     b3e:	23 e0       	ldi	r18, 0x03	; 3
     b40:	32 e0       	ldi	r19, 0x02	; 2
     b42:	42 e1       	ldi	r20, 0x12	; 18
     b44:	50 e0       	ldi	r21, 0x00	; 0
     b46:	61 e0       	ldi	r22, 0x01	; 1
     b48:	70 e0       	ldi	r23, 0x00	; 0
     b4a:	87 e2       	ldi	r24, 0x27	; 39
     b4c:	93 e0       	ldi	r25, 0x03	; 3
     b4e:	d9 d2       	rcall	.+1458   	; 0x1102 <fwrite>
	
	motor_set_speed(-MOTOR_CALIBRATE_SPEED);
     b50:	88 ed       	ldi	r24, 0xD8	; 216
     b52:	46 df       	rcall	.-372    	; 0x9e0 <motor_set_speed>
	int16_t old_value = motor_read_encoder();
     b54:	f5 de       	rcall	.-534    	; 0x940 <motor_read_encoder>
     b56:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b58:	2f ef       	ldi	r18, 0xFF	; 255
     b5a:	81 ee       	ldi	r24, 0xE1	; 225
     b5c:	94 e0       	ldi	r25, 0x04	; 4
     b5e:	21 50       	subi	r18, 0x01	; 1
     b60:	80 40       	sbci	r24, 0x00	; 0
     b62:	90 40       	sbci	r25, 0x00	; 0
     b64:	e1 f7       	brne	.-8      	; 0xb5e <motor_encoder_calibrate+0x24>
     b66:	00 c0       	rjmp	.+0      	; 0xb68 <motor_encoder_calibrate+0x2e>
     b68:	00 00       	nop
	_delay_ms(100);
	int16_t new_value = motor_read_encoder();
     b6a:	ea de       	rcall	.-556    	; 0x940 <motor_read_encoder>
	
	//find max value
	while(new_value > old_value)
     b6c:	c8 17       	cp	r28, r24
     b6e:	d9 07       	cpc	r29, r25
     b70:	7c f4       	brge	.+30     	; 0xb90 <motor_encoder_calibrate+0x56>
	{
		old_value = motor_read_encoder();
     b72:	e6 de       	rcall	.-564    	; 0x940 <motor_read_encoder>
     b74:	ec 01       	movw	r28, r24
     b76:	2f ef       	ldi	r18, 0xFF	; 255
     b78:	81 ee       	ldi	r24, 0xE1	; 225
     b7a:	94 e0       	ldi	r25, 0x04	; 4
     b7c:	21 50       	subi	r18, 0x01	; 1
     b7e:	80 40       	sbci	r24, 0x00	; 0
     b80:	90 40       	sbci	r25, 0x00	; 0
     b82:	e1 f7       	brne	.-8      	; 0xb7c <motor_encoder_calibrate+0x42>
     b84:	00 c0       	rjmp	.+0      	; 0xb86 <motor_encoder_calibrate+0x4c>
     b86:	00 00       	nop
		_delay_ms(100);
		new_value = motor_read_encoder();
     b88:	db de       	rcall	.-586    	; 0x940 <motor_read_encoder>
	int16_t old_value = motor_read_encoder();
	_delay_ms(100);
	int16_t new_value = motor_read_encoder();
	
	//find max value
	while(new_value > old_value)
     b8a:	c8 17       	cp	r28, r24
     b8c:	d9 07       	cpc	r29, r25
     b8e:	8c f3       	brlt	.-30     	; 0xb72 <motor_encoder_calibrate+0x38>
		old_value = motor_read_encoder();
		_delay_ms(100);
		new_value = motor_read_encoder();
		
	}
	calibrate_min = new_value;
     b90:	90 93 03 04 	sts	0x0403, r25
     b94:	80 93 02 04 	sts	0x0402, r24
	fprintf(&uart_out, "\tleft %i <---> ", calibrate_min);
     b98:	9f 93       	push	r25
     b9a:	8f 93       	push	r24
     b9c:	8a e3       	ldi	r24, 0x3A	; 58
     b9e:	93 e0       	ldi	r25, 0x03	; 3
     ba0:	9f 93       	push	r25
     ba2:	8f 93       	push	r24
     ba4:	83 e0       	ldi	r24, 0x03	; 3
     ba6:	92 e0       	ldi	r25, 0x02	; 2
     ba8:	9f 93       	push	r25
     baa:	8f 93       	push	r24
     bac:	69 d2       	rcall	.+1234   	; 0x1080 <fprintf>
	
	motor_set_speed(MOTOR_CALIBRATE_SPEED);
     bae:	88 e2       	ldi	r24, 0x28	; 40
     bb0:	17 df       	rcall	.-466    	; 0x9e0 <motor_set_speed>
	old_value = motor_read_encoder();
     bb2:	c6 de       	rcall	.-628    	; 0x940 <motor_read_encoder>
     bb4:	ec 01       	movw	r28, r24
     bb6:	2f ef       	ldi	r18, 0xFF	; 255
     bb8:	81 ee       	ldi	r24, 0xE1	; 225
     bba:	94 e0       	ldi	r25, 0x04	; 4
     bbc:	21 50       	subi	r18, 0x01	; 1
     bbe:	80 40       	sbci	r24, 0x00	; 0
     bc0:	90 40       	sbci	r25, 0x00	; 0
     bc2:	e1 f7       	brne	.-8      	; 0xbbc <motor_encoder_calibrate+0x82>
     bc4:	00 c0       	rjmp	.+0      	; 0xbc6 <motor_encoder_calibrate+0x8c>
     bc6:	00 00       	nop
	_delay_ms(100);
	new_value = motor_read_encoder();
     bc8:	bb de       	rcall	.-650    	; 0x940 <motor_read_encoder>
	//find min value
	
	while(new_value < old_value)
     bca:	0f 90       	pop	r0
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	0f 90       	pop	r0
     bd4:	0f 90       	pop	r0
     bd6:	8c 17       	cp	r24, r28
     bd8:	9d 07       	cpc	r25, r29
     bda:	7c f4       	brge	.+30     	; 0xbfa <motor_encoder_calibrate+0xc0>
	{
		old_value = motor_read_encoder();
     bdc:	b1 de       	rcall	.-670    	; 0x940 <motor_read_encoder>
     bde:	ec 01       	movw	r28, r24
     be0:	2f ef       	ldi	r18, 0xFF	; 255
     be2:	81 ee       	ldi	r24, 0xE1	; 225
     be4:	94 e0       	ldi	r25, 0x04	; 4
     be6:	21 50       	subi	r18, 0x01	; 1
     be8:	80 40       	sbci	r24, 0x00	; 0
     bea:	90 40       	sbci	r25, 0x00	; 0
     bec:	e1 f7       	brne	.-8      	; 0xbe6 <motor_encoder_calibrate+0xac>
     bee:	00 c0       	rjmp	.+0      	; 0xbf0 <motor_encoder_calibrate+0xb6>
     bf0:	00 00       	nop
		_delay_ms(100);
		new_value = motor_read_encoder();
     bf2:	a6 de       	rcall	.-692    	; 0x940 <motor_read_encoder>
	old_value = motor_read_encoder();
	_delay_ms(100);
	new_value = motor_read_encoder();
	//find min value
	
	while(new_value < old_value)
     bf4:	8c 17       	cp	r24, r28
     bf6:	9d 07       	cpc	r25, r29
     bf8:	8c f3       	brlt	.-30     	; 0xbdc <motor_encoder_calibrate+0xa2>
	{
		old_value = motor_read_encoder();
		_delay_ms(100);
		new_value = motor_read_encoder();
	}
	calibrate_max = new_value;
     bfa:	90 93 01 04 	sts	0x0401, r25
     bfe:	80 93 00 04 	sts	0x0400, r24
	fprintf(&uart_out, "%i right\n", calibrate_max);
     c02:	9f 93       	push	r25
     c04:	8f 93       	push	r24
     c06:	8a e4       	ldi	r24, 0x4A	; 74
     c08:	93 e0       	ldi	r25, 0x03	; 3
     c0a:	9f 93       	push	r25
     c0c:	8f 93       	push	r24
     c0e:	83 e0       	ldi	r24, 0x03	; 3
     c10:	92 e0       	ldi	r25, 0x02	; 2
     c12:	9f 93       	push	r25
     c14:	8f 93       	push	r24
     c16:	34 d2       	rcall	.+1128   	; 0x1080 <fprintf>
	
	motor_set_speed(0);
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	e2 de       	rcall	.-572    	; 0x9e0 <motor_set_speed>
	
	is_calibrated = TRUE;
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	80 93 04 04 	sts	0x0404, r24
	

	
	motor_goto_center();
     c22:	73 df       	rcall	.-282    	; 0xb0a <motor_goto_center>
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
	
}
     c30:	df 91       	pop	r29
     c32:	cf 91       	pop	r28
     c34:	08 95       	ret

00000c36 <pi_regulator_init>:
#include "pi.h"
//#include "uart.h"

void pi_regulator_init(pi_t* regulator_p, uint16_t Kp, uint16_t Ki){
     c36:	fc 01       	movw	r30, r24
	//regulator_p->setpoint = setpoint;
	regulator_p->Kp       = Kp;
     c38:	71 83       	std	Z+1, r23	; 0x01
     c3a:	60 83       	st	Z, r22
	regulator_p->Ki       = Ki;
     c3c:	53 83       	std	Z+3, r21	; 0x03
     c3e:	42 83       	std	Z+2, r20	; 0x02
	regulator_p->error_sum = 0;
     c40:	14 82       	std	Z+4, r1	; 0x04
     c42:	15 82       	std	Z+5, r1	; 0x05
     c44:	16 82       	std	Z+6, r1	; 0x06
     c46:	17 82       	std	Z+7, r1	; 0x07
     c48:	08 95       	ret

00000c4a <pi_regulator>:
	#ifdef UART_H_
	fprintf(&uart_out, "pi...");
	#endif
}

int16_t pi_regulator(pi_t* reg_p, int16_t setpoint, int16_t measurement){
     c4a:	cf 92       	push	r12
     c4c:	df 92       	push	r13
     c4e:	ef 92       	push	r14
     c50:	ff 92       	push	r15
     c52:	0f 93       	push	r16
     c54:	1f 93       	push	r17
     c56:	fc 01       	movw	r30, r24

	// calculate error
	int16_t error = measurement - setpoint;
     c58:	ca 01       	movw	r24, r20
     c5a:	86 1b       	sub	r24, r22
     c5c:	97 0b       	sbc	r25, r23
     c5e:	bc 01       	movw	r22, r24
	reg_p->error_sum += error;
     c60:	aa 27       	eor	r26, r26
     c62:	97 fd       	sbrc	r25, 7
     c64:	a0 95       	com	r26
     c66:	ba 2f       	mov	r27, r26
     c68:	c4 80       	ldd	r12, Z+4	; 0x04
     c6a:	d5 80       	ldd	r13, Z+5	; 0x05
     c6c:	e6 80       	ldd	r14, Z+6	; 0x06
     c6e:	f7 80       	ldd	r15, Z+7	; 0x07
     c70:	9c 01       	movw	r18, r24
     c72:	ad 01       	movw	r20, r26
     c74:	2c 0d       	add	r18, r12
     c76:	3d 1d       	adc	r19, r13
     c78:	4e 1d       	adc	r20, r14
     c7a:	5f 1d       	adc	r21, r15
     c7c:	24 83       	std	Z+4, r18	; 0x04
     c7e:	35 83       	std	Z+5, r19	; 0x05
     c80:	46 83       	std	Z+6, r20	; 0x06
     c82:	57 83       	std	Z+7, r21	; 0x07
	
	//calculate p_term
	int16_t p_term = reg_p->Kp * error;
     c84:	80 81       	ld	r24, Z
     c86:	91 81       	ldd	r25, Z+1	; 0x01
     c88:	68 9f       	mul	r22, r24
     c8a:	60 01       	movw	r12, r0
     c8c:	69 9f       	mul	r22, r25
     c8e:	d0 0c       	add	r13, r0
     c90:	78 9f       	mul	r23, r24
     c92:	d0 0c       	add	r13, r0
     c94:	11 24       	eor	r1, r1
	
	#ifdef UART_H_
	fprintf(&uart_out, "setpoint: %i\n", setpoint);
	#endif
	
	return (int16_t)((p_term + i_term) / SCALING_FACTOR);
     c96:	ee 24       	eor	r14, r14
     c98:	d7 fc       	sbrc	r13, 7
     c9a:	e0 94       	com	r14
     c9c:	fe 2c       	mov	r15, r14
	
	//calculate p_term
	int16_t p_term = reg_p->Kp * error;
	
	//calculate i_term
	int32_t i_term = reg_p->Ki * reg_p->error_sum / 16;
     c9e:	a2 81       	ldd	r26, Z+2	; 0x02
     ca0:	b3 81       	ldd	r27, Z+3	; 0x03
     ca2:	e4 d1       	rcall	.+968    	; 0x106c <__muluhisi3>
     ca4:	8b 01       	movw	r16, r22
     ca6:	9c 01       	movw	r18, r24
     ca8:	99 23       	and	r25, r25
     caa:	24 f4       	brge	.+8      	; 0xcb4 <pi_regulator+0x6a>
     cac:	01 5f       	subi	r16, 0xF1	; 241
     cae:	1f 4f       	sbci	r17, 0xFF	; 255
     cb0:	2f 4f       	sbci	r18, 0xFF	; 255
     cb2:	3f 4f       	sbci	r19, 0xFF	; 255
     cb4:	d9 01       	movw	r26, r18
     cb6:	c8 01       	movw	r24, r16
     cb8:	68 94       	set
     cba:	13 f8       	bld	r1, 3
     cbc:	b5 95       	asr	r27
     cbe:	a7 95       	ror	r26
     cc0:	97 95       	ror	r25
     cc2:	87 95       	ror	r24
     cc4:	16 94       	lsr	r1
     cc6:	d1 f7       	brne	.-12     	; 0xcbc <pi_regulator+0x72>
	
	#ifdef UART_H_
	fprintf(&uart_out, "setpoint: %i\n", setpoint);
	#endif
	
	return (int16_t)((p_term + i_term) / SCALING_FACTOR);
     cc8:	8c 0d       	add	r24, r12
     cca:	9d 1d       	adc	r25, r13
     ccc:	ae 1d       	adc	r26, r14
     cce:	bf 1d       	adc	r27, r15
     cd0:	ac 01       	movw	r20, r24
     cd2:	bd 01       	movw	r22, r26
     cd4:	bb 23       	and	r27, r27
     cd6:	24 f4       	brge	.+8      	; 0xce0 <pi_regulator+0x96>
     cd8:	41 58       	subi	r20, 0x81	; 129
     cda:	5f 4f       	sbci	r21, 0xFF	; 255
     cdc:	6f 4f       	sbci	r22, 0xFF	; 255
     cde:	7f 4f       	sbci	r23, 0xFF	; 255
     ce0:	db 01       	movw	r26, r22
     ce2:	ca 01       	movw	r24, r20
     ce4:	68 94       	set
     ce6:	16 f8       	bld	r1, 6
     ce8:	b5 95       	asr	r27
     cea:	a7 95       	ror	r26
     cec:	97 95       	ror	r25
     cee:	87 95       	ror	r24
     cf0:	16 94       	lsr	r1
     cf2:	d1 f7       	brne	.-12     	; 0xce8 <pi_regulator+0x9e>
}
     cf4:	1f 91       	pop	r17
     cf6:	0f 91       	pop	r16
     cf8:	ff 90       	pop	r15
     cfa:	ef 90       	pop	r14
     cfc:	df 90       	pop	r13
     cfe:	cf 90       	pop	r12
     d00:	08 95       	ret

00000d02 <pwm_init>:
/// Set up 16-bit timers for pwm
/// 50 Hertz pwm period
void pwm_init(void)
{
	// PB5
	DDRB |= (1 << DDB5);
     d02:	25 9a       	sbi	0x04, 5	; 4
	
	// Select clock source
	ICR1 = PWM_TOP;
     d04:	80 e4       	ldi	r24, 0x40	; 64
     d06:	9c e9       	ldi	r25, 0x9C	; 156
     d08:	90 93 87 00 	sts	0x0087, r25
     d0c:	80 93 86 00 	sts	0x0086, r24
	//ICR1L = 40000	& 0xFF; 
	//ICR1H = (40000<<8) & 0xFF; // TOP = 310
	TCCR1B |= (1 << CS11) & ~(1 << CS10 | 1 << CS12);     //((1 << CS12) | (1 << CS10)) & ~(1 << CS11); // prescaler = 8
     d10:	e1 e8       	ldi	r30, 0x81	; 129
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	82 60       	ori	r24, 0x02	; 2
     d18:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12 | 1 << WGM13);
     d1a:	80 81       	ld	r24, Z
     d1c:	88 61       	ori	r24, 0x18	; 24
     d1e:	80 83       	st	Z, r24
	TCCR1A |= (~(1 << COM1A0) & (1 << COM1A1)) | ((1 << WGM11) & ~(1 << WGM10));	// non-inverting fast pwm
     d20:	e0 e8       	ldi	r30, 0x80	; 128
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	82 68       	ori	r24, 0x82	; 130
     d28:	80 83       	st	Z, r24
	
	OCR1A = PWM_MID;
     d2a:	86 e8       	ldi	r24, 0x86	; 134
     d2c:	9b e0       	ldi	r25, 0x0B	; 11
     d2e:	90 93 89 00 	sts	0x0089, r25
     d32:	80 93 88 00 	sts	0x0088, r24
     d36:	08 95       	ret

00000d38 <pwm_set_duty>:
}


void pwm_set_duty(int8_t duty){
     d38:	88 23       	and	r24, r24
     d3a:	0c f4       	brge	.+2      	; 0xd3e <pwm_set_duty+0x6>
     d3c:	80 e0       	ldi	r24, 0x00	; 0
     d3e:	85 36       	cpi	r24, 0x65	; 101
     d40:	0c f0       	brlt	.+2      	; 0xd44 <pwm_set_duty+0xc>
     d42:	84 e6       	ldi	r24, 0x64	; 100
		duty = 0;
	}
	
	//fprintf(&uart_out, "duty: %i\n", duty);
	
	OCR1A = PWM_MIN + PWM_RES*duty;
     d44:	23 e1       	ldi	r18, 0x13	; 19
     d46:	82 02       	muls	r24, r18
     d48:	c0 01       	movw	r24, r0
     d4a:	11 24       	eor	r1, r1
     d4c:	80 53       	subi	r24, 0x30	; 48
     d4e:	98 4f       	sbci	r25, 0xF8	; 248
     d50:	90 93 89 00 	sts	0x0089, r25
     d54:	80 93 88 00 	sts	0x0088, r24
     d58:	08 95       	ret

00000d5a <__vector_47>:

#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

ISR(TIMER5_COMPA_vect){
     d5a:	1f 92       	push	r1
     d5c:	0f 92       	push	r0
     d5e:	0f b6       	in	r0, 0x3f	; 63
     d60:	0f 92       	push	r0
     d62:	11 24       	eor	r1, r1
     d64:	0b b6       	in	r0, 0x3b	; 59
     d66:	0f 92       	push	r0
     d68:	8f 93       	push	r24
     d6a:	ef 93       	push	r30
     d6c:	ff 93       	push	r31
	PORTE |= (1 << PE4);
     d6e:	74 9a       	sbi	0x0e, 4	; 14
	
	TIMSK5 &= ~(1 << OCIE5A);
     d70:	e3 e7       	ldi	r30, 0x73	; 115
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	8d 7f       	andi	r24, 0xFD	; 253
     d78:	80 83       	st	Z, r24
}
     d7a:	ff 91       	pop	r31
     d7c:	ef 91       	pop	r30
     d7e:	8f 91       	pop	r24
     d80:	0f 90       	pop	r0
     d82:	0b be       	out	0x3b, r0	; 59
     d84:	0f 90       	pop	r0
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	0f 90       	pop	r0
     d8a:	1f 90       	pop	r1
     d8c:	18 95       	reti

00000d8e <solenoid_init>:


void solenoid_init(){
	// set up interrupt
	TCCR5A |= (1 << COM5A1); //| (1 << FOC3A); // CTC, Top=OCR3A
     d8e:	e0 e2       	ldi	r30, 0x20	; 32
     d90:	f1 e0       	ldi	r31, 0x01	; 1
     d92:	80 81       	ld	r24, Z
     d94:	80 68       	ori	r24, 0x80	; 128
     d96:	80 83       	st	Z, r24
		
	// prescaler=1024 and OCR3A=128 gives frequency of 60 Hz
	TCCR5B |= (1 << WGM52) | (1 << CS52) | (1 << CS50);
     d98:	e1 e2       	ldi	r30, 0x21	; 33
     d9a:	f1 e0       	ldi	r31, 0x01	; 1
     d9c:	80 81       	ld	r24, Z
     d9e:	8d 60       	ori	r24, 0x0D	; 13
     da0:	80 83       	st	Z, r24
	OCR5A = 5000; //128; // 30 Hz
     da2:	88 e8       	ldi	r24, 0x88	; 136
     da4:	93 e1       	ldi	r25, 0x13	; 19
     da6:	90 93 29 01 	sts	0x0129, r25
     daa:	80 93 28 01 	sts	0x0128, r24
	
	
	
	DDRE |= (1 << PE4);
     dae:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |= (1 << PE4);
     db0:	74 9a       	sbi	0x0e, 4	; 14
     db2:	08 95       	ret

00000db4 <solenoid_trigger>:
}


void solenoid_trigger(){
	PORTE &= ~(1 << PE4);
     db4:	74 98       	cbi	0x0e, 4	; 14
	
	TIMSK5 |= (1 << OCIE5A);
     db6:	e3 e7       	ldi	r30, 0x73	; 115
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	80 81       	ld	r24, Z
     dbc:	82 60       	ori	r24, 0x02	; 2
     dbe:	80 83       	st	Z, r24
     dc0:	08 95       	ret

00000dc2 <spi_ss_low>:
#include "avr/io.h"
#include <stdio.h>

/// Set slave select pin low
void spi_ss_low(){
	PORTB &= ~(1 << PB7);
     dc2:	2f 98       	cbi	0x05, 7	; 5
     dc4:	08 95       	ret

00000dc6 <spi_ss_high>:
}

/// Set slave select pin high
void spi_ss_high(){
	PORTB |= (1 << PB7);
     dc6:	2f 9a       	sbi	0x05, 7	; 5
     dc8:	08 95       	ret

00000dca <spi_init>:

/// Initialize Atmega162 as SPI master
void spi_init(void)
{
	// setup IO pins
	DDRB |= (1<<DDB1 | 1<<DDB2 | 1<<DDB7 | 1<<DDB0);
     dca:	84 b1       	in	r24, 0x04	; 4
     dcc:	87 68       	ori	r24, 0x87	; 135
     dce:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1<<DDB3); // not necessary
     dd0:	23 98       	cbi	0x04, 3	; 4
	
	// setup SPI
	SPCR = (1<<SPE | 1<<MSTR | 1<<SPR1 | 1<<SPR0 | 1<<CPOL | 1<<CPHA ) & ~(/*1<<CPOL | 1<<CPHA |*/ 1<<DORD);
     dd2:	8f e5       	ldi	r24, 0x5F	; 95
     dd4:	8c bd       	out	0x2c, r24	; 44
     dd6:	08 95       	ret

00000dd8 <spi_transmit>:
 * @param[in] data One byte of data to transmit
 * @returns Data recieved.
 */
uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     dd8:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     dda:	0d b4       	in	r0, 0x2d	; 45
     ddc:	07 fe       	sbrs	r0, 7
     dde:	fd cf       	rjmp	.-6      	; 0xdda <spi_transmit+0x2>
	
	return SPDR;
     de0:	8e b5       	in	r24, 0x2e	; 46
}
     de2:	08 95       	ret

00000de4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     de4:	8c e0       	ldi	r24, 0x0C	; 12
     de6:	80 93 b8 00 	sts	0x00B8, r24
     dea:	8f ef       	ldi	r24, 0xFF	; 255
     dec:	80 93 bb 00 	sts	0x00BB, r24
     df0:	84 e0       	ldi	r24, 0x04	; 4
     df2:	80 93 bc 00 	sts	0x00BC, r24
     df6:	08 95       	ret

00000df8 <TWI_Start_Transceiver_With_Data>:
     df8:	ff 92       	push	r15
     dfa:	0f 93       	push	r16
     dfc:	1f 93       	push	r17
     dfe:	cf 93       	push	r28
     e00:	df 93       	push	r29
     e02:	8c 01       	movw	r16, r24
     e04:	f6 2e       	mov	r15, r22
     e06:	80 91 bc 00 	lds	r24, 0x00BC
     e0a:	80 ff       	sbrs	r24, 0
     e0c:	0a c0       	rjmp	.+20     	; 0xe22 <TWI_Start_Transceiver_With_Data+0x2a>
     e0e:	cc eb       	ldi	r28, 0xBC	; 188
     e10:	d0 e0       	ldi	r29, 0x00	; 0
     e12:	63 e0       	ldi	r22, 0x03	; 3
     e14:	72 e0       	ldi	r23, 0x02	; 2
     e16:	8c e2       	ldi	r24, 0x2C	; 44
     e18:	90 e0       	ldi	r25, 0x00	; 0
     e1a:	41 d1       	rcall	.+642    	; 0x109e <fputc>
     e1c:	88 81       	ld	r24, Y
     e1e:	80 fd       	sbrc	r24, 0
     e20:	f8 cf       	rjmp	.-16     	; 0xe12 <TWI_Start_Transceiver_With_Data+0x1a>
     e22:	f0 92 07 04 	sts	0x0407, r15
     e26:	f8 01       	movw	r30, r16
     e28:	80 81       	ld	r24, Z
     e2a:	80 93 08 04 	sts	0x0408, r24
     e2e:	80 fd       	sbrc	r24, 0
     e30:	0d c0       	rjmp	.+26     	; 0xe4c <TWI_Start_Transceiver_With_Data+0x54>
     e32:	f1 e0       	ldi	r31, 0x01	; 1
     e34:	ff 15       	cp	r31, r15
     e36:	50 f4       	brcc	.+20     	; 0xe4c <TWI_Start_Transceiver_With_Data+0x54>
     e38:	d8 01       	movw	r26, r16
     e3a:	11 96       	adiw	r26, 0x01	; 1
     e3c:	e9 e0       	ldi	r30, 0x09	; 9
     e3e:	f4 e0       	ldi	r31, 0x04	; 4
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	9d 91       	ld	r25, X+
     e44:	91 93       	st	Z+, r25
     e46:	8f 5f       	subi	r24, 0xFF	; 255
     e48:	8f 11       	cpse	r24, r15
     e4a:	fb cf       	rjmp	.-10     	; 0xe42 <TWI_Start_Transceiver_With_Data+0x4a>
     e4c:	10 92 06 04 	sts	0x0406, r1
     e50:	88 ef       	ldi	r24, 0xF8	; 248
     e52:	80 93 02 02 	sts	0x0202, r24
     e56:	85 ea       	ldi	r24, 0xA5	; 165
     e58:	80 93 bc 00 	sts	0x00BC, r24
     e5c:	df 91       	pop	r29
     e5e:	cf 91       	pop	r28
     e60:	1f 91       	pop	r17
     e62:	0f 91       	pop	r16
     e64:	ff 90       	pop	r15
     e66:	08 95       	ret

00000e68 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e68:	1f 92       	push	r1
     e6a:	0f 92       	push	r0
     e6c:	0f b6       	in	r0, 0x3f	; 63
     e6e:	0f 92       	push	r0
     e70:	11 24       	eor	r1, r1
     e72:	0b b6       	in	r0, 0x3b	; 59
     e74:	0f 92       	push	r0
     e76:	2f 93       	push	r18
     e78:	3f 93       	push	r19
     e7a:	8f 93       	push	r24
     e7c:	9f 93       	push	r25
     e7e:	af 93       	push	r26
     e80:	bf 93       	push	r27
     e82:	ef 93       	push	r30
     e84:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e86:	80 91 b9 00 	lds	r24, 0x00B9
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	fc 01       	movw	r30, r24
     e8e:	38 97       	sbiw	r30, 0x08	; 8
     e90:	e1 35       	cpi	r30, 0x51	; 81
     e92:	f1 05       	cpc	r31, r1
     e94:	08 f0       	brcs	.+2      	; 0xe98 <__vector_39+0x30>
     e96:	55 c0       	rjmp	.+170    	; 0xf42 <__vector_39+0xda>
     e98:	ee 58       	subi	r30, 0x8E	; 142
     e9a:	ff 4f       	sbci	r31, 0xFF	; 255
     e9c:	d2 c0       	rjmp	.+420    	; 0x1042 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e9e:	10 92 05 04 	sts	0x0405, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     ea2:	e0 91 05 04 	lds	r30, 0x0405
     ea6:	80 91 07 04 	lds	r24, 0x0407
     eaa:	e8 17       	cp	r30, r24
     eac:	70 f4       	brcc	.+28     	; 0xeca <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	8e 0f       	add	r24, r30
     eb2:	80 93 05 04 	sts	0x0405, r24
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	e8 5f       	subi	r30, 0xF8	; 248
     eba:	fb 4f       	sbci	r31, 0xFB	; 251
     ebc:	80 81       	ld	r24, Z
     ebe:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ec2:	85 e8       	ldi	r24, 0x85	; 133
     ec4:	80 93 bc 00 	sts	0x00BC, r24
     ec8:	43 c0       	rjmp	.+134    	; 0xf50 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     eca:	80 91 06 04 	lds	r24, 0x0406
     ece:	81 60       	ori	r24, 0x01	; 1
     ed0:	80 93 06 04 	sts	0x0406, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ed4:	84 e9       	ldi	r24, 0x94	; 148
     ed6:	80 93 bc 00 	sts	0x00BC, r24
     eda:	3a c0       	rjmp	.+116    	; 0xf50 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     edc:	e0 91 05 04 	lds	r30, 0x0405
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	8e 0f       	add	r24, r30
     ee4:	80 93 05 04 	sts	0x0405, r24
     ee8:	80 91 bb 00 	lds	r24, 0x00BB
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	e8 5f       	subi	r30, 0xF8	; 248
     ef0:	fb 4f       	sbci	r31, 0xFB	; 251
     ef2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ef4:	20 91 05 04 	lds	r18, 0x0405
     ef8:	30 e0       	ldi	r19, 0x00	; 0
     efa:	80 91 07 04 	lds	r24, 0x0407
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	01 97       	sbiw	r24, 0x01	; 1
     f02:	28 17       	cp	r18, r24
     f04:	39 07       	cpc	r19, r25
     f06:	24 f4       	brge	.+8      	; 0xf10 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f08:	85 ec       	ldi	r24, 0xC5	; 197
     f0a:	80 93 bc 00 	sts	0x00BC, r24
     f0e:	20 c0       	rjmp	.+64     	; 0xf50 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f10:	85 e8       	ldi	r24, 0x85	; 133
     f12:	80 93 bc 00 	sts	0x00BC, r24
     f16:	1c c0       	rjmp	.+56     	; 0xf50 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     f18:	80 91 bb 00 	lds	r24, 0x00BB
     f1c:	e0 91 05 04 	lds	r30, 0x0405
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	e8 5f       	subi	r30, 0xF8	; 248
     f24:	fb 4f       	sbci	r31, 0xFB	; 251
     f26:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f28:	80 91 06 04 	lds	r24, 0x0406
     f2c:	81 60       	ori	r24, 0x01	; 1
     f2e:	80 93 06 04 	sts	0x0406, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f32:	84 e9       	ldi	r24, 0x94	; 148
     f34:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f38:	0b c0       	rjmp	.+22     	; 0xf50 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f3a:	85 ea       	ldi	r24, 0xA5	; 165
     f3c:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f40:	07 c0       	rjmp	.+14     	; 0xf50 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f42:	80 91 b9 00 	lds	r24, 0x00B9
     f46:	80 93 02 02 	sts	0x0202, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f4a:	84 e0       	ldi	r24, 0x04	; 4
     f4c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f50:	ff 91       	pop	r31
     f52:	ef 91       	pop	r30
     f54:	bf 91       	pop	r27
     f56:	af 91       	pop	r26
     f58:	9f 91       	pop	r25
     f5a:	8f 91       	pop	r24
     f5c:	3f 91       	pop	r19
     f5e:	2f 91       	pop	r18
     f60:	0f 90       	pop	r0
     f62:	0b be       	out	0x3b, r0	; 59
     f64:	0f 90       	pop	r0
     f66:	0f be       	out	0x3f, r0	; 63
     f68:	0f 90       	pop	r0
     f6a:	1f 90       	pop	r1
     f6c:	18 95       	reti

00000f6e <uart_send>:
	{
		returnval = recv_buffer[recvtail++];
		recvtail = recvtail%BUFFER_MAX;
	}
	return returnval;
}
     f6e:	e0 ec       	ldi	r30, 0xC0	; 192
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	90 81       	ld	r25, Z
     f74:	95 ff       	sbrs	r25, 5
     f76:	fd cf       	rjmp	.-6      	; 0xf72 <uart_send+0x4>
     f78:	80 93 c6 00 	sts	0x00C6, r24
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	08 95       	ret

00000f82 <__vector_25>:
volatile char recv_buffer[BUFFER_MAX]; 	/*!< Buffer for storing recieved data*/
volatile int recvhead = 0;				/*!< Head of buffer. Where next recieved byte will be placed. */
volatile int recvtail = 0;				/*!< Tail of buffer. Where next read will occour. */

/// Interrupt vector for Rx. Place recieved data into buffer.
ISR(USART0_RX_vect){
     f82:	1f 92       	push	r1
     f84:	0f 92       	push	r0
     f86:	0f b6       	in	r0, 0x3f	; 63
     f88:	0f 92       	push	r0
     f8a:	11 24       	eor	r1, r1
     f8c:	0b b6       	in	r0, 0x3b	; 59
     f8e:	0f 92       	push	r0
     f90:	2f 93       	push	r18
     f92:	3f 93       	push	r19
     f94:	4f 93       	push	r20
     f96:	8f 93       	push	r24
     f98:	9f 93       	push	r25
     f9a:	ef 93       	push	r30
     f9c:	ff 93       	push	r31
	char input = UDR0;
     f9e:	40 91 c6 00 	lds	r20, 0x00C6
	if((recvhead+1)%BUFFER_MAX != recvtail){		// Sjekk at bufferen ikke er full
     fa2:	80 91 0e 04 	lds	r24, 0x040E
     fa6:	90 91 0f 04 	lds	r25, 0x040F
     faa:	20 91 0c 04 	lds	r18, 0x040C
     fae:	30 91 0d 04 	lds	r19, 0x040D
     fb2:	01 96       	adiw	r24, 0x01	; 1
     fb4:	8f 77       	andi	r24, 0x7F	; 127
     fb6:	90 78       	andi	r25, 0x80	; 128
     fb8:	99 23       	and	r25, r25
     fba:	24 f4       	brge	.+8      	; 0xfc4 <__vector_25+0x42>
     fbc:	01 97       	sbiw	r24, 0x01	; 1
     fbe:	80 68       	ori	r24, 0x80	; 128
     fc0:	9f 6f       	ori	r25, 0xFF	; 255
     fc2:	01 96       	adiw	r24, 0x01	; 1
     fc4:	82 17       	cp	r24, r18
     fc6:	93 07       	cpc	r25, r19
     fc8:	c1 f0       	breq	.+48     	; 0xffa <__vector_25+0x78>
		recv_buffer[recvhead] = input;				// If so, legg inn byte
     fca:	e0 91 0e 04 	lds	r30, 0x040E
     fce:	f0 91 0f 04 	lds	r31, 0x040F
     fd2:	e8 5e       	subi	r30, 0xE8	; 232
     fd4:	fb 4f       	sbci	r31, 0xFB	; 251
     fd6:	40 83       	st	Z, r20
		recvhead = (recvhead+1)%BUFFER_MAX;
     fd8:	80 91 0e 04 	lds	r24, 0x040E
     fdc:	90 91 0f 04 	lds	r25, 0x040F
     fe0:	01 96       	adiw	r24, 0x01	; 1
     fe2:	8f 77       	andi	r24, 0x7F	; 127
     fe4:	90 78       	andi	r25, 0x80	; 128
     fe6:	99 23       	and	r25, r25
     fe8:	24 f4       	brge	.+8      	; 0xff2 <__vector_25+0x70>
     fea:	01 97       	sbiw	r24, 0x01	; 1
     fec:	80 68       	ori	r24, 0x80	; 128
     fee:	9f 6f       	ori	r25, 0xFF	; 255
     ff0:	01 96       	adiw	r24, 0x01	; 1
     ff2:	90 93 0f 04 	sts	0x040F, r25
     ff6:	80 93 0e 04 	sts	0x040E, r24
	}

}
     ffa:	ff 91       	pop	r31
     ffc:	ef 91       	pop	r30
     ffe:	9f 91       	pop	r25
    1000:	8f 91       	pop	r24
    1002:	4f 91       	pop	r20
    1004:	3f 91       	pop	r19
    1006:	2f 91       	pop	r18
    1008:	0f 90       	pop	r0
    100a:	0b be       	out	0x3b, r0	; 59
    100c:	0f 90       	pop	r0
    100e:	0f be       	out	0x3f, r0	; 63
    1010:	0f 90       	pop	r0
    1012:	1f 90       	pop	r1
    1014:	18 95       	reti

00001016 <uart_init>:
///Initialize uart
void uart_init(void){
	
	// set baud rate
	int timerval = (F_CPU/(16*BAUD) - 1);
	UBRR0L = timerval&0xFF;
    1016:	87 e6       	ldi	r24, 0x67	; 103
    1018:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = (timerval>>8)&0x0F;
    101c:	10 92 c5 00 	sts	0x00C5, r1
	
	// enable interupts on Rx & Tx, and enable Rx & Tx
	UCSR0B |= (1 << RXCIE0) | (1 << TXEN0);
    1020:	e1 ec       	ldi	r30, 0xC1	; 193
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	80 81       	ld	r24, Z
    1026:	88 68       	ori	r24, 0x88	; 136
    1028:	80 83       	st	Z, r24
	
	// enable async mode
	UCSR0C &= ~(1 << UMSEL01); // changed from UMSEL0
    102a:	e2 ec       	ldi	r30, 0xC2	; 194
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	8f 77       	andi	r24, 0x7F	; 127
    1032:	80 83       	st	Z, r24
	
	// parity disable
	UCSR0C &= ~((1 << UPM00) | (1 << UPM10));
    1034:	80 81       	ld	r24, Z
    1036:	8f 7e       	andi	r24, 0xEF	; 239
    1038:	80 83       	st	Z, r24
	
	// stop bit to 1
	UCSR0C &= ~(1 << USBS0);
    103a:	80 81       	ld	r24, Z
    103c:	87 7f       	andi	r24, 0xF7	; 247
    103e:	80 83       	st	Z, r24
    1040:	08 95       	ret

00001042 <__tablejump2__>:
    1042:	ee 0f       	add	r30, r30
    1044:	ff 1f       	adc	r31, r31

00001046 <__tablejump__>:
    1046:	05 90       	lpm	r0, Z+
    1048:	f4 91       	lpm	r31, Z
    104a:	e0 2d       	mov	r30, r0
    104c:	19 94       	eijmp

0000104e <__umulhisi3>:
    104e:	a2 9f       	mul	r26, r18
    1050:	b0 01       	movw	r22, r0
    1052:	b3 9f       	mul	r27, r19
    1054:	c0 01       	movw	r24, r0
    1056:	a3 9f       	mul	r26, r19
    1058:	70 0d       	add	r23, r0
    105a:	81 1d       	adc	r24, r1
    105c:	11 24       	eor	r1, r1
    105e:	91 1d       	adc	r25, r1
    1060:	b2 9f       	mul	r27, r18
    1062:	70 0d       	add	r23, r0
    1064:	81 1d       	adc	r24, r1
    1066:	11 24       	eor	r1, r1
    1068:	91 1d       	adc	r25, r1
    106a:	08 95       	ret

0000106c <__muluhisi3>:
    106c:	f0 df       	rcall	.-32     	; 0x104e <__umulhisi3>
    106e:	a5 9f       	mul	r26, r21
    1070:	90 0d       	add	r25, r0
    1072:	b4 9f       	mul	r27, r20
    1074:	90 0d       	add	r25, r0
    1076:	a4 9f       	mul	r26, r20
    1078:	80 0d       	add	r24, r0
    107a:	91 1d       	adc	r25, r1
    107c:	11 24       	eor	r1, r1
    107e:	08 95       	ret

00001080 <fprintf>:
    1080:	cf 93       	push	r28
    1082:	df 93       	push	r29
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
    1088:	ae 01       	movw	r20, r28
    108a:	46 5f       	subi	r20, 0xF6	; 246
    108c:	5f 4f       	sbci	r21, 0xFF	; 255
    108e:	68 85       	ldd	r22, Y+8	; 0x08
    1090:	79 85       	ldd	r23, Y+9	; 0x09
    1092:	8e 81       	ldd	r24, Y+6	; 0x06
    1094:	9f 81       	ldd	r25, Y+7	; 0x07
    1096:	77 d0       	rcall	.+238    	; 0x1186 <vfprintf>
    1098:	df 91       	pop	r29
    109a:	cf 91       	pop	r28
    109c:	08 95       	ret

0000109e <fputc>:
    109e:	0f 93       	push	r16
    10a0:	1f 93       	push	r17
    10a2:	cf 93       	push	r28
    10a4:	df 93       	push	r29
    10a6:	18 2f       	mov	r17, r24
    10a8:	09 2f       	mov	r16, r25
    10aa:	eb 01       	movw	r28, r22
    10ac:	8b 81       	ldd	r24, Y+3	; 0x03
    10ae:	81 fd       	sbrc	r24, 1
    10b0:	03 c0       	rjmp	.+6      	; 0x10b8 <fputc+0x1a>
    10b2:	8f ef       	ldi	r24, 0xFF	; 255
    10b4:	9f ef       	ldi	r25, 0xFF	; 255
    10b6:	20 c0       	rjmp	.+64     	; 0x10f8 <fputc+0x5a>
    10b8:	82 ff       	sbrs	r24, 2
    10ba:	10 c0       	rjmp	.+32     	; 0x10dc <fputc+0x3e>
    10bc:	4e 81       	ldd	r20, Y+6	; 0x06
    10be:	5f 81       	ldd	r21, Y+7	; 0x07
    10c0:	2c 81       	ldd	r18, Y+4	; 0x04
    10c2:	3d 81       	ldd	r19, Y+5	; 0x05
    10c4:	42 17       	cp	r20, r18
    10c6:	53 07       	cpc	r21, r19
    10c8:	7c f4       	brge	.+30     	; 0x10e8 <fputc+0x4a>
    10ca:	e8 81       	ld	r30, Y
    10cc:	f9 81       	ldd	r31, Y+1	; 0x01
    10ce:	9f 01       	movw	r18, r30
    10d0:	2f 5f       	subi	r18, 0xFF	; 255
    10d2:	3f 4f       	sbci	r19, 0xFF	; 255
    10d4:	39 83       	std	Y+1, r19	; 0x01
    10d6:	28 83       	st	Y, r18
    10d8:	10 83       	st	Z, r17
    10da:	06 c0       	rjmp	.+12     	; 0x10e8 <fputc+0x4a>
    10dc:	e8 85       	ldd	r30, Y+8	; 0x08
    10de:	f9 85       	ldd	r31, Y+9	; 0x09
    10e0:	81 2f       	mov	r24, r17
    10e2:	19 95       	eicall
    10e4:	89 2b       	or	r24, r25
    10e6:	29 f7       	brne	.-54     	; 0x10b2 <fputc+0x14>
    10e8:	2e 81       	ldd	r18, Y+6	; 0x06
    10ea:	3f 81       	ldd	r19, Y+7	; 0x07
    10ec:	2f 5f       	subi	r18, 0xFF	; 255
    10ee:	3f 4f       	sbci	r19, 0xFF	; 255
    10f0:	3f 83       	std	Y+7, r19	; 0x07
    10f2:	2e 83       	std	Y+6, r18	; 0x06
    10f4:	81 2f       	mov	r24, r17
    10f6:	90 2f       	mov	r25, r16
    10f8:	df 91       	pop	r29
    10fa:	cf 91       	pop	r28
    10fc:	1f 91       	pop	r17
    10fe:	0f 91       	pop	r16
    1100:	08 95       	ret

00001102 <fwrite>:
    1102:	8f 92       	push	r8
    1104:	9f 92       	push	r9
    1106:	af 92       	push	r10
    1108:	bf 92       	push	r11
    110a:	cf 92       	push	r12
    110c:	df 92       	push	r13
    110e:	ef 92       	push	r14
    1110:	ff 92       	push	r15
    1112:	0f 93       	push	r16
    1114:	1f 93       	push	r17
    1116:	cf 93       	push	r28
    1118:	df 93       	push	r29
    111a:	6b 01       	movw	r12, r22
    111c:	4a 01       	movw	r8, r20
    111e:	79 01       	movw	r14, r18
    1120:	d9 01       	movw	r26, r18
    1122:	13 96       	adiw	r26, 0x03	; 3
    1124:	2c 91       	ld	r18, X
    1126:	21 ff       	sbrs	r18, 1
    1128:	1d c0       	rjmp	.+58     	; 0x1164 <fwrite+0x62>
    112a:	c0 e0       	ldi	r28, 0x00	; 0
    112c:	d0 e0       	ldi	r29, 0x00	; 0
    112e:	c8 15       	cp	r28, r8
    1130:	d9 05       	cpc	r29, r9
    1132:	d9 f0       	breq	.+54     	; 0x116a <fwrite+0x68>
    1134:	8c 01       	movw	r16, r24
    1136:	5c 01       	movw	r10, r24
    1138:	ac 0c       	add	r10, r12
    113a:	bd 1c       	adc	r11, r13
    113c:	c8 01       	movw	r24, r16
    113e:	0a 15       	cp	r16, r10
    1140:	1b 05       	cpc	r17, r11
    1142:	71 f0       	breq	.+28     	; 0x1160 <fwrite+0x5e>
    1144:	0f 5f       	subi	r16, 0xFF	; 255
    1146:	1f 4f       	sbci	r17, 0xFF	; 255
    1148:	d7 01       	movw	r26, r14
    114a:	18 96       	adiw	r26, 0x08	; 8
    114c:	ed 91       	ld	r30, X+
    114e:	fc 91       	ld	r31, X
    1150:	19 97       	sbiw	r26, 0x09	; 9
    1152:	b7 01       	movw	r22, r14
    1154:	dc 01       	movw	r26, r24
    1156:	8c 91       	ld	r24, X
    1158:	19 95       	eicall
    115a:	89 2b       	or	r24, r25
    115c:	79 f3       	breq	.-34     	; 0x113c <fwrite+0x3a>
    115e:	05 c0       	rjmp	.+10     	; 0x116a <fwrite+0x68>
    1160:	21 96       	adiw	r28, 0x01	; 1
    1162:	e5 cf       	rjmp	.-54     	; 0x112e <fwrite+0x2c>
    1164:	80 e0       	ldi	r24, 0x00	; 0
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	01 c0       	rjmp	.+2      	; 0x116c <fwrite+0x6a>
    116a:	ce 01       	movw	r24, r28
    116c:	df 91       	pop	r29
    116e:	cf 91       	pop	r28
    1170:	1f 91       	pop	r17
    1172:	0f 91       	pop	r16
    1174:	ff 90       	pop	r15
    1176:	ef 90       	pop	r14
    1178:	df 90       	pop	r13
    117a:	cf 90       	pop	r12
    117c:	bf 90       	pop	r11
    117e:	af 90       	pop	r10
    1180:	9f 90       	pop	r9
    1182:	8f 90       	pop	r8
    1184:	08 95       	ret

00001186 <vfprintf>:
    1186:	2f 92       	push	r2
    1188:	3f 92       	push	r3
    118a:	4f 92       	push	r4
    118c:	5f 92       	push	r5
    118e:	6f 92       	push	r6
    1190:	7f 92       	push	r7
    1192:	8f 92       	push	r8
    1194:	9f 92       	push	r9
    1196:	af 92       	push	r10
    1198:	bf 92       	push	r11
    119a:	cf 92       	push	r12
    119c:	df 92       	push	r13
    119e:	ef 92       	push	r14
    11a0:	ff 92       	push	r15
    11a2:	0f 93       	push	r16
    11a4:	1f 93       	push	r17
    11a6:	cf 93       	push	r28
    11a8:	df 93       	push	r29
    11aa:	cd b7       	in	r28, 0x3d	; 61
    11ac:	de b7       	in	r29, 0x3e	; 62
    11ae:	2c 97       	sbiw	r28, 0x0c	; 12
    11b0:	0f b6       	in	r0, 0x3f	; 63
    11b2:	f8 94       	cli
    11b4:	de bf       	out	0x3e, r29	; 62
    11b6:	0f be       	out	0x3f, r0	; 63
    11b8:	cd bf       	out	0x3d, r28	; 61
    11ba:	7c 01       	movw	r14, r24
    11bc:	6b 01       	movw	r12, r22
    11be:	8a 01       	movw	r16, r20
    11c0:	fc 01       	movw	r30, r24
    11c2:	17 82       	std	Z+7, r1	; 0x07
    11c4:	16 82       	std	Z+6, r1	; 0x06
    11c6:	83 81       	ldd	r24, Z+3	; 0x03
    11c8:	81 ff       	sbrs	r24, 1
    11ca:	b0 c1       	rjmp	.+864    	; 0x152c <vfprintf+0x3a6>
    11cc:	ce 01       	movw	r24, r28
    11ce:	01 96       	adiw	r24, 0x01	; 1
    11d0:	4c 01       	movw	r8, r24
    11d2:	f7 01       	movw	r30, r14
    11d4:	93 81       	ldd	r25, Z+3	; 0x03
    11d6:	f6 01       	movw	r30, r12
    11d8:	93 fd       	sbrc	r25, 3
    11da:	85 91       	lpm	r24, Z+
    11dc:	93 ff       	sbrs	r25, 3
    11de:	81 91       	ld	r24, Z+
    11e0:	6f 01       	movw	r12, r30
    11e2:	88 23       	and	r24, r24
    11e4:	09 f4       	brne	.+2      	; 0x11e8 <vfprintf+0x62>
    11e6:	9e c1       	rjmp	.+828    	; 0x1524 <vfprintf+0x39e>
    11e8:	85 32       	cpi	r24, 0x25	; 37
    11ea:	39 f4       	brne	.+14     	; 0x11fa <vfprintf+0x74>
    11ec:	93 fd       	sbrc	r25, 3
    11ee:	85 91       	lpm	r24, Z+
    11f0:	93 ff       	sbrs	r25, 3
    11f2:	81 91       	ld	r24, Z+
    11f4:	6f 01       	movw	r12, r30
    11f6:	85 32       	cpi	r24, 0x25	; 37
    11f8:	21 f4       	brne	.+8      	; 0x1202 <vfprintf+0x7c>
    11fa:	b7 01       	movw	r22, r14
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	4f df       	rcall	.-354    	; 0x109e <fputc>
    1200:	e8 cf       	rjmp	.-48     	; 0x11d2 <vfprintf+0x4c>
    1202:	51 2c       	mov	r5, r1
    1204:	31 2c       	mov	r3, r1
    1206:	20 e0       	ldi	r18, 0x00	; 0
    1208:	20 32       	cpi	r18, 0x20	; 32
    120a:	a0 f4       	brcc	.+40     	; 0x1234 <vfprintf+0xae>
    120c:	8b 32       	cpi	r24, 0x2B	; 43
    120e:	69 f0       	breq	.+26     	; 0x122a <vfprintf+0xa4>
    1210:	30 f4       	brcc	.+12     	; 0x121e <vfprintf+0x98>
    1212:	80 32       	cpi	r24, 0x20	; 32
    1214:	59 f0       	breq	.+22     	; 0x122c <vfprintf+0xa6>
    1216:	83 32       	cpi	r24, 0x23	; 35
    1218:	69 f4       	brne	.+26     	; 0x1234 <vfprintf+0xae>
    121a:	20 61       	ori	r18, 0x10	; 16
    121c:	2c c0       	rjmp	.+88     	; 0x1276 <vfprintf+0xf0>
    121e:	8d 32       	cpi	r24, 0x2D	; 45
    1220:	39 f0       	breq	.+14     	; 0x1230 <vfprintf+0xaa>
    1222:	80 33       	cpi	r24, 0x30	; 48
    1224:	39 f4       	brne	.+14     	; 0x1234 <vfprintf+0xae>
    1226:	21 60       	ori	r18, 0x01	; 1
    1228:	26 c0       	rjmp	.+76     	; 0x1276 <vfprintf+0xf0>
    122a:	22 60       	ori	r18, 0x02	; 2
    122c:	24 60       	ori	r18, 0x04	; 4
    122e:	23 c0       	rjmp	.+70     	; 0x1276 <vfprintf+0xf0>
    1230:	28 60       	ori	r18, 0x08	; 8
    1232:	21 c0       	rjmp	.+66     	; 0x1276 <vfprintf+0xf0>
    1234:	27 fd       	sbrc	r18, 7
    1236:	27 c0       	rjmp	.+78     	; 0x1286 <vfprintf+0x100>
    1238:	30 ed       	ldi	r19, 0xD0	; 208
    123a:	38 0f       	add	r19, r24
    123c:	3a 30       	cpi	r19, 0x0A	; 10
    123e:	78 f4       	brcc	.+30     	; 0x125e <vfprintf+0xd8>
    1240:	26 ff       	sbrs	r18, 6
    1242:	06 c0       	rjmp	.+12     	; 0x1250 <vfprintf+0xca>
    1244:	fa e0       	ldi	r31, 0x0A	; 10
    1246:	5f 9e       	mul	r5, r31
    1248:	30 0d       	add	r19, r0
    124a:	11 24       	eor	r1, r1
    124c:	53 2e       	mov	r5, r19
    124e:	13 c0       	rjmp	.+38     	; 0x1276 <vfprintf+0xf0>
    1250:	8a e0       	ldi	r24, 0x0A	; 10
    1252:	38 9e       	mul	r3, r24
    1254:	30 0d       	add	r19, r0
    1256:	11 24       	eor	r1, r1
    1258:	33 2e       	mov	r3, r19
    125a:	20 62       	ori	r18, 0x20	; 32
    125c:	0c c0       	rjmp	.+24     	; 0x1276 <vfprintf+0xf0>
    125e:	8e 32       	cpi	r24, 0x2E	; 46
    1260:	21 f4       	brne	.+8      	; 0x126a <vfprintf+0xe4>
    1262:	26 fd       	sbrc	r18, 6
    1264:	5f c1       	rjmp	.+702    	; 0x1524 <vfprintf+0x39e>
    1266:	20 64       	ori	r18, 0x40	; 64
    1268:	06 c0       	rjmp	.+12     	; 0x1276 <vfprintf+0xf0>
    126a:	8c 36       	cpi	r24, 0x6C	; 108
    126c:	11 f4       	brne	.+4      	; 0x1272 <vfprintf+0xec>
    126e:	20 68       	ori	r18, 0x80	; 128
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <vfprintf+0xf0>
    1272:	88 36       	cpi	r24, 0x68	; 104
    1274:	41 f4       	brne	.+16     	; 0x1286 <vfprintf+0x100>
    1276:	f6 01       	movw	r30, r12
    1278:	93 fd       	sbrc	r25, 3
    127a:	85 91       	lpm	r24, Z+
    127c:	93 ff       	sbrs	r25, 3
    127e:	81 91       	ld	r24, Z+
    1280:	6f 01       	movw	r12, r30
    1282:	81 11       	cpse	r24, r1
    1284:	c1 cf       	rjmp	.-126    	; 0x1208 <vfprintf+0x82>
    1286:	98 2f       	mov	r25, r24
    1288:	9f 7d       	andi	r25, 0xDF	; 223
    128a:	95 54       	subi	r25, 0x45	; 69
    128c:	93 30       	cpi	r25, 0x03	; 3
    128e:	28 f4       	brcc	.+10     	; 0x129a <vfprintf+0x114>
    1290:	0c 5f       	subi	r16, 0xFC	; 252
    1292:	1f 4f       	sbci	r17, 0xFF	; 255
    1294:	ff e3       	ldi	r31, 0x3F	; 63
    1296:	f9 83       	std	Y+1, r31	; 0x01
    1298:	0d c0       	rjmp	.+26     	; 0x12b4 <vfprintf+0x12e>
    129a:	83 36       	cpi	r24, 0x63	; 99
    129c:	31 f0       	breq	.+12     	; 0x12aa <vfprintf+0x124>
    129e:	83 37       	cpi	r24, 0x73	; 115
    12a0:	71 f0       	breq	.+28     	; 0x12be <vfprintf+0x138>
    12a2:	83 35       	cpi	r24, 0x53	; 83
    12a4:	09 f0       	breq	.+2      	; 0x12a8 <vfprintf+0x122>
    12a6:	57 c0       	rjmp	.+174    	; 0x1356 <vfprintf+0x1d0>
    12a8:	21 c0       	rjmp	.+66     	; 0x12ec <vfprintf+0x166>
    12aa:	f8 01       	movw	r30, r16
    12ac:	80 81       	ld	r24, Z
    12ae:	89 83       	std	Y+1, r24	; 0x01
    12b0:	0e 5f       	subi	r16, 0xFE	; 254
    12b2:	1f 4f       	sbci	r17, 0xFF	; 255
    12b4:	44 24       	eor	r4, r4
    12b6:	43 94       	inc	r4
    12b8:	51 2c       	mov	r5, r1
    12ba:	54 01       	movw	r10, r8
    12bc:	14 c0       	rjmp	.+40     	; 0x12e6 <vfprintf+0x160>
    12be:	38 01       	movw	r6, r16
    12c0:	f2 e0       	ldi	r31, 0x02	; 2
    12c2:	6f 0e       	add	r6, r31
    12c4:	71 1c       	adc	r7, r1
    12c6:	f8 01       	movw	r30, r16
    12c8:	a0 80       	ld	r10, Z
    12ca:	b1 80       	ldd	r11, Z+1	; 0x01
    12cc:	26 ff       	sbrs	r18, 6
    12ce:	03 c0       	rjmp	.+6      	; 0x12d6 <vfprintf+0x150>
    12d0:	65 2d       	mov	r22, r5
    12d2:	70 e0       	ldi	r23, 0x00	; 0
    12d4:	02 c0       	rjmp	.+4      	; 0x12da <vfprintf+0x154>
    12d6:	6f ef       	ldi	r22, 0xFF	; 255
    12d8:	7f ef       	ldi	r23, 0xFF	; 255
    12da:	c5 01       	movw	r24, r10
    12dc:	2c 87       	std	Y+12, r18	; 0x0c
    12de:	4c d1       	rcall	.+664    	; 0x1578 <strnlen>
    12e0:	2c 01       	movw	r4, r24
    12e2:	83 01       	movw	r16, r6
    12e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    12e6:	2f 77       	andi	r18, 0x7F	; 127
    12e8:	22 2e       	mov	r2, r18
    12ea:	16 c0       	rjmp	.+44     	; 0x1318 <vfprintf+0x192>
    12ec:	38 01       	movw	r6, r16
    12ee:	f2 e0       	ldi	r31, 0x02	; 2
    12f0:	6f 0e       	add	r6, r31
    12f2:	71 1c       	adc	r7, r1
    12f4:	f8 01       	movw	r30, r16
    12f6:	a0 80       	ld	r10, Z
    12f8:	b1 80       	ldd	r11, Z+1	; 0x01
    12fa:	26 ff       	sbrs	r18, 6
    12fc:	03 c0       	rjmp	.+6      	; 0x1304 <vfprintf+0x17e>
    12fe:	65 2d       	mov	r22, r5
    1300:	70 e0       	ldi	r23, 0x00	; 0
    1302:	02 c0       	rjmp	.+4      	; 0x1308 <vfprintf+0x182>
    1304:	6f ef       	ldi	r22, 0xFF	; 255
    1306:	7f ef       	ldi	r23, 0xFF	; 255
    1308:	c5 01       	movw	r24, r10
    130a:	2c 87       	std	Y+12, r18	; 0x0c
    130c:	2a d1       	rcall	.+596    	; 0x1562 <strnlen_P>
    130e:	2c 01       	movw	r4, r24
    1310:	2c 85       	ldd	r18, Y+12	; 0x0c
    1312:	20 68       	ori	r18, 0x80	; 128
    1314:	22 2e       	mov	r2, r18
    1316:	83 01       	movw	r16, r6
    1318:	23 fc       	sbrc	r2, 3
    131a:	19 c0       	rjmp	.+50     	; 0x134e <vfprintf+0x1c8>
    131c:	83 2d       	mov	r24, r3
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	48 16       	cp	r4, r24
    1322:	59 06       	cpc	r5, r25
    1324:	a0 f4       	brcc	.+40     	; 0x134e <vfprintf+0x1c8>
    1326:	b7 01       	movw	r22, r14
    1328:	80 e2       	ldi	r24, 0x20	; 32
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	b8 de       	rcall	.-656    	; 0x109e <fputc>
    132e:	3a 94       	dec	r3
    1330:	f5 cf       	rjmp	.-22     	; 0x131c <vfprintf+0x196>
    1332:	f5 01       	movw	r30, r10
    1334:	27 fc       	sbrc	r2, 7
    1336:	85 91       	lpm	r24, Z+
    1338:	27 fe       	sbrs	r2, 7
    133a:	81 91       	ld	r24, Z+
    133c:	5f 01       	movw	r10, r30
    133e:	b7 01       	movw	r22, r14
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	ad de       	rcall	.-678    	; 0x109e <fputc>
    1344:	31 10       	cpse	r3, r1
    1346:	3a 94       	dec	r3
    1348:	f1 e0       	ldi	r31, 0x01	; 1
    134a:	4f 1a       	sub	r4, r31
    134c:	51 08       	sbc	r5, r1
    134e:	41 14       	cp	r4, r1
    1350:	51 04       	cpc	r5, r1
    1352:	79 f7       	brne	.-34     	; 0x1332 <vfprintf+0x1ac>
    1354:	de c0       	rjmp	.+444    	; 0x1512 <vfprintf+0x38c>
    1356:	84 36       	cpi	r24, 0x64	; 100
    1358:	11 f0       	breq	.+4      	; 0x135e <vfprintf+0x1d8>
    135a:	89 36       	cpi	r24, 0x69	; 105
    135c:	31 f5       	brne	.+76     	; 0x13aa <vfprintf+0x224>
    135e:	f8 01       	movw	r30, r16
    1360:	27 ff       	sbrs	r18, 7
    1362:	07 c0       	rjmp	.+14     	; 0x1372 <vfprintf+0x1ec>
    1364:	60 81       	ld	r22, Z
    1366:	71 81       	ldd	r23, Z+1	; 0x01
    1368:	82 81       	ldd	r24, Z+2	; 0x02
    136a:	93 81       	ldd	r25, Z+3	; 0x03
    136c:	0c 5f       	subi	r16, 0xFC	; 252
    136e:	1f 4f       	sbci	r17, 0xFF	; 255
    1370:	08 c0       	rjmp	.+16     	; 0x1382 <vfprintf+0x1fc>
    1372:	60 81       	ld	r22, Z
    1374:	71 81       	ldd	r23, Z+1	; 0x01
    1376:	88 27       	eor	r24, r24
    1378:	77 fd       	sbrc	r23, 7
    137a:	80 95       	com	r24
    137c:	98 2f       	mov	r25, r24
    137e:	0e 5f       	subi	r16, 0xFE	; 254
    1380:	1f 4f       	sbci	r17, 0xFF	; 255
    1382:	2f 76       	andi	r18, 0x6F	; 111
    1384:	b2 2e       	mov	r11, r18
    1386:	97 ff       	sbrs	r25, 7
    1388:	09 c0       	rjmp	.+18     	; 0x139c <vfprintf+0x216>
    138a:	90 95       	com	r25
    138c:	80 95       	com	r24
    138e:	70 95       	com	r23
    1390:	61 95       	neg	r22
    1392:	7f 4f       	sbci	r23, 0xFF	; 255
    1394:	8f 4f       	sbci	r24, 0xFF	; 255
    1396:	9f 4f       	sbci	r25, 0xFF	; 255
    1398:	20 68       	ori	r18, 0x80	; 128
    139a:	b2 2e       	mov	r11, r18
    139c:	2a e0       	ldi	r18, 0x0A	; 10
    139e:	30 e0       	ldi	r19, 0x00	; 0
    13a0:	a4 01       	movw	r20, r8
    13a2:	f5 d0       	rcall	.+490    	; 0x158e <__ultoa_invert>
    13a4:	a8 2e       	mov	r10, r24
    13a6:	a8 18       	sub	r10, r8
    13a8:	43 c0       	rjmp	.+134    	; 0x1430 <vfprintf+0x2aa>
    13aa:	85 37       	cpi	r24, 0x75	; 117
    13ac:	29 f4       	brne	.+10     	; 0x13b8 <vfprintf+0x232>
    13ae:	2f 7e       	andi	r18, 0xEF	; 239
    13b0:	b2 2e       	mov	r11, r18
    13b2:	2a e0       	ldi	r18, 0x0A	; 10
    13b4:	30 e0       	ldi	r19, 0x00	; 0
    13b6:	25 c0       	rjmp	.+74     	; 0x1402 <vfprintf+0x27c>
    13b8:	f2 2f       	mov	r31, r18
    13ba:	f9 7f       	andi	r31, 0xF9	; 249
    13bc:	bf 2e       	mov	r11, r31
    13be:	8f 36       	cpi	r24, 0x6F	; 111
    13c0:	c1 f0       	breq	.+48     	; 0x13f2 <vfprintf+0x26c>
    13c2:	18 f4       	brcc	.+6      	; 0x13ca <vfprintf+0x244>
    13c4:	88 35       	cpi	r24, 0x58	; 88
    13c6:	79 f0       	breq	.+30     	; 0x13e6 <vfprintf+0x260>
    13c8:	ad c0       	rjmp	.+346    	; 0x1524 <vfprintf+0x39e>
    13ca:	80 37       	cpi	r24, 0x70	; 112
    13cc:	19 f0       	breq	.+6      	; 0x13d4 <vfprintf+0x24e>
    13ce:	88 37       	cpi	r24, 0x78	; 120
    13d0:	21 f0       	breq	.+8      	; 0x13da <vfprintf+0x254>
    13d2:	a8 c0       	rjmp	.+336    	; 0x1524 <vfprintf+0x39e>
    13d4:	2f 2f       	mov	r18, r31
    13d6:	20 61       	ori	r18, 0x10	; 16
    13d8:	b2 2e       	mov	r11, r18
    13da:	b4 fe       	sbrs	r11, 4
    13dc:	0d c0       	rjmp	.+26     	; 0x13f8 <vfprintf+0x272>
    13de:	8b 2d       	mov	r24, r11
    13e0:	84 60       	ori	r24, 0x04	; 4
    13e2:	b8 2e       	mov	r11, r24
    13e4:	09 c0       	rjmp	.+18     	; 0x13f8 <vfprintf+0x272>
    13e6:	24 ff       	sbrs	r18, 4
    13e8:	0a c0       	rjmp	.+20     	; 0x13fe <vfprintf+0x278>
    13ea:	9f 2f       	mov	r25, r31
    13ec:	96 60       	ori	r25, 0x06	; 6
    13ee:	b9 2e       	mov	r11, r25
    13f0:	06 c0       	rjmp	.+12     	; 0x13fe <vfprintf+0x278>
    13f2:	28 e0       	ldi	r18, 0x08	; 8
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	05 c0       	rjmp	.+10     	; 0x1402 <vfprintf+0x27c>
    13f8:	20 e1       	ldi	r18, 0x10	; 16
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	02 c0       	rjmp	.+4      	; 0x1402 <vfprintf+0x27c>
    13fe:	20 e1       	ldi	r18, 0x10	; 16
    1400:	32 e0       	ldi	r19, 0x02	; 2
    1402:	f8 01       	movw	r30, r16
    1404:	b7 fe       	sbrs	r11, 7
    1406:	07 c0       	rjmp	.+14     	; 0x1416 <vfprintf+0x290>
    1408:	60 81       	ld	r22, Z
    140a:	71 81       	ldd	r23, Z+1	; 0x01
    140c:	82 81       	ldd	r24, Z+2	; 0x02
    140e:	93 81       	ldd	r25, Z+3	; 0x03
    1410:	0c 5f       	subi	r16, 0xFC	; 252
    1412:	1f 4f       	sbci	r17, 0xFF	; 255
    1414:	06 c0       	rjmp	.+12     	; 0x1422 <vfprintf+0x29c>
    1416:	60 81       	ld	r22, Z
    1418:	71 81       	ldd	r23, Z+1	; 0x01
    141a:	80 e0       	ldi	r24, 0x00	; 0
    141c:	90 e0       	ldi	r25, 0x00	; 0
    141e:	0e 5f       	subi	r16, 0xFE	; 254
    1420:	1f 4f       	sbci	r17, 0xFF	; 255
    1422:	a4 01       	movw	r20, r8
    1424:	b4 d0       	rcall	.+360    	; 0x158e <__ultoa_invert>
    1426:	a8 2e       	mov	r10, r24
    1428:	a8 18       	sub	r10, r8
    142a:	fb 2d       	mov	r31, r11
    142c:	ff 77       	andi	r31, 0x7F	; 127
    142e:	bf 2e       	mov	r11, r31
    1430:	b6 fe       	sbrs	r11, 6
    1432:	0b c0       	rjmp	.+22     	; 0x144a <vfprintf+0x2c4>
    1434:	2b 2d       	mov	r18, r11
    1436:	2e 7f       	andi	r18, 0xFE	; 254
    1438:	a5 14       	cp	r10, r5
    143a:	50 f4       	brcc	.+20     	; 0x1450 <vfprintf+0x2ca>
    143c:	b4 fe       	sbrs	r11, 4
    143e:	0a c0       	rjmp	.+20     	; 0x1454 <vfprintf+0x2ce>
    1440:	b2 fc       	sbrc	r11, 2
    1442:	08 c0       	rjmp	.+16     	; 0x1454 <vfprintf+0x2ce>
    1444:	2b 2d       	mov	r18, r11
    1446:	2e 7e       	andi	r18, 0xEE	; 238
    1448:	05 c0       	rjmp	.+10     	; 0x1454 <vfprintf+0x2ce>
    144a:	7a 2c       	mov	r7, r10
    144c:	2b 2d       	mov	r18, r11
    144e:	03 c0       	rjmp	.+6      	; 0x1456 <vfprintf+0x2d0>
    1450:	7a 2c       	mov	r7, r10
    1452:	01 c0       	rjmp	.+2      	; 0x1456 <vfprintf+0x2d0>
    1454:	75 2c       	mov	r7, r5
    1456:	24 ff       	sbrs	r18, 4
    1458:	0d c0       	rjmp	.+26     	; 0x1474 <vfprintf+0x2ee>
    145a:	fe 01       	movw	r30, r28
    145c:	ea 0d       	add	r30, r10
    145e:	f1 1d       	adc	r31, r1
    1460:	80 81       	ld	r24, Z
    1462:	80 33       	cpi	r24, 0x30	; 48
    1464:	11 f4       	brne	.+4      	; 0x146a <vfprintf+0x2e4>
    1466:	29 7e       	andi	r18, 0xE9	; 233
    1468:	09 c0       	rjmp	.+18     	; 0x147c <vfprintf+0x2f6>
    146a:	22 ff       	sbrs	r18, 2
    146c:	06 c0       	rjmp	.+12     	; 0x147a <vfprintf+0x2f4>
    146e:	73 94       	inc	r7
    1470:	73 94       	inc	r7
    1472:	04 c0       	rjmp	.+8      	; 0x147c <vfprintf+0x2f6>
    1474:	82 2f       	mov	r24, r18
    1476:	86 78       	andi	r24, 0x86	; 134
    1478:	09 f0       	breq	.+2      	; 0x147c <vfprintf+0x2f6>
    147a:	73 94       	inc	r7
    147c:	23 fd       	sbrc	r18, 3
    147e:	12 c0       	rjmp	.+36     	; 0x14a4 <vfprintf+0x31e>
    1480:	20 ff       	sbrs	r18, 0
    1482:	06 c0       	rjmp	.+12     	; 0x1490 <vfprintf+0x30a>
    1484:	5a 2c       	mov	r5, r10
    1486:	73 14       	cp	r7, r3
    1488:	18 f4       	brcc	.+6      	; 0x1490 <vfprintf+0x30a>
    148a:	53 0c       	add	r5, r3
    148c:	57 18       	sub	r5, r7
    148e:	73 2c       	mov	r7, r3
    1490:	73 14       	cp	r7, r3
    1492:	60 f4       	brcc	.+24     	; 0x14ac <vfprintf+0x326>
    1494:	b7 01       	movw	r22, r14
    1496:	80 e2       	ldi	r24, 0x20	; 32
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	2c 87       	std	Y+12, r18	; 0x0c
    149c:	00 de       	rcall	.-1024   	; 0x109e <fputc>
    149e:	73 94       	inc	r7
    14a0:	2c 85       	ldd	r18, Y+12	; 0x0c
    14a2:	f6 cf       	rjmp	.-20     	; 0x1490 <vfprintf+0x30a>
    14a4:	73 14       	cp	r7, r3
    14a6:	10 f4       	brcc	.+4      	; 0x14ac <vfprintf+0x326>
    14a8:	37 18       	sub	r3, r7
    14aa:	01 c0       	rjmp	.+2      	; 0x14ae <vfprintf+0x328>
    14ac:	31 2c       	mov	r3, r1
    14ae:	24 ff       	sbrs	r18, 4
    14b0:	11 c0       	rjmp	.+34     	; 0x14d4 <vfprintf+0x34e>
    14b2:	b7 01       	movw	r22, r14
    14b4:	80 e3       	ldi	r24, 0x30	; 48
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	2c 87       	std	Y+12, r18	; 0x0c
    14ba:	f1 dd       	rcall	.-1054   	; 0x109e <fputc>
    14bc:	2c 85       	ldd	r18, Y+12	; 0x0c
    14be:	22 ff       	sbrs	r18, 2
    14c0:	16 c0       	rjmp	.+44     	; 0x14ee <vfprintf+0x368>
    14c2:	21 ff       	sbrs	r18, 1
    14c4:	03 c0       	rjmp	.+6      	; 0x14cc <vfprintf+0x346>
    14c6:	88 e5       	ldi	r24, 0x58	; 88
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	02 c0       	rjmp	.+4      	; 0x14d0 <vfprintf+0x34a>
    14cc:	88 e7       	ldi	r24, 0x78	; 120
    14ce:	90 e0       	ldi	r25, 0x00	; 0
    14d0:	b7 01       	movw	r22, r14
    14d2:	0c c0       	rjmp	.+24     	; 0x14ec <vfprintf+0x366>
    14d4:	82 2f       	mov	r24, r18
    14d6:	86 78       	andi	r24, 0x86	; 134
    14d8:	51 f0       	breq	.+20     	; 0x14ee <vfprintf+0x368>
    14da:	21 fd       	sbrc	r18, 1
    14dc:	02 c0       	rjmp	.+4      	; 0x14e2 <vfprintf+0x35c>
    14de:	80 e2       	ldi	r24, 0x20	; 32
    14e0:	01 c0       	rjmp	.+2      	; 0x14e4 <vfprintf+0x35e>
    14e2:	8b e2       	ldi	r24, 0x2B	; 43
    14e4:	27 fd       	sbrc	r18, 7
    14e6:	8d e2       	ldi	r24, 0x2D	; 45
    14e8:	b7 01       	movw	r22, r14
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	d8 dd       	rcall	.-1104   	; 0x109e <fputc>
    14ee:	a5 14       	cp	r10, r5
    14f0:	30 f4       	brcc	.+12     	; 0x14fe <vfprintf+0x378>
    14f2:	b7 01       	movw	r22, r14
    14f4:	80 e3       	ldi	r24, 0x30	; 48
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	d2 dd       	rcall	.-1116   	; 0x109e <fputc>
    14fa:	5a 94       	dec	r5
    14fc:	f8 cf       	rjmp	.-16     	; 0x14ee <vfprintf+0x368>
    14fe:	aa 94       	dec	r10
    1500:	f4 01       	movw	r30, r8
    1502:	ea 0d       	add	r30, r10
    1504:	f1 1d       	adc	r31, r1
    1506:	80 81       	ld	r24, Z
    1508:	b7 01       	movw	r22, r14
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	c8 dd       	rcall	.-1136   	; 0x109e <fputc>
    150e:	a1 10       	cpse	r10, r1
    1510:	f6 cf       	rjmp	.-20     	; 0x14fe <vfprintf+0x378>
    1512:	33 20       	and	r3, r3
    1514:	09 f4       	brne	.+2      	; 0x1518 <vfprintf+0x392>
    1516:	5d ce       	rjmp	.-838    	; 0x11d2 <vfprintf+0x4c>
    1518:	b7 01       	movw	r22, r14
    151a:	80 e2       	ldi	r24, 0x20	; 32
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	bf dd       	rcall	.-1154   	; 0x109e <fputc>
    1520:	3a 94       	dec	r3
    1522:	f7 cf       	rjmp	.-18     	; 0x1512 <vfprintf+0x38c>
    1524:	f7 01       	movw	r30, r14
    1526:	86 81       	ldd	r24, Z+6	; 0x06
    1528:	97 81       	ldd	r25, Z+7	; 0x07
    152a:	02 c0       	rjmp	.+4      	; 0x1530 <vfprintf+0x3aa>
    152c:	8f ef       	ldi	r24, 0xFF	; 255
    152e:	9f ef       	ldi	r25, 0xFF	; 255
    1530:	2c 96       	adiw	r28, 0x0c	; 12
    1532:	0f b6       	in	r0, 0x3f	; 63
    1534:	f8 94       	cli
    1536:	de bf       	out	0x3e, r29	; 62
    1538:	0f be       	out	0x3f, r0	; 63
    153a:	cd bf       	out	0x3d, r28	; 61
    153c:	df 91       	pop	r29
    153e:	cf 91       	pop	r28
    1540:	1f 91       	pop	r17
    1542:	0f 91       	pop	r16
    1544:	ff 90       	pop	r15
    1546:	ef 90       	pop	r14
    1548:	df 90       	pop	r13
    154a:	cf 90       	pop	r12
    154c:	bf 90       	pop	r11
    154e:	af 90       	pop	r10
    1550:	9f 90       	pop	r9
    1552:	8f 90       	pop	r8
    1554:	7f 90       	pop	r7
    1556:	6f 90       	pop	r6
    1558:	5f 90       	pop	r5
    155a:	4f 90       	pop	r4
    155c:	3f 90       	pop	r3
    155e:	2f 90       	pop	r2
    1560:	08 95       	ret

00001562 <strnlen_P>:
    1562:	fc 01       	movw	r30, r24
    1564:	05 90       	lpm	r0, Z+
    1566:	61 50       	subi	r22, 0x01	; 1
    1568:	70 40       	sbci	r23, 0x00	; 0
    156a:	01 10       	cpse	r0, r1
    156c:	d8 f7       	brcc	.-10     	; 0x1564 <strnlen_P+0x2>
    156e:	80 95       	com	r24
    1570:	90 95       	com	r25
    1572:	8e 0f       	add	r24, r30
    1574:	9f 1f       	adc	r25, r31
    1576:	08 95       	ret

00001578 <strnlen>:
    1578:	fc 01       	movw	r30, r24
    157a:	61 50       	subi	r22, 0x01	; 1
    157c:	70 40       	sbci	r23, 0x00	; 0
    157e:	01 90       	ld	r0, Z+
    1580:	01 10       	cpse	r0, r1
    1582:	d8 f7       	brcc	.-10     	; 0x157a <strnlen+0x2>
    1584:	80 95       	com	r24
    1586:	90 95       	com	r25
    1588:	8e 0f       	add	r24, r30
    158a:	9f 1f       	adc	r25, r31
    158c:	08 95       	ret

0000158e <__ultoa_invert>:
    158e:	fa 01       	movw	r30, r20
    1590:	aa 27       	eor	r26, r26
    1592:	28 30       	cpi	r18, 0x08	; 8
    1594:	51 f1       	breq	.+84     	; 0x15ea <__ultoa_invert+0x5c>
    1596:	20 31       	cpi	r18, 0x10	; 16
    1598:	81 f1       	breq	.+96     	; 0x15fa <__ultoa_invert+0x6c>
    159a:	e8 94       	clt
    159c:	6f 93       	push	r22
    159e:	6e 7f       	andi	r22, 0xFE	; 254
    15a0:	6e 5f       	subi	r22, 0xFE	; 254
    15a2:	7f 4f       	sbci	r23, 0xFF	; 255
    15a4:	8f 4f       	sbci	r24, 0xFF	; 255
    15a6:	9f 4f       	sbci	r25, 0xFF	; 255
    15a8:	af 4f       	sbci	r26, 0xFF	; 255
    15aa:	b1 e0       	ldi	r27, 0x01	; 1
    15ac:	3e d0       	rcall	.+124    	; 0x162a <__ultoa_invert+0x9c>
    15ae:	b4 e0       	ldi	r27, 0x04	; 4
    15b0:	3c d0       	rcall	.+120    	; 0x162a <__ultoa_invert+0x9c>
    15b2:	67 0f       	add	r22, r23
    15b4:	78 1f       	adc	r23, r24
    15b6:	89 1f       	adc	r24, r25
    15b8:	9a 1f       	adc	r25, r26
    15ba:	a1 1d       	adc	r26, r1
    15bc:	68 0f       	add	r22, r24
    15be:	79 1f       	adc	r23, r25
    15c0:	8a 1f       	adc	r24, r26
    15c2:	91 1d       	adc	r25, r1
    15c4:	a1 1d       	adc	r26, r1
    15c6:	6a 0f       	add	r22, r26
    15c8:	71 1d       	adc	r23, r1
    15ca:	81 1d       	adc	r24, r1
    15cc:	91 1d       	adc	r25, r1
    15ce:	a1 1d       	adc	r26, r1
    15d0:	20 d0       	rcall	.+64     	; 0x1612 <__ultoa_invert+0x84>
    15d2:	09 f4       	brne	.+2      	; 0x15d6 <__ultoa_invert+0x48>
    15d4:	68 94       	set
    15d6:	3f 91       	pop	r19
    15d8:	2a e0       	ldi	r18, 0x0A	; 10
    15da:	26 9f       	mul	r18, r22
    15dc:	11 24       	eor	r1, r1
    15de:	30 19       	sub	r19, r0
    15e0:	30 5d       	subi	r19, 0xD0	; 208
    15e2:	31 93       	st	Z+, r19
    15e4:	de f6       	brtc	.-74     	; 0x159c <__ultoa_invert+0xe>
    15e6:	cf 01       	movw	r24, r30
    15e8:	08 95       	ret
    15ea:	46 2f       	mov	r20, r22
    15ec:	47 70       	andi	r20, 0x07	; 7
    15ee:	40 5d       	subi	r20, 0xD0	; 208
    15f0:	41 93       	st	Z+, r20
    15f2:	b3 e0       	ldi	r27, 0x03	; 3
    15f4:	0f d0       	rcall	.+30     	; 0x1614 <__ultoa_invert+0x86>
    15f6:	c9 f7       	brne	.-14     	; 0x15ea <__ultoa_invert+0x5c>
    15f8:	f6 cf       	rjmp	.-20     	; 0x15e6 <__ultoa_invert+0x58>
    15fa:	46 2f       	mov	r20, r22
    15fc:	4f 70       	andi	r20, 0x0F	; 15
    15fe:	40 5d       	subi	r20, 0xD0	; 208
    1600:	4a 33       	cpi	r20, 0x3A	; 58
    1602:	18 f0       	brcs	.+6      	; 0x160a <__ultoa_invert+0x7c>
    1604:	49 5d       	subi	r20, 0xD9	; 217
    1606:	31 fd       	sbrc	r19, 1
    1608:	40 52       	subi	r20, 0x20	; 32
    160a:	41 93       	st	Z+, r20
    160c:	02 d0       	rcall	.+4      	; 0x1612 <__ultoa_invert+0x84>
    160e:	a9 f7       	brne	.-22     	; 0x15fa <__ultoa_invert+0x6c>
    1610:	ea cf       	rjmp	.-44     	; 0x15e6 <__ultoa_invert+0x58>
    1612:	b4 e0       	ldi	r27, 0x04	; 4
    1614:	a6 95       	lsr	r26
    1616:	97 95       	ror	r25
    1618:	87 95       	ror	r24
    161a:	77 95       	ror	r23
    161c:	67 95       	ror	r22
    161e:	ba 95       	dec	r27
    1620:	c9 f7       	brne	.-14     	; 0x1614 <__ultoa_invert+0x86>
    1622:	00 97       	sbiw	r24, 0x00	; 0
    1624:	61 05       	cpc	r22, r1
    1626:	71 05       	cpc	r23, r1
    1628:	08 95       	ret
    162a:	9b 01       	movw	r18, r22
    162c:	ac 01       	movw	r20, r24
    162e:	0a 2e       	mov	r0, r26
    1630:	06 94       	lsr	r0
    1632:	57 95       	ror	r21
    1634:	47 95       	ror	r20
    1636:	37 95       	ror	r19
    1638:	27 95       	ror	r18
    163a:	ba 95       	dec	r27
    163c:	c9 f7       	brne	.-14     	; 0x1630 <__ultoa_invert+0xa2>
    163e:	62 0f       	add	r22, r18
    1640:	73 1f       	adc	r23, r19
    1642:	84 1f       	adc	r24, r20
    1644:	95 1f       	adc	r25, r21
    1646:	a0 1d       	adc	r26, r0
    1648:	08 95       	ret

0000164a <_exit>:
    164a:	f8 94       	cli

0000164c <__stop_program>:
    164c:	ff cf       	rjmp	.-2      	; 0x164c <__stop_program>
