--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_clk.ucf -ucf constraint_datalink.ucf -ucf constraint_led.ucf -ucf
constraint_pushbtn.ucf -ucf constraint_switch.ucf -ucf constraint_rgbLed.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Logical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ClkGen_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Logical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ClkGen_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Logical resource: ClkGen_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ClkGen_1/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "ClkGen_1/CLK0_BUF" derived from  
NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 
nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 730 paths analyzed, 236 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.136ns.
--------------------------------------------------------------------------------

Paths for end point command_module/state_1 (SLICE_X15Y17.F4), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_1/trigger_out (FF)
  Destination:          command_module/state_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (0.860 - 1.002)
  Source Clock:         CLK16 rising at 437.500ns
  Destination Clock:    CLK0 rising at 440.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_1/trigger_out to command_module/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcko                  0.580   pushbtn_1/trigger_out
                                                       pushbtn_1/trigger_out
    SLICE_X14Y16.G3      net (fanout=5)        0.596   pushbtn_1/trigger_out
    SLICE_X14Y16.X       Tif5x                 0.987   command_module/state_mux0000<2>52
                                                       command_module/state_mux0000<2>52_F
                                                       command_module/state_mux0000<2>52
    SLICE_X15Y17.F4      net (fanout=1)        0.044   command_module/state_mux0000<2>52
    SLICE_X15Y17.CLK     Tfck                  0.722   command_module/state<1>
                                                       command_module/state_mux0000<2>90
                                                       command_module/state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (2.289ns logic, 0.640ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               command_module/negedge_ps2_temp (FF)
  Destination:          command_module/state_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.121ns (0.392 - 0.513)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: command_module/negedge_ps2_temp to command_module/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.YQ      Tcko                  0.676   command_module/negedge_ps2_temp
                                                       command_module/negedge_ps2_temp
    SLICE_X14Y16.F3      net (fanout=5)        1.432   command_module/negedge_ps2_temp
    SLICE_X14Y16.X       Tif5x                 0.987   command_module/state_mux0000<2>52
                                                       command_module/state_mux0000<2>52_G
                                                       command_module/state_mux0000<2>52
    SLICE_X15Y17.F4      net (fanout=1)        0.044   command_module/state_mux0000<2>52
    SLICE_X15Y17.CLK     Tfck                  0.722   command_module/state<1>
                                                       command_module/state_mux0000<2>90
                                                       command_module/state_1
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (2.385ns logic, 1.476ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               command_module/state_3 (FF)
  Destination:          command_module/state_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.198 - 0.238)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: command_module/state_3 to command_module/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.XQ      Tcko                  0.631   command_module/state<3>
                                                       command_module/state_3
    SLICE_X14Y16.G4      net (fanout=19)       0.721   command_module/state<3>
    SLICE_X14Y16.X       Tif5x                 0.987   command_module/state_mux0000<2>52
                                                       command_module/state_mux0000<2>52_F
                                                       command_module/state_mux0000<2>52
    SLICE_X15Y17.F4      net (fanout=1)        0.044   command_module/state_mux0000<2>52
    SLICE_X15Y17.CLK     Tfck                  0.722   command_module/state<1>
                                                       command_module/state_mux0000<2>90
                                                       command_module/state_1
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (2.340ns logic, 0.765ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point command_module/state_0 (SLICE_X14Y18.G2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_0/trigger_out (FF)
  Destination:          command_module/state_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.834ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.143ns (0.861 - 1.004)
  Source Clock:         CLK16 rising at 437.500ns
  Destination Clock:    CLK0 rising at 440.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_0/trigger_out to command_module/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.YQ      Tcko                  0.580   pushbtn_0/trigger_out
                                                       pushbtn_0/trigger_out
    SLICE_X14Y19.F4      net (fanout=1)        0.344   pushbtn_0/trigger_out
    SLICE_X14Y19.X       Tilo                  0.692   N36
                                                       command_module/state_mux0000<3>26_SW0
    SLICE_X14Y18.G2      net (fanout=1)        0.121   N36
    SLICE_X14Y18.CLK     Tgck                  1.097   command_module/state<0>
                                                       command_module/state_mux0000<3>1352
                                                       command_module/state_mux0000<3>135_f5
                                                       command_module/state_0
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (2.369ns logic, 0.465ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               command_module/negedge_ps2_temp (FF)
  Destination:          command_module/state_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.393 - 0.513)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: command_module/negedge_ps2_temp to command_module/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.YQ      Tcko                  0.676   command_module/negedge_ps2_temp
                                                       command_module/negedge_ps2_temp
    SLICE_X14Y19.G1      net (fanout=5)        0.963   command_module/negedge_ps2_temp
    SLICE_X14Y19.Y       Tilo                  0.707   N36
                                                       command_module/state_mux0000<2>21
    SLICE_X14Y19.F3      net (fanout=2)        0.085   command_module/state_mux0000<2>_bdd4
    SLICE_X14Y19.X       Tilo                  0.692   N36
                                                       command_module/state_mux0000<3>26_SW0
    SLICE_X14Y18.G2      net (fanout=1)        0.121   N36
    SLICE_X14Y18.CLK     Tgck                  1.097   command_module/state<0>
                                                       command_module/state_mux0000<3>1352
                                                       command_module/state_mux0000<3>135_f5
                                                       command_module/state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (3.172ns logic, 1.169ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               command_module/state_2 (FF)
  Destination:          command_module/state_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.199 - 0.238)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: command_module/state_2 to command_module/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.XQ      Tcko                  0.591   command_module/state<2>
                                                       command_module/state_2
    SLICE_X14Y19.F1      net (fanout=17)       1.532   command_module/state<2>
    SLICE_X14Y19.X       Tilo                  0.692   N36
                                                       command_module/state_mux0000<3>26_SW0
    SLICE_X14Y18.G2      net (fanout=1)        0.121   N36
    SLICE_X14Y18.CLK     Tgck                  1.097   command_module/state<0>
                                                       command_module/state_mux0000<3>1352
                                                       command_module/state_mux0000<3>135_f5
                                                       command_module/state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (2.380ns logic, 1.653ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point RX_module/curr_state_FSM_FFd15 (SLICE_X15Y16.F3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_1/trigger_out (FF)
  Destination:          RX_module/curr_state_FSM_FFd15 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (0.860 - 1.002)
  Source Clock:         CLK16 rising at 437.500ns
  Destination Clock:    CLK0 rising at 440.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_1/trigger_out to RX_module/curr_state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcko                  0.580   pushbtn_1/trigger_out
                                                       pushbtn_1/trigger_out
    SLICE_X15Y16.G4      net (fanout=5)        0.598   pushbtn_1/trigger_out
    SLICE_X15Y16.Y       Tilo                  0.648   RX_module/curr_state_FSM_FFd15
                                                       RX_module/curr_state_FSM_FFd15-In_SW0
    SLICE_X15Y16.F3      net (fanout=1)        0.043   RX_module/curr_state_FSM_FFd15-In_SW0/O
    SLICE_X15Y16.CLK     Tfck                  0.722   RX_module/curr_state_FSM_FFd15
                                                       RX_module/curr_state_FSM_FFd15-In
                                                       RX_module/curr_state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (1.950ns logic, 0.641ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_module/ps2_clk_sig_q (FF)
  Destination:          RX_module/curr_state_FSM_FFd15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.101ns (0.392 - 0.493)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RX_module/ps2_clk_sig_q to RX_module/curr_state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.676   RX_module/ps2_clk_sig_q
                                                       RX_module/ps2_clk_sig_q
    SLICE_X14Y14.F2      net (fanout=16)       0.900   RX_module/ps2_clk_sig_q
    SLICE_X14Y14.X       Tilo                  0.692   N1
                                                       RX_module/curr_state_FSM_FFd10-In11
    SLICE_X15Y16.G1      net (fanout=1)        0.997   N1
    SLICE_X15Y16.Y       Tilo                  0.648   RX_module/curr_state_FSM_FFd15
                                                       RX_module/curr_state_FSM_FFd15-In_SW0
    SLICE_X15Y16.F3      net (fanout=1)        0.043   RX_module/curr_state_FSM_FFd15-In_SW0/O
    SLICE_X15Y16.CLK     Tfck                  0.722   RX_module/curr_state_FSM_FFd15
                                                       RX_module/curr_state_FSM_FFd15-In
                                                       RX_module/curr_state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (2.738ns logic, 1.940ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_module/clk_counter_10 (FF)
  Destination:          RX_module/curr_state_FSM_FFd15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.198 - 0.258)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RX_module/clk_counter_10 to RX_module/curr_state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.591   RX_module/clk_counter<10>
                                                       RX_module/clk_counter_10
    SLICE_X14Y14.F3      net (fanout=18)       0.759   RX_module/clk_counter<10>
    SLICE_X14Y14.X       Tilo                  0.692   N1
                                                       RX_module/curr_state_FSM_FFd10-In11
    SLICE_X15Y16.G1      net (fanout=1)        0.997   N1
    SLICE_X15Y16.Y       Tilo                  0.648   RX_module/curr_state_FSM_FFd15
                                                       RX_module/curr_state_FSM_FFd15-In_SW0
    SLICE_X15Y16.F3      net (fanout=1)        0.043   RX_module/curr_state_FSM_FFd15-In_SW0/O
    SLICE_X15Y16.CLK     Tfck                  0.722   RX_module/curr_state_FSM_FFd15
                                                       RX_module/curr_state_FSM_FFd15-In
                                                       RX_module/curr_state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (2.653ns logic, 1.799ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ClkGen_1/CLK0_BUF" derived from
 NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point RX_module/curr_state_FSM_FFd8 (SLICE_X17Y5.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RX_module/curr_state_FSM_FFd9 (FF)
  Destination:          RX_module/curr_state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.029 - 0.024)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RX_module/curr_state_FSM_FFd9 to RX_module/curr_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.YQ       Tcko                  0.464   RX_module/curr_state_FSM_FFd10
                                                       RX_module/curr_state_FSM_FFd9
    SLICE_X17Y5.F4       net (fanout=4)        0.347   RX_module/curr_state_FSM_FFd9
    SLICE_X17Y5.CLK      Tckf        (-Th)    -0.466   RX_module/curr_state_FSM_FFd8
                                                       RX_module/curr_state_FSM_FFd8-In1
                                                       RX_module/curr_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.930ns logic, 0.347ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point RX_module/curr_state_FSM_FFd9 (SLICE_X17Y4.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RX_module/curr_state_FSM_FFd9 (FF)
  Destination:          RX_module/curr_state_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RX_module/curr_state_FSM_FFd9 to RX_module/curr_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.YQ       Tcko                  0.464   RX_module/curr_state_FSM_FFd10
                                                       RX_module/curr_state_FSM_FFd9
    SLICE_X17Y4.G4       net (fanout=4)        0.349   RX_module/curr_state_FSM_FFd9
    SLICE_X17Y4.CLK      Tckg        (-Th)    -0.470   RX_module/curr_state_FSM_FFd10
                                                       RX_module/curr_state_FSM_FFd9-In1
                                                       RX_module/curr_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.934ns logic, 0.349ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point RX_module/curr_state_FSM_FFd5 (SLICE_X17Y6.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RX_module/curr_state_FSM_FFd6 (FF)
  Destination:          RX_module/curr_state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RX_module/curr_state_FSM_FFd6 to RX_module/curr_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.XQ       Tcko                  0.473   RX_module/curr_state_FSM_FFd6
                                                       RX_module/curr_state_FSM_FFd6
    SLICE_X17Y6.G4       net (fanout=4)        0.342   RX_module/curr_state_FSM_FFd6
    SLICE_X17Y6.CLK      Tckg        (-Th)    -0.470   RX_module/curr_state_FSM_FFd6
                                                       RX_module/curr_state_FSM_FFd5-In1
                                                       RX_module/curr_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.943ns logic, 0.342ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ClkGen_1/CLK0_BUF" derived from
 NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ClkGen_1/DCM_SP_INST/CLK0
  Logical resource: ClkGen_1/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ClkGen_1/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: RX_module/curr_state_FSM_FFd14/CLK
  Logical resource: RX_module/curr_state_FSM_FFd14/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: RX_module/curr_state_FSM_FFd14/CLK
  Logical resource: RX_module/curr_state_FSM_FFd14/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "ClkGen_1/CLKFX_BUF" derived from  
NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 1.56 to 
62.500 nS and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 108 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.144ns.
--------------------------------------------------------------------------------

Paths for end point pushbtn_0/trigger_out (SLICE_X15Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     58.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_0/disable_input (FF)
  Destination:          pushbtn_0/trigger_out (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.071ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.198 - 0.271)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_0/disable_input to pushbtn_0/trigger_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.YQ       Tcko                  0.580   pushbtn_0/disable_input
                                                       pushbtn_0/disable_input
    SLICE_X4Y18.F2       net (fanout=6)        0.527   pushbtn_0/disable_input
    SLICE_X4Y18.X        Tilo                  0.692   pushbtn_0/trigger_out_not0001
                                                       pushbtn_0/trigger_out_not00011
    SLICE_X15Y21.SR      net (fanout=1)        1.405   pushbtn_0/trigger_out_not0001
    SLICE_X15Y21.CLK     Tsrck                 0.867   pushbtn_0/trigger_out
                                                       pushbtn_0/trigger_out
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (2.139ns logic, 1.932ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point pushbtn_1/disable_input (SLICE_X8Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     58.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_1/disable_input (FF)
  Destination:          pushbtn_1/disable_input (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_1/disable_input to pushbtn_1/disable_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.YQ       Tcko                  0.676   pushbtn_1/disable_input
                                                       pushbtn_1/disable_input
    SLICE_X8Y14.F1       net (fanout=6)        0.948   pushbtn_1/disable_input
    SLICE_X8Y14.X        Tilo                  0.692   pushbtn_1/disable_input_and0000
                                                       pushbtn_1/disable_input_and00001
    SLICE_X8Y17.SR       net (fanout=1)        0.865   pushbtn_1/disable_input_and0000
    SLICE_X8Y17.CLK      Tsrck                 0.867   pushbtn_1/disable_input
                                                       pushbtn_1/disable_input
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (2.235ns logic, 1.813ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point pushbtn_1/disable_input (SLICE_X8Y17.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_1/down_count_3 (FF)
  Destination:          pushbtn_1/disable_input (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.003 - 0.016)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_1/down_count_3 to pushbtn_1/disable_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.YQ       Tcko                  0.580   pushbtn_1/down_count<2>
                                                       pushbtn_1/down_count_3
    SLICE_X8Y21.F4       net (fanout=2)        0.709   pushbtn_1/down_count<3>
    SLICE_X8Y21.X        Tilo                  0.692   pushbtn_1/disable_input_cmp_eq00004
                                                       pushbtn_1/disable_input_cmp_eq00004
    SLICE_X8Y20.F2       net (fanout=1)        0.074   pushbtn_1/disable_input_cmp_eq00004
    SLICE_X8Y20.X        Tilo                  0.692   pushbtn_1/disable_input_cmp_eq0000
                                                       pushbtn_1/disable_input_cmp_eq000010
    SLICE_X8Y17.CE       net (fanout=1)        0.879   pushbtn_1/disable_input_cmp_eq0000
    SLICE_X8Y17.CLK      Tceck                 0.311   pushbtn_1/disable_input
                                                       pushbtn_1/disable_input
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (2.275ns logic, 1.662ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_1/down_count_4 (FF)
  Destination:          pushbtn_1/disable_input (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.911ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.003 - 0.016)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_1/down_count_4 to pushbtn_1/disable_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.XQ       Tcko                  0.591   pushbtn_1/down_count<4>
                                                       pushbtn_1/down_count_4
    SLICE_X8Y20.G3       net (fanout=2)        0.671   pushbtn_1/down_count<4>
    SLICE_X8Y20.Y        Tilo                  0.707   pushbtn_1/disable_input_cmp_eq0000
                                                       pushbtn_1/disable_input_cmp_eq00009
    SLICE_X8Y20.F4       net (fanout=1)        0.060   pushbtn_1/disable_input_cmp_eq00009
    SLICE_X8Y20.X        Tilo                  0.692   pushbtn_1/disable_input_cmp_eq0000
                                                       pushbtn_1/disable_input_cmp_eq000010
    SLICE_X8Y17.CE       net (fanout=1)        0.879   pushbtn_1/disable_input_cmp_eq0000
    SLICE_X8Y17.CLK      Tceck                 0.311   pushbtn_1/disable_input
                                                       pushbtn_1/disable_input
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (2.301ns logic, 1.610ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pushbtn_1/down_count_5 (FF)
  Destination:          pushbtn_1/disable_input (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.003 - 0.016)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pushbtn_1/down_count_5 to pushbtn_1/disable_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.YQ       Tcko                  0.580   pushbtn_1/down_count<4>
                                                       pushbtn_1/down_count_5
    SLICE_X8Y20.G1       net (fanout=2)        0.511   pushbtn_1/down_count<5>
    SLICE_X8Y20.Y        Tilo                  0.707   pushbtn_1/disable_input_cmp_eq0000
                                                       pushbtn_1/disable_input_cmp_eq00009
    SLICE_X8Y20.F4       net (fanout=1)        0.060   pushbtn_1/disable_input_cmp_eq00009
    SLICE_X8Y20.X        Tilo                  0.692   pushbtn_1/disable_input_cmp_eq0000
                                                       pushbtn_1/disable_input_cmp_eq000010
    SLICE_X8Y17.CE       net (fanout=1)        0.879   pushbtn_1/disable_input_cmp_eq0000
    SLICE_X8Y17.CLK      Tceck                 0.311   pushbtn_1/disable_input
                                                       pushbtn_1/disable_input
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (2.290ns logic, 1.450ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ClkGen_1/CLKFX_BUF" derived from
 NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point pushbtn_0/down_count_0 (SLICE_X5Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pushbtn_0/disable_input (FF)
  Destination:          pushbtn_0/down_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.017 - 0.008)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pushbtn_0/disable_input to pushbtn_0/down_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.YQ       Tcko                  0.464   pushbtn_0/disable_input
                                                       pushbtn_0/disable_input
    SLICE_X5Y21.SR       net (fanout=6)        0.607   pushbtn_0/disable_input
    SLICE_X5Y21.CLK      Tcksr       (-Th)    -0.290   pushbtn_0/down_count<0>
                                                       pushbtn_0/down_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.754ns logic, 0.607ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point pushbtn_0/down_count_1 (SLICE_X5Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pushbtn_0/disable_input (FF)
  Destination:          pushbtn_0/down_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.017 - 0.008)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pushbtn_0/disable_input to pushbtn_0/down_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.YQ       Tcko                  0.464   pushbtn_0/disable_input
                                                       pushbtn_0/disable_input
    SLICE_X5Y21.SR       net (fanout=6)        0.607   pushbtn_0/disable_input
    SLICE_X5Y21.CLK      Tcksr       (-Th)    -0.290   pushbtn_0/down_count<0>
                                                       pushbtn_0/down_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.754ns logic, 0.607ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point pushbtn_0/down_count_6 (SLICE_X5Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pushbtn_0/disable_input (FF)
  Destination:          pushbtn_0/down_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.025 - 0.008)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pushbtn_0/disable_input to pushbtn_0/down_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.YQ       Tcko                  0.464   pushbtn_0/disable_input
                                                       pushbtn_0/disable_input
    SLICE_X5Y24.SR       net (fanout=6)        0.632   pushbtn_0/disable_input
    SLICE_X5Y24.CLK      Tcksr       (-Th)    -0.290   pushbtn_0/down_count<6>
                                                       pushbtn_0/down_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.754ns logic, 0.632ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ClkGen_1/CLKFX_BUF" derived from
 NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.498ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: ClkGen_1/DCM_SP_INST/CLKFX
  Logical resource: ClkGen_1/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: ClkGen_1/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: pushbtn_1/disable_input/CLK
  Logical resource: pushbtn_1/disable_input/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: pushbtn_1/disable_input/CLK
  Logical resource: pushbtn_1/disable_input/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ClkGen_1/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ClkGen_1/CLKIN_IBUFG           |     40.000ns|     10.000ns|     49.136ns|            0|            4|            0|          838|
| ClkGen_1/CLK0_BUF             |     40.000ns|     49.136ns|          N/A|            4|            0|          730|            0|
| ClkGen_1/CLKFX_BUF            |     62.500ns|      4.144ns|          N/A|            0|            0|          108|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.996|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 1478  (Setup/Max: 1478, Hold: 0)

Constraints cover 838 paths, 0 nets, and 397 connections

Design statistics:
   Minimum period:  49.136ns{1}   (Maximum frequency:  20.352MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 11 12:43:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



