This project is counter implementation for RZ-easyfpga A2.1 Altera Cyclone IV FPGA
Schematic:
https://github.com/vanBassum/RZ_EasyFPGA/blob/master/Devboard%20documentation/Development%20board%20schematic%20diagram%20V2.1.pdf
https://forum.maxiol.com/index.php?act=Attach&type=post&id=9204
Docs:
https://kit-e.ru/memory/programmirovanie-pzu-po-jtag/

Temporary project implements simple connection of lines:
LED1(U5.84) - KEY1(U5.88)
LED2(U5.85) - KEY2(U5.89)
LED3(U5.86) - KEY3(U5.90)
LED4(U5.87) - KEY4(U5.91)

quartus_map counter --source=../src/counter.v
quartus_fit counter
quartus_pgm -a
quartus_pgm -c "USB-Blaster [2-1]"
quartus_pgm -c "USB-Blaster [2-1]" --mode=JTAG
quartus_map counter --analyze_file=../src/counter.v
quartus_sh --flow compile counter
vlog -work work ../src/counter.v
vsim -L altera_mf_ver -L lpm_ver counter
**********************************************
sudo dpkg --add-architecture i386
sudo apt-get update
sudo apt install libxft2 libxft2:i386 lib32ncurses5
sudo apt install libxext6
sudo apt install libxext6:i386
**********************************************