$date
	Thu Nov  5 19:23:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ha_tb $end
$scope module HA1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cout $end
$var wire 1 $ Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#20
1$
1"
#40
0#
0$
1!
#80
1#
1$
0"
#100
0#
0$
1"
#120
1#
1$
0!
#140
0"
1!
#200
0#
0$
1"
#320
