Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 19:08:14 2025
| Host         : Emiya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_spi_flash_usb_bridge_control_sets_placed.rpt
| Design       : top_spi_flash_usb_bridge
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             126 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                         Enable Signal                         |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_i_1_n_0    | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                1 |              1 |         1.00 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/spi_cs_n_i_1_n_0                      | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                1 |              1 |         1.00 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/u_spi_master_byte/E[0]                | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                1 |              4 |         4.00 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/u_spi_master_byte/busy_reg_0[0]       | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                3 |              8 |         2.67 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/tx_len_0[23]                          | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                3 |              8 |         2.67 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/tx_len_0[7]                           | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                2 |              8 |         4.00 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/tx_len_0[31]                          | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                3 |              8 |         2.67 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/tx_len_0[15]                          | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                3 |              8 |         2.67 |
|  ft_clk_IBUF_BUFG | u_ft601_byte_if/E[0]                                          | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                3 |              8 |         2.67 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/u_spi_master_byte/clk_cnt[15]_i_1_n_0 | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                6 |             16 |         2.67 |
|  ft_clk_IBUF_BUFG |                                                               | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                9 |             22 |         2.44 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/magic_shift[23]_i_1_n_0               | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                6 |             24 |         4.00 |
|  ft_clk_IBUF_BUFG | u_spi_flash_bridge_core/u_spi_master_byte/rx_valid_reg[0]     | u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n |                6 |             32 |         5.33 |
+-------------------+---------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


