
Rubiks Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b140  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800b2e0  0800b2e0  0000c2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b388  0800b388  0000d150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b388  0800b388  0000c388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b390  0800b390  0000d150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b390  0800b390  0000c390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b394  0800b394  0000c394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800b398  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000068c8  20000150  0800b4e8  0000d150  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006a18  0800b4e8  0000da18  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000d150  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023649  00000000  00000000  0000d186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052cb  00000000  00000000  000307cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c38  00000000  00000000  00035aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001530  00000000  00000000  000376d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000064a0  00000000  00000000  00038c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000216e4  00000000  00000000  0003f0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009db7f  00000000  00000000  0006078c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000006f  00000000  00000000  000fe30b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007704  00000000  00000000  000fe37c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00105a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000740  00000000  00000000  00105ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b2c8 	.word	0x0800b2c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800b2c8 	.word	0x0800b2c8

080001e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e4:	f000 fcb4 	bl	8000b50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e8:	f000 f820 	bl	800022c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 f8fe 	bl	80003ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001f0:	f000 f8d2 	bl	8000398 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80001f4:	f000 f884 	bl	8000300 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 80001f8:	f009 feae 	bl	8009f58 <MX_USB_DEVICE_Init>
  stepper_tim3_enable_ir();
 80001fc:	f000 fb12 	bl	8000824 <stepper_tim3_enable_ir>
  stepper_init_all();
 8000200:	f000 f9da 	bl	80005b8 <stepper_init_all>
//  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000204:	f007 f8fa 	bl	80073fc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of MotionTask */
  MotionTaskHandle = osThreadNew(MotionTaskStart, NULL, &MotionTask_attributes);
 8000208:	4a05      	ldr	r2, [pc, #20]	@ (8000220 <main+0x40>)
 800020a:	2100      	movs	r1, #0
 800020c:	4805      	ldr	r0, [pc, #20]	@ (8000224 <main+0x44>)
 800020e:	f007 f93f 	bl	8007490 <osThreadNew>
 8000212:	4603      	mov	r3, r0
 8000214:	4a04      	ldr	r2, [pc, #16]	@ (8000228 <main+0x48>)
 8000216:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000218:	f007 f914 	bl	8007444 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800021c:	bf00      	nop
 800021e:	e7fd      	b.n	800021c <main+0x3c>
 8000220:	0800b34c 	.word	0x0800b34c
 8000224:	08000569 	.word	0x08000569
 8000228:	200001fc 	.word	0x200001fc

0800022c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b094      	sub	sp, #80	@ 0x50
 8000230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000232:	f107 0320 	add.w	r3, r7, #32
 8000236:	2230      	movs	r2, #48	@ 0x30
 8000238:	2100      	movs	r1, #0
 800023a:	4618      	mov	r0, r3
 800023c:	f00a fba2 	bl	800a984 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000240:	f107 030c 	add.w	r3, r7, #12
 8000244:	2200      	movs	r2, #0
 8000246:	601a      	str	r2, [r3, #0]
 8000248:	605a      	str	r2, [r3, #4]
 800024a:	609a      	str	r2, [r3, #8]
 800024c:	60da      	str	r2, [r3, #12]
 800024e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000250:	2300      	movs	r3, #0
 8000252:	60bb      	str	r3, [r7, #8]
 8000254:	4b28      	ldr	r3, [pc, #160]	@ (80002f8 <SystemClock_Config+0xcc>)
 8000256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000258:	4a27      	ldr	r2, [pc, #156]	@ (80002f8 <SystemClock_Config+0xcc>)
 800025a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800025e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000260:	4b25      	ldr	r3, [pc, #148]	@ (80002f8 <SystemClock_Config+0xcc>)
 8000262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000268:	60bb      	str	r3, [r7, #8]
 800026a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800026c:	2300      	movs	r3, #0
 800026e:	607b      	str	r3, [r7, #4]
 8000270:	4b22      	ldr	r3, [pc, #136]	@ (80002fc <SystemClock_Config+0xd0>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000278:	4a20      	ldr	r2, [pc, #128]	@ (80002fc <SystemClock_Config+0xd0>)
 800027a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800027e:	6013      	str	r3, [r2, #0]
 8000280:	4b1e      	ldr	r3, [pc, #120]	@ (80002fc <SystemClock_Config+0xd0>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000288:	607b      	str	r3, [r7, #4]
 800028a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028c:	2301      	movs	r3, #1
 800028e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000290:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000294:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	2302      	movs	r3, #2
 8000298:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800029a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800029e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80002a0:	2304      	movs	r3, #4
 80002a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80002a4:	2348      	movs	r3, #72	@ 0x48
 80002a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002a8:	2302      	movs	r3, #2
 80002aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80002ac:	2303      	movs	r3, #3
 80002ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b0:	f107 0320 	add.w	r3, r7, #32
 80002b4:	4618      	mov	r0, r3
 80002b6:	f002 f99d 	bl	80025f4 <HAL_RCC_OscConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80002c0:	f000 f974 	bl	80005ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c4:	230f      	movs	r3, #15
 80002c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c8:	2302      	movs	r3, #2
 80002ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002da:	f107 030c 	add.w	r3, r7, #12
 80002de:	2102      	movs	r1, #2
 80002e0:	4618      	mov	r0, r3
 80002e2:	f002 fbff 	bl	8002ae4 <HAL_RCC_ClockConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80002ec:	f000 f95e 	bl	80005ac <Error_Handler>
  }
}
 80002f0:	bf00      	nop
 80002f2:	3750      	adds	r7, #80	@ 0x50
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40023800 	.word	0x40023800
 80002fc:	40007000 	.word	0x40007000

08000300 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b086      	sub	sp, #24
 8000304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000306:	f107 0308 	add.w	r3, r7, #8
 800030a:	2200      	movs	r2, #0
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	605a      	str	r2, [r3, #4]
 8000310:	609a      	str	r2, [r3, #8]
 8000312:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000314:	463b      	mov	r3, r7
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
 800031a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800031c:	4b1c      	ldr	r3, [pc, #112]	@ (8000390 <MX_TIM3_Init+0x90>)
 800031e:	4a1d      	ldr	r2, [pc, #116]	@ (8000394 <MX_TIM3_Init+0x94>)
 8000320:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000322:	4b1b      	ldr	r3, [pc, #108]	@ (8000390 <MX_TIM3_Init+0x90>)
 8000324:	2253      	movs	r2, #83	@ 0x53
 8000326:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000328:	4b19      	ldr	r3, [pc, #100]	@ (8000390 <MX_TIM3_Init+0x90>)
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 800032e:	4b18      	ldr	r3, [pc, #96]	@ (8000390 <MX_TIM3_Init+0x90>)
 8000330:	2231      	movs	r2, #49	@ 0x31
 8000332:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000334:	4b16      	ldr	r3, [pc, #88]	@ (8000390 <MX_TIM3_Init+0x90>)
 8000336:	2200      	movs	r2, #0
 8000338:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800033a:	4b15      	ldr	r3, [pc, #84]	@ (8000390 <MX_TIM3_Init+0x90>)
 800033c:	2200      	movs	r2, #0
 800033e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000340:	4813      	ldr	r0, [pc, #76]	@ (8000390 <MX_TIM3_Init+0x90>)
 8000342:	f002 fe21 	bl	8002f88 <HAL_TIM_Base_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 800034c:	f000 f92e 	bl	80005ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000350:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000354:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000356:	f107 0308 	add.w	r3, r7, #8
 800035a:	4619      	mov	r1, r3
 800035c:	480c      	ldr	r0, [pc, #48]	@ (8000390 <MX_TIM3_Init+0x90>)
 800035e:	f002 ffb5 	bl	80032cc <HAL_TIM_ConfigClockSource>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8000368:	f000 f920 	bl	80005ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800036c:	2300      	movs	r3, #0
 800036e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000370:	2300      	movs	r3, #0
 8000372:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000374:	463b      	mov	r3, r7
 8000376:	4619      	mov	r1, r3
 8000378:	4805      	ldr	r0, [pc, #20]	@ (8000390 <MX_TIM3_Init+0x90>)
 800037a:	f003 f9b7 	bl	80036ec <HAL_TIMEx_MasterConfigSynchronization>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d001      	beq.n	8000388 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000384:	f000 f912 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000388:	bf00      	nop
 800038a:	3718      	adds	r7, #24
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	2000016c 	.word	0x2000016c
 8000394:	40000400 	.word	0x40000400

08000398 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 800039e:	4a12      	ldr	r2, [pc, #72]	@ (80003e8 <MX_USART2_UART_Init+0x50>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003a2:	4b10      	ldr	r3, [pc, #64]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003d0:	f003 fa0e 	bl	80037f0 <HAL_UART_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003da:	f000 f8e7 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	200001b4 	.word	0x200001b4
 80003e8:	40004400 	.word	0x40004400

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08a      	sub	sp, #40	@ 0x28
 80003f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	f107 0314 	add.w	r3, r7, #20
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]
 80003fc:	609a      	str	r2, [r3, #8]
 80003fe:	60da      	str	r2, [r3, #12]
 8000400:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000402:	2300      	movs	r3, #0
 8000404:	613b      	str	r3, [r7, #16]
 8000406:	4b49      	ldr	r3, [pc, #292]	@ (800052c <MX_GPIO_Init+0x140>)
 8000408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800040a:	4a48      	ldr	r2, [pc, #288]	@ (800052c <MX_GPIO_Init+0x140>)
 800040c:	f043 0304 	orr.w	r3, r3, #4
 8000410:	6313      	str	r3, [r2, #48]	@ 0x30
 8000412:	4b46      	ldr	r3, [pc, #280]	@ (800052c <MX_GPIO_Init+0x140>)
 8000414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000416:	f003 0304 	and.w	r3, r3, #4
 800041a:	613b      	str	r3, [r7, #16]
 800041c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800041e:	2300      	movs	r3, #0
 8000420:	60fb      	str	r3, [r7, #12]
 8000422:	4b42      	ldr	r3, [pc, #264]	@ (800052c <MX_GPIO_Init+0x140>)
 8000424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000426:	4a41      	ldr	r2, [pc, #260]	@ (800052c <MX_GPIO_Init+0x140>)
 8000428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800042c:	6313      	str	r3, [r2, #48]	@ 0x30
 800042e:	4b3f      	ldr	r3, [pc, #252]	@ (800052c <MX_GPIO_Init+0x140>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800043a:	2300      	movs	r3, #0
 800043c:	60bb      	str	r3, [r7, #8]
 800043e:	4b3b      	ldr	r3, [pc, #236]	@ (800052c <MX_GPIO_Init+0x140>)
 8000440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000442:	4a3a      	ldr	r2, [pc, #232]	@ (800052c <MX_GPIO_Init+0x140>)
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	6313      	str	r3, [r2, #48]	@ 0x30
 800044a:	4b38      	ldr	r3, [pc, #224]	@ (800052c <MX_GPIO_Init+0x140>)
 800044c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800044e:	f003 0301 	and.w	r3, r3, #1
 8000452:	60bb      	str	r3, [r7, #8]
 8000454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000456:	2300      	movs	r3, #0
 8000458:	607b      	str	r3, [r7, #4]
 800045a:	4b34      	ldr	r3, [pc, #208]	@ (800052c <MX_GPIO_Init+0x140>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045e:	4a33      	ldr	r2, [pc, #204]	@ (800052c <MX_GPIO_Init+0x140>)
 8000460:	f043 0302 	orr.w	r3, r3, #2
 8000464:	6313      	str	r3, [r2, #48]	@ 0x30
 8000466:	4b31      	ldr	r3, [pc, #196]	@ (800052c <MX_GPIO_Init+0x140>)
 8000468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046a:	f003 0302 	and.w	r3, r3, #2
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	2183      	movs	r1, #131	@ 0x83
 8000476:	482e      	ldr	r0, [pc, #184]	@ (8000530 <MX_GPIO_Init+0x144>)
 8000478:	f000 fe36 	bl	80010e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7
 800047c:	2200      	movs	r2, #0
 800047e:	f240 5193 	movw	r1, #1427	@ 0x593
 8000482:	482c      	ldr	r0, [pc, #176]	@ (8000534 <MX_GPIO_Init+0x148>)
 8000484:	f000 fe30 	bl	80010e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000488:	2200      	movs	r2, #0
 800048a:	f240 4139 	movw	r1, #1081	@ 0x439
 800048e:	482a      	ldr	r0, [pc, #168]	@ (8000538 <MX_GPIO_Init+0x14c>)
 8000490:	f000 fe2a 	bl	80010e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000494:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800049a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800049e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	2300      	movs	r3, #0
 80004a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004a4:	f107 0314 	add.w	r3, r7, #20
 80004a8:	4619      	mov	r1, r3
 80004aa:	4821      	ldr	r0, [pc, #132]	@ (8000530 <MX_GPIO_Init+0x144>)
 80004ac:	f000 fc98 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 80004b0:	2383      	movs	r3, #131	@ 0x83
 80004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b4:	2301      	movs	r3, #1
 80004b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b8:	2300      	movs	r3, #0
 80004ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004bc:	2300      	movs	r3, #0
 80004be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004c0:	f107 0314 	add.w	r3, r7, #20
 80004c4:	4619      	mov	r1, r3
 80004c6:	481a      	ldr	r0, [pc, #104]	@ (8000530 <MX_GPIO_Init+0x144>)
 80004c8:	f000 fc8a 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80004cc:	2303      	movs	r3, #3
 80004ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d0:	2301      	movs	r3, #1
 80004d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d4:	2300      	movs	r3, #0
 80004d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d8:	2302      	movs	r3, #2
 80004da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004dc:	f107 0314 	add.w	r3, r7, #20
 80004e0:	4619      	mov	r1, r3
 80004e2:	4814      	ldr	r0, [pc, #80]	@ (8000534 <MX_GPIO_Init+0x148>)
 80004e4:	f000 fc7c 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA7 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80004e8:	f44f 63b2 	mov.w	r3, #1424	@ 0x590
 80004ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ee:	2301      	movs	r3, #1
 80004f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	2300      	movs	r3, #0
 80004f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f6:	2300      	movs	r3, #0
 80004f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004fa:	f107 0314 	add.w	r3, r7, #20
 80004fe:	4619      	mov	r1, r3
 8000500:	480c      	ldr	r0, [pc, #48]	@ (8000534 <MX_GPIO_Init+0x148>)
 8000502:	f000 fc6d 	bl	8000de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000506:	f240 4339 	movw	r3, #1081	@ 0x439
 800050a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050c:	2301      	movs	r3, #1
 800050e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000514:	2300      	movs	r3, #0
 8000516:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000518:	f107 0314 	add.w	r3, r7, #20
 800051c:	4619      	mov	r1, r3
 800051e:	4806      	ldr	r0, [pc, #24]	@ (8000538 <MX_GPIO_Init+0x14c>)
 8000520:	f000 fc5e 	bl	8000de0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000524:	bf00      	nop
 8000526:	3728      	adds	r7, #40	@ 0x28
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40023800 	.word	0x40023800
 8000530:	40020800 	.word	0x40020800
 8000534:	40020000 	.word	0x40020000
 8000538:	40020400 	.word	0x40020400

0800053c <USB_CDC_RxHandler>:

/* USER CODE BEGIN 4 */
void USB_CDC_RxHandler(uint8_t* Buf, uint32_t Len)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	6039      	str	r1, [r7, #0]
//	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
	memcpy((void*)rx_buffer, Buf, Len);
 8000546:	683a      	ldr	r2, [r7, #0]
 8000548:	6879      	ldr	r1, [r7, #4]
 800054a:	4805      	ldr	r0, [pc, #20]	@ (8000560 <USB_CDC_RxHandler+0x24>)
 800054c:	f00a fa96 	bl	800aa7c <memcpy>
	rx_len = Len;
 8000550:	4a04      	ldr	r2, [pc, #16]	@ (8000564 <USB_CDC_RxHandler+0x28>)
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	6013      	str	r3, [r2, #0]
}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000200 	.word	0x20000200
 8000564:	20000240 	.word	0x20000240

08000568 <MotionTaskStart>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_MotionTaskStart */
void MotionTaskStart(void *argument)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000570:	f009 fcf2 	bl	8009f58 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	stepper_move_90(MOTOR_U, TURN_CW);
 8000574:	2100      	movs	r1, #0
 8000576:	2000      	movs	r0, #0
 8000578:	f000 f8b0 	bl	80006dc <stepper_move_90>
    osDelay(1000);
 800057c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000580:	f007 f818 	bl	80075b4 <osDelay>
	stepper_move_90(MOTOR_U, TURN_CW);
 8000584:	bf00      	nop
 8000586:	e7f5      	b.n	8000574 <MotionTaskStart+0xc>

08000588 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a04      	ldr	r2, [pc, #16]	@ (80005a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d101      	bne.n	800059e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800059a:	f000 fafb 	bl	8000b94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40014400 	.word	0x40014400

080005ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b0:	b672      	cpsid	i
}
 80005b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <Error_Handler+0x8>

080005b8 <stepper_init_all>:
#define STEPS_90_DEG ((FULL_STEPS_PER_REV * MICROSTEPS) / 4)

stepper_t steppers[MOTOR_COUNT]; // Define steppers array
volatile motor_id_t active_motor = MOTOR_U;

void stepper_init_all(void){ // Fill steppers array with initialized data
 80005b8:	b480      	push	{r7}
 80005ba:	b09f      	sub	sp, #124	@ 0x7c
 80005bc:	af00      	add	r7, sp, #0

	steppers[MOTOR_U] = (stepper_t){
 80005be:	4b43      	ldr	r3, [pc, #268]	@ (80006cc <stepper_init_all+0x114>)
 80005c0:	461a      	mov	r2, r3
 80005c2:	2300      	movs	r3, #0
 80005c4:	6013      	str	r3, [r2, #0]
 80005c6:	6053      	str	r3, [r2, #4]
 80005c8:	6093      	str	r3, [r2, #8]
 80005ca:	60d3      	str	r3, [r2, #12]
 80005cc:	6113      	str	r3, [r2, #16]
 80005ce:	4b3f      	ldr	r3, [pc, #252]	@ (80006cc <stepper_init_all+0x114>)
 80005d0:	4a3f      	ldr	r2, [pc, #252]	@ (80006d0 <stepper_init_all+0x118>)
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	4b3d      	ldr	r3, [pc, #244]	@ (80006cc <stepper_init_all+0x114>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	809a      	strh	r2, [r3, #4]
 80005da:	4b3c      	ldr	r3, [pc, #240]	@ (80006cc <stepper_init_all+0x114>)
 80005dc:	4a3c      	ldr	r2, [pc, #240]	@ (80006d0 <stepper_init_all+0x118>)
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	4b3a      	ldr	r3, [pc, #232]	@ (80006cc <stepper_init_all+0x114>)
 80005e2:	2202      	movs	r2, #2
 80005e4:	819a      	strh	r2, [r3, #12]
		.step_port = U_STEP_GPIO_Port,
		.step_pin  = U_STEP_Pin,
		.dir_port  = U_DIR_GPIO_Port,
		.dir_pin   = U_DIR_Pin
	};
	steppers[MOTOR_D] = (stepper_t){
 80005e6:	4b39      	ldr	r3, [pc, #228]	@ (80006cc <stepper_init_all+0x114>)
 80005e8:	3314      	adds	r3, #20
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]
 80005f6:	4b35      	ldr	r3, [pc, #212]	@ (80006cc <stepper_init_all+0x114>)
 80005f8:	4a35      	ldr	r2, [pc, #212]	@ (80006d0 <stepper_init_all+0x118>)
 80005fa:	615a      	str	r2, [r3, #20]
 80005fc:	4b33      	ldr	r3, [pc, #204]	@ (80006cc <stepper_init_all+0x114>)
 80005fe:	2210      	movs	r2, #16
 8000600:	831a      	strh	r2, [r3, #24]
 8000602:	4b32      	ldr	r3, [pc, #200]	@ (80006cc <stepper_init_all+0x114>)
 8000604:	4a33      	ldr	r2, [pc, #204]	@ (80006d4 <stepper_init_all+0x11c>)
 8000606:	61da      	str	r2, [r3, #28]
 8000608:	4b30      	ldr	r3, [pc, #192]	@ (80006cc <stepper_init_all+0x114>)
 800060a:	2201      	movs	r2, #1
 800060c:	841a      	strh	r2, [r3, #32]
		.step_port = D_STEP_GPIO_Port,
		.step_pin  = D_STEP_Pin,
		.dir_port  = D_DIR_GPIO_Port,
		.dir_pin   = D_DIR_Pin
	};
	steppers[MOTOR_L] = (stepper_t){
 800060e:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <stepper_init_all+0x114>)
 8000610:	3328      	adds	r3, #40	@ 0x28
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	611a      	str	r2, [r3, #16]
 800061e:	4b2b      	ldr	r3, [pc, #172]	@ (80006cc <stepper_init_all+0x114>)
 8000620:	4a2d      	ldr	r2, [pc, #180]	@ (80006d8 <stepper_init_all+0x120>)
 8000622:	629a      	str	r2, [r3, #40]	@ 0x28
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <stepper_init_all+0x114>)
 8000626:	2202      	movs	r2, #2
 8000628:	859a      	strh	r2, [r3, #44]	@ 0x2c
 800062a:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <stepper_init_all+0x114>)
 800062c:	4a2a      	ldr	r2, [pc, #168]	@ (80006d8 <stepper_init_all+0x120>)
 800062e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000630:	4b26      	ldr	r3, [pc, #152]	@ (80006cc <stepper_init_all+0x114>)
 8000632:	2201      	movs	r2, #1
 8000634:	869a      	strh	r2, [r3, #52]	@ 0x34
		.step_port = L_STEP_GPIO_Port,
		.step_pin  = L_STEP_Pin,
		.dir_port  = L_DIR_GPIO_Port,
		.dir_pin   = L_DIR_Pin
	};
	steppers[MOTOR_R] = (stepper_t){
 8000636:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <stepper_init_all+0x114>)
 8000638:	333c      	adds	r3, #60	@ 0x3c
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]
 8000646:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <stepper_init_all+0x114>)
 8000648:	4a22      	ldr	r2, [pc, #136]	@ (80006d4 <stepper_init_all+0x11c>)
 800064a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800064c:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <stepper_init_all+0x114>)
 800064e:	2208      	movs	r2, #8
 8000650:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <stepper_init_all+0x114>)
 8000656:	4a1e      	ldr	r2, [pc, #120]	@ (80006d0 <stepper_init_all+0x118>)
 8000658:	645a      	str	r2, [r3, #68]	@ 0x44
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <stepper_init_all+0x114>)
 800065c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000660:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		.step_port = R_STEP_GPIO_Port,
		.step_pin  = R_STEP_Pin,
		.dir_port  = R_DIR_GPIO_Port,
		.dir_pin   = R_DIR_Pin
	};
	steppers[MOTOR_F] = (stepper_t){
 8000664:	4b19      	ldr	r3, [pc, #100]	@ (80006cc <stepper_init_all+0x114>)
 8000666:	3350      	adds	r3, #80	@ 0x50
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <stepper_init_all+0x114>)
 8000676:	4a17      	ldr	r2, [pc, #92]	@ (80006d4 <stepper_init_all+0x11c>)
 8000678:	651a      	str	r2, [r3, #80]	@ 0x50
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <stepper_init_all+0x114>)
 800067c:	2210      	movs	r2, #16
 800067e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8000682:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <stepper_init_all+0x114>)
 8000684:	4a13      	ldr	r2, [pc, #76]	@ (80006d4 <stepper_init_all+0x11c>)
 8000686:	659a      	str	r2, [r3, #88]	@ 0x58
 8000688:	4b10      	ldr	r3, [pc, #64]	@ (80006cc <stepper_init_all+0x114>)
 800068a:	2220      	movs	r2, #32
 800068c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
		.step_port = F_STEP_GPIO_Port,
		.step_pin  = F_STEP_Pin,
		.dir_port  = F_DIR_GPIO_Port,
		.dir_pin   = F_DIR_Pin
	};
	steppers[MOTOR_B] = (stepper_t){
 8000690:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <stepper_init_all+0x114>)
 8000692:	3364      	adds	r3, #100	@ 0x64
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
 80006a0:	4b0a      	ldr	r3, [pc, #40]	@ (80006cc <stepper_init_all+0x114>)
 80006a2:	4a0b      	ldr	r2, [pc, #44]	@ (80006d0 <stepper_init_all+0x118>)
 80006a4:	665a      	str	r2, [r3, #100]	@ 0x64
 80006a6:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <stepper_init_all+0x114>)
 80006a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <stepper_init_all+0x114>)
 80006b2:	4a08      	ldr	r2, [pc, #32]	@ (80006d4 <stepper_init_all+0x11c>)
 80006b4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80006b6:	4b05      	ldr	r3, [pc, #20]	@ (80006cc <stepper_init_all+0x114>)
 80006b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006bc:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
		.step_port = B_STEP_GPIO_Port,
		.step_pin  = B_STEP_Pin,
		.dir_port  = B_DIR_GPIO_Port,
		.dir_pin   = B_DIR_Pin
	};
}
 80006c0:	bf00      	nop
 80006c2:	377c      	adds	r7, #124	@ 0x7c
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	20000244 	.word	0x20000244
 80006d0:	40020000 	.word	0x40020000
 80006d4:	40020400 	.word	0x40020400
 80006d8:	40020800 	.word	0x40020800

080006dc <stepper_move_90>:

void stepper_move_90(motor_id_t motor, turn_dir_t dir){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	460a      	mov	r2, r1
 80006e6:	71fb      	strb	r3, [r7, #7]
 80006e8:	4613      	mov	r3, r2
 80006ea:	71bb      	strb	r3, [r7, #6]
	stepper_t *m = &steppers[motor]; // Pointer to motor in question
 80006ec:	79fa      	ldrb	r2, [r7, #7]
 80006ee:	4613      	mov	r3, r2
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	4413      	add	r3, r2
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000734 <stepper_move_90+0x58>)
 80006f8:	4413      	add	r3, r2
 80006fa:	60fb      	str	r3, [r7, #12]

	// Set/Reset DIR pin
	HAL_GPIO_WritePin(
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	6898      	ldr	r0, [r3, #8]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	8999      	ldrh	r1, [r3, #12]
 8000704:	79bb      	ldrb	r3, [r7, #6]
 8000706:	2b00      	cmp	r3, #0
 8000708:	bf0c      	ite	eq
 800070a:	2301      	moveq	r3, #1
 800070c:	2300      	movne	r3, #0
 800070e:	b2db      	uxtb	r3, r3
 8000710:	461a      	mov	r2, r3
 8000712:	f000 fce9 	bl	80010e8 <HAL_GPIO_WritePin>
			m->dir_port,
			m->dir_pin,
			(dir == TURN_CW) ? GPIO_PIN_SET : GPIO_PIN_RESET);

	// Critical section: assigning steps
	taskENTER_CRITICAL();
 8000716:	f009 f90f 	bl	8009938 <vPortEnterCritical>
	m->steps_remaining = STEPS_90_DEG;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000720:	611a      	str	r2, [r3, #16]
	taskEXIT_CRITICAL();
 8000722:	f009 f93b 	bl	800999c <vPortExitCritical>

	stepper_tim3_start();
 8000726:	f000 f85b 	bl	80007e0 <stepper_tim3_start>
}
 800072a:	bf00      	nop
 800072c:	3710      	adds	r7, #16
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000244 	.word	0x20000244

08000738 <stepper_tim3_irqhandler>:

extern volatile motor_id_t active_motor;

// For TIM3 configuration info, check MX_TIM3_Init() in main.c

void stepper_tim3_irqhandler(void){
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
	static uint8_t step_level = 0; // Tracks rising or falling STEP edge
	if (TIM3->SR & TIM_SR_UIF){ // If Update Interrupt Flag (UIF) bit is set in the status register, then interrupt requested
 800073e:	4b24      	ldr	r3, [pc, #144]	@ (80007d0 <stepper_tim3_irqhandler+0x98>)
 8000740:	691b      	ldr	r3, [r3, #16]
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	2b00      	cmp	r3, #0
 8000748:	d03d      	beq.n	80007c6 <stepper_tim3_irqhandler+0x8e>
		TIM3->SR &= ~TIM_SR_UIF; // clears UIF
 800074a:	4b21      	ldr	r3, [pc, #132]	@ (80007d0 <stepper_tim3_irqhandler+0x98>)
 800074c:	691b      	ldr	r3, [r3, #16]
 800074e:	4a20      	ldr	r2, [pc, #128]	@ (80007d0 <stepper_tim3_irqhandler+0x98>)
 8000750:	f023 0301 	bic.w	r3, r3, #1
 8000754:	6113      	str	r3, [r2, #16]

		stepper_t *m = &steppers[active_motor]; // Pointer to active motor
 8000756:	4b1f      	ldr	r3, [pc, #124]	@ (80007d4 <stepper_tim3_irqhandler+0x9c>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	461a      	mov	r2, r3
 800075e:	4613      	mov	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	4413      	add	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4a1c      	ldr	r2, [pc, #112]	@ (80007d8 <stepper_tim3_irqhandler+0xa0>)
 8000768:	4413      	add	r3, r2
 800076a:	607b      	str	r3, [r7, #4]

		if(m->steps_remaining > 0){ // If the active motor hasn't finished its 90 degree turn
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	691b      	ldr	r3, [r3, #16]
 8000770:	2b00      	cmp	r3, #0
 8000772:	dd1e      	ble.n	80007b2 <stepper_tim3_irqhandler+0x7a>
			/* Toggle STEP pin */
			HAL_GPIO_WritePin(
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	6818      	ldr	r0, [r3, #0]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	8899      	ldrh	r1, [r3, #4]
 800077c:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <stepper_tim3_irqhandler+0xa4>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	bf0c      	ite	eq
 8000784:	2301      	moveq	r3, #1
 8000786:	2300      	movne	r3, #0
 8000788:	b2db      	uxtb	r3, r3
 800078a:	461a      	mov	r2, r3
 800078c:	f000 fcac 	bl	80010e8 <HAL_GPIO_WritePin>
				m->step_pin,
				step_level ? GPIO_PIN_RESET : GPIO_PIN_SET // If step is high, transition low
			);

			// If step is HIGH, decrement. Do nothing when step is low (this is why step rate is 1/2 TIM3 frequency)
			if(step_level) m->steps_remaining--;
 8000790:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <stepper_tim3_irqhandler+0xa4>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d004      	beq.n	80007a2 <stepper_tim3_irqhandler+0x6a>
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	691b      	ldr	r3, [r3, #16]
 800079c:	1e5a      	subs	r2, r3, #1
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	611a      	str	r2, [r3, #16]

			step_level ^= 1; // Invert step_level
 80007a2:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <stepper_tim3_irqhandler+0xa4>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	f083 0301 	eor.w	r3, r3, #1
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <stepper_tim3_irqhandler+0xa4>)
 80007ae:	701a      	strb	r2, [r3, #0]
			);

			stepper_tim3_stop();
		}
	}
}
 80007b0:	e009      	b.n	80007c6 <stepper_tim3_irqhandler+0x8e>
			HAL_GPIO_WritePin(
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	6818      	ldr	r0, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	889b      	ldrh	r3, [r3, #4]
 80007ba:	2200      	movs	r2, #0
 80007bc:	4619      	mov	r1, r3
 80007be:	f000 fc93 	bl	80010e8 <HAL_GPIO_WritePin>
			stepper_tim3_stop();
 80007c2:	f000 f81f 	bl	8000804 <stepper_tim3_stop>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40000400 	.word	0x40000400
 80007d4:	200002bc 	.word	0x200002bc
 80007d8:	20000244 	.word	0x20000244
 80007dc:	200002bd 	.word	0x200002bd

080007e0 <stepper_tim3_start>:

void stepper_tim3_start(void){
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
    TIM3->CNT = 0;
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <stepper_tim3_start+0x20>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM3->CR1 |= TIM_CR1_CEN;
 80007ea:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <stepper_tim3_start+0x20>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a04      	ldr	r2, [pc, #16]	@ (8000800 <stepper_tim3_start+0x20>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6013      	str	r3, [r2, #0]
}
 80007f6:	bf00      	nop
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	40000400 	.word	0x40000400

08000804 <stepper_tim3_stop>:

void stepper_tim3_stop(void){
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;
 8000808:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <stepper_tim3_stop+0x1c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a04      	ldr	r2, [pc, #16]	@ (8000820 <stepper_tim3_stop+0x1c>)
 800080e:	f023 0301 	bic.w	r3, r3, #1
 8000812:	6013      	str	r3, [r2, #0]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40000400 	.word	0x40000400

08000824 <stepper_tim3_enable_ir>:

void stepper_tim3_enable_ir(void){
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
	TIM3->DIER |= TIM_DIER_UIE;  // enable update interrupt
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <stepper_tim3_enable_ir+0x1c>)
 800082a:	68db      	ldr	r3, [r3, #12]
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <stepper_tim3_enable_ir+0x1c>)
 800082e:	f043 0301 	orr.w	r3, r3, #1
 8000832:	60d3      	str	r3, [r2, #12]
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40000400 	.word	0x40000400

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <HAL_MspInit+0x54>)
 8000850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000852:	4a11      	ldr	r2, [pc, #68]	@ (8000898 <HAL_MspInit+0x54>)
 8000854:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000858:	6453      	str	r3, [r2, #68]	@ 0x44
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <HAL_MspInit+0x54>)
 800085c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <HAL_MspInit+0x54>)
 800086c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086e:	4a0a      	ldr	r2, [pc, #40]	@ (8000898 <HAL_MspInit+0x54>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000874:	6413      	str	r3, [r2, #64]	@ 0x40
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <HAL_MspInit+0x54>)
 8000878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	210f      	movs	r1, #15
 8000886:	f06f 0001 	mvn.w	r0, #1
 800088a:	f000 fa7f 	bl	8000d8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800

0800089c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a0e      	ldr	r2, [pc, #56]	@ (80008e4 <HAL_TIM_Base_MspInit+0x48>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d115      	bne.n	80008da <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <HAL_TIM_Base_MspInit+0x4c>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b6:	4a0c      	ldr	r2, [pc, #48]	@ (80008e8 <HAL_TIM_Base_MspInit+0x4c>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_TIM_Base_MspInit+0x4c>)
 80008c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2105      	movs	r1, #5
 80008ce:	201d      	movs	r0, #29
 80008d0:	f000 fa5c 	bl	8000d8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80008d4:	201d      	movs	r0, #29
 80008d6:	f000 fa75 	bl	8000dc4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80008da:	bf00      	nop
 80008dc:	3710      	adds	r7, #16
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40000400 	.word	0x40000400
 80008e8:	40023800 	.word	0x40023800

080008ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	@ 0x28
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a19      	ldr	r2, [pc, #100]	@ (8000970 <HAL_UART_MspInit+0x84>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d12b      	bne.n	8000966 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	4b18      	ldr	r3, [pc, #96]	@ (8000974 <HAL_UART_MspInit+0x88>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	4a17      	ldr	r2, [pc, #92]	@ (8000974 <HAL_UART_MspInit+0x88>)
 8000918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800091c:	6413      	str	r3, [r2, #64]	@ 0x40
 800091e:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <HAL_UART_MspInit+0x88>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	4b11      	ldr	r3, [pc, #68]	@ (8000974 <HAL_UART_MspInit+0x88>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a10      	ldr	r2, [pc, #64]	@ (8000974 <HAL_UART_MspInit+0x88>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b0e      	ldr	r3, [pc, #56]	@ (8000974 <HAL_UART_MspInit+0x88>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000946:	230c      	movs	r3, #12
 8000948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094a:	2302      	movs	r3, #2
 800094c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000956:	2307      	movs	r3, #7
 8000958:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	4619      	mov	r1, r3
 8000960:	4805      	ldr	r0, [pc, #20]	@ (8000978 <HAL_UART_MspInit+0x8c>)
 8000962:	f000 fa3d 	bl	8000de0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000966:	bf00      	nop
 8000968:	3728      	adds	r7, #40	@ 0x28
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	40004400 	.word	0x40004400
 8000974:	40023800 	.word	0x40023800
 8000978:	40020000 	.word	0x40020000

0800097c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08c      	sub	sp, #48	@ 0x30
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 800098c:	2300      	movs	r3, #0
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	4b2e      	ldr	r3, [pc, #184]	@ (8000a4c <HAL_InitTick+0xd0>)
 8000992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000994:	4a2d      	ldr	r2, [pc, #180]	@ (8000a4c <HAL_InitTick+0xd0>)
 8000996:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800099a:	6453      	str	r3, [r2, #68]	@ 0x44
 800099c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a4c <HAL_InitTick+0xd0>)
 800099e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a8:	f107 020c 	add.w	r2, r7, #12
 80009ac:	f107 0310 	add.w	r3, r7, #16
 80009b0:	4611      	mov	r1, r2
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 fab6 	bl	8002f24 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009b8:	f002 faa0 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 80009bc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009c0:	4a23      	ldr	r2, [pc, #140]	@ (8000a50 <HAL_InitTick+0xd4>)
 80009c2:	fba2 2303 	umull	r2, r3, r2, r3
 80009c6:	0c9b      	lsrs	r3, r3, #18
 80009c8:	3b01      	subs	r3, #1
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 80009cc:	4b21      	ldr	r3, [pc, #132]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009ce:	4a22      	ldr	r2, [pc, #136]	@ (8000a58 <HAL_InitTick+0xdc>)
 80009d0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 80009d2:	4b20      	ldr	r3, [pc, #128]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009d8:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 80009da:	4a1e      	ldr	r2, [pc, #120]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009de:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 80009e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ec:	4b19      	ldr	r3, [pc, #100]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 80009f2:	4818      	ldr	r0, [pc, #96]	@ (8000a54 <HAL_InitTick+0xd8>)
 80009f4:	f002 fac8 	bl	8002f88 <HAL_TIM_Base_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80009fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d11b      	bne.n	8000a3e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000a06:	4813      	ldr	r0, [pc, #76]	@ (8000a54 <HAL_InitTick+0xd8>)
 8000a08:	f002 fb0e 	bl	8003028 <HAL_TIM_Base_Start_IT>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d111      	bne.n	8000a3e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a1a:	2019      	movs	r0, #25
 8000a1c:	f000 f9d2 	bl	8000dc4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b0f      	cmp	r3, #15
 8000a24:	d808      	bhi.n	8000a38 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a26:	2200      	movs	r2, #0
 8000a28:	6879      	ldr	r1, [r7, #4]
 8000a2a:	2019      	movs	r0, #25
 8000a2c:	f000 f9ae 	bl	8000d8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a30:	4a0a      	ldr	r2, [pc, #40]	@ (8000a5c <HAL_InitTick+0xe0>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6013      	str	r3, [r2, #0]
 8000a36:	e002      	b.n	8000a3e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3730      	adds	r7, #48	@ 0x30
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023800 	.word	0x40023800
 8000a50:	431bde83 	.word	0x431bde83
 8000a54:	200002c0 	.word	0x200002c0
 8000a58:	40014400 	.word	0x40014400
 8000a5c:	20000004 	.word	0x20000004

08000a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <NMI_Handler+0x4>

08000a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <HardFault_Handler+0x4>

08000a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <MemManage_Handler+0x4>

08000a78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <BusFault_Handler+0x4>

08000a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <UsageFault_Handler+0x4>

08000a88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000a9c:	4802      	ldr	r0, [pc, #8]	@ (8000aa8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a9e:	f002 fb25 	bl	80030ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200002c0 	.word	0x200002c0

08000aac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	stepper_tim3_irqhandler();
 8000ab0:	f7ff fe42 	bl	8000738 <stepper_tim3_irqhandler>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ab4:	4802      	ldr	r0, [pc, #8]	@ (8000ac0 <TIM3_IRQHandler+0x14>)
 8000ab6:	f002 fb19 	bl	80030ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	2000016c 	.word	0x2000016c

08000ac4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000ac8:	4802      	ldr	r0, [pc, #8]	@ (8000ad4 <OTG_FS_IRQHandler+0x10>)
 8000aca:	f000 fc84 	bl	80013d6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200061d4 	.word	0x200061d4

08000ad8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <SystemInit+0x20>)
 8000ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ae2:	4a05      	ldr	r2, [pc, #20]	@ (8000af8 <SystemInit+0x20>)
 8000ae4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ae8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000afc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b00:	f7ff ffea 	bl	8000ad8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b04:	480c      	ldr	r0, [pc, #48]	@ (8000b38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b06:	490d      	ldr	r1, [pc, #52]	@ (8000b3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b08:	4a0d      	ldr	r2, [pc, #52]	@ (8000b40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b0c:	e002      	b.n	8000b14 <LoopCopyDataInit>

08000b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b12:	3304      	adds	r3, #4

08000b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b18:	d3f9      	bcc.n	8000b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b20:	e001      	b.n	8000b26 <LoopFillZerobss>

08000b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b24:	3204      	adds	r2, #4

08000b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b28:	d3fb      	bcc.n	8000b22 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000b2a:	f00a faf3 	bl	800b114 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b2e:	f7ff fb57 	bl	80001e0 <main>
  bx  lr    
 8000b32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b34:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b3c:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000b40:	0800b398 	.word	0x0800b398
  ldr r2, =_sbss
 8000b44:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000b48:	20006a18 	.word	0x20006a18

08000b4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b4c:	e7fe      	b.n	8000b4c <ADC_IRQHandler>
	...

08000b50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b54:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <HAL_Init+0x40>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a0d      	ldr	r2, [pc, #52]	@ (8000b90 <HAL_Init+0x40>)
 8000b5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b60:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <HAL_Init+0x40>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <HAL_Init+0x40>)
 8000b66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <HAL_Init+0x40>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a07      	ldr	r2, [pc, #28]	@ (8000b90 <HAL_Init+0x40>)
 8000b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b78:	2003      	movs	r0, #3
 8000b7a:	f000 f8fc 	bl	8000d76 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7e:	200f      	movs	r0, #15
 8000b80:	f7ff fefc 	bl	800097c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b84:	f7ff fe5e 	bl	8000844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40023c00 	.word	0x40023c00

08000b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <HAL_IncTick+0x20>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <HAL_IncTick+0x24>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	4a04      	ldr	r2, [pc, #16]	@ (8000bb8 <HAL_IncTick+0x24>)
 8000ba6:	6013      	str	r3, [r2, #0]
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000308 	.word	0x20000308

08000bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <HAL_GetTick+0x14>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	20000308 	.word	0x20000308

08000bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bdc:	f7ff ffee 	bl	8000bbc <HAL_GetTick>
 8000be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000bec:	d005      	beq.n	8000bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bee:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <HAL_Delay+0x44>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bfa:	bf00      	nop
 8000bfc:	f7ff ffde 	bl	8000bbc <HAL_GetTick>
 8000c00:	4602      	mov	r2, r0
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	68fa      	ldr	r2, [r7, #12]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d8f7      	bhi.n	8000bfc <HAL_Delay+0x28>
  {
  }
}
 8000c0c:	bf00      	nop
 8000c0e:	bf00      	nop
 8000c10:	3710      	adds	r7, #16
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000008 	.word	0x20000008

08000c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	f003 0307 	and.w	r3, r3, #7
 8000c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <__NVIC_SetPriorityGrouping+0x44>)
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c32:	68ba      	ldr	r2, [r7, #8]
 8000c34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c4e:	4a04      	ldr	r2, [pc, #16]	@ (8000c60 <__NVIC_SetPriorityGrouping+0x44>)
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	60d3      	str	r3, [r2, #12]
}
 8000c54:	bf00      	nop
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c68:	4b04      	ldr	r3, [pc, #16]	@ (8000c7c <__NVIC_GetPriorityGrouping+0x18>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	0a1b      	lsrs	r3, r3, #8
 8000c6e:	f003 0307 	and.w	r3, r3, #7
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	db0b      	blt.n	8000caa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	f003 021f 	and.w	r2, r3, #31
 8000c98:	4907      	ldr	r1, [pc, #28]	@ (8000cb8 <__NVIC_EnableIRQ+0x38>)
 8000c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9e:	095b      	lsrs	r3, r3, #5
 8000ca0:	2001      	movs	r0, #1
 8000ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000caa:	bf00      	nop
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000e100 	.word	0xe000e100

08000cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	6039      	str	r1, [r7, #0]
 8000cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	db0a      	blt.n	8000ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	490c      	ldr	r1, [pc, #48]	@ (8000d08 <__NVIC_SetPriority+0x4c>)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	0112      	lsls	r2, r2, #4
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	440b      	add	r3, r1
 8000ce0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce4:	e00a      	b.n	8000cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	4908      	ldr	r1, [pc, #32]	@ (8000d0c <__NVIC_SetPriority+0x50>)
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	f003 030f 	and.w	r3, r3, #15
 8000cf2:	3b04      	subs	r3, #4
 8000cf4:	0112      	lsls	r2, r2, #4
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	440b      	add	r3, r1
 8000cfa:	761a      	strb	r2, [r3, #24]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000e100 	.word	0xe000e100
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b089      	sub	sp, #36	@ 0x24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	f1c3 0307 	rsb	r3, r3, #7
 8000d2a:	2b04      	cmp	r3, #4
 8000d2c:	bf28      	it	cs
 8000d2e:	2304      	movcs	r3, #4
 8000d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	3304      	adds	r3, #4
 8000d36:	2b06      	cmp	r3, #6
 8000d38:	d902      	bls.n	8000d40 <NVIC_EncodePriority+0x30>
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	3b03      	subs	r3, #3
 8000d3e:	e000      	b.n	8000d42 <NVIC_EncodePriority+0x32>
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	401a      	ands	r2, r3
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d62:	43d9      	mvns	r1, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d68:	4313      	orrs	r3, r2
         );
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3724      	adds	r7, #36	@ 0x24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr

08000d76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b082      	sub	sp, #8
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff ff4c 	bl	8000c1c <__NVIC_SetPriorityGrouping>
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
 8000d98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d9e:	f7ff ff61 	bl	8000c64 <__NVIC_GetPriorityGrouping>
 8000da2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	68b9      	ldr	r1, [r7, #8]
 8000da8:	6978      	ldr	r0, [r7, #20]
 8000daa:	f7ff ffb1 	bl	8000d10 <NVIC_EncodePriority>
 8000dae:	4602      	mov	r2, r0
 8000db0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000db4:	4611      	mov	r1, r2
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff80 	bl	8000cbc <__NVIC_SetPriority>
}
 8000dbc:	bf00      	nop
 8000dbe:	3718      	adds	r7, #24
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff ff54 	bl	8000c80 <__NVIC_EnableIRQ>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	@ 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	e159      	b.n	80010b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	f040 8148 	bne.w	80010aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 0303 	and.w	r3, r3, #3
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d005      	beq.n	8000e32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d130      	bne.n	8000e94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43db      	mvns	r3, r3
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	4013      	ands	r3, r2
 8000e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e68:	2201      	movs	r2, #1
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	091b      	lsrs	r3, r3, #4
 8000e7e:	f003 0201 	and.w	r2, r3, #1
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 0303 	and.w	r3, r3, #3
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	d017      	beq.n	8000ed0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d123      	bne.n	8000f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	08da      	lsrs	r2, r3, #3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3208      	adds	r2, #8
 8000ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	f003 0307 	and.w	r3, r3, #7
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	691a      	ldr	r2, [r3, #16]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	08da      	lsrs	r2, r3, #3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3208      	adds	r2, #8
 8000f1e:	69b9      	ldr	r1, [r7, #24]
 8000f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	2203      	movs	r2, #3
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0203 	and.w	r2, r3, #3
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 80a2 	beq.w	80010aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	4b57      	ldr	r3, [pc, #348]	@ (80010c8 <HAL_GPIO_Init+0x2e8>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6e:	4a56      	ldr	r2, [pc, #344]	@ (80010c8 <HAL_GPIO_Init+0x2e8>)
 8000f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f76:	4b54      	ldr	r3, [pc, #336]	@ (80010c8 <HAL_GPIO_Init+0x2e8>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f82:	4a52      	ldr	r2, [pc, #328]	@ (80010cc <HAL_GPIO_Init+0x2ec>)
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	089b      	lsrs	r3, r3, #2
 8000f88:	3302      	adds	r3, #2
 8000f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	220f      	movs	r2, #15
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a49      	ldr	r2, [pc, #292]	@ (80010d0 <HAL_GPIO_Init+0x2f0>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d019      	beq.n	8000fe2 <HAL_GPIO_Init+0x202>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a48      	ldr	r2, [pc, #288]	@ (80010d4 <HAL_GPIO_Init+0x2f4>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d013      	beq.n	8000fde <HAL_GPIO_Init+0x1fe>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a47      	ldr	r2, [pc, #284]	@ (80010d8 <HAL_GPIO_Init+0x2f8>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d00d      	beq.n	8000fda <HAL_GPIO_Init+0x1fa>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a46      	ldr	r2, [pc, #280]	@ (80010dc <HAL_GPIO_Init+0x2fc>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d007      	beq.n	8000fd6 <HAL_GPIO_Init+0x1f6>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a45      	ldr	r2, [pc, #276]	@ (80010e0 <HAL_GPIO_Init+0x300>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d101      	bne.n	8000fd2 <HAL_GPIO_Init+0x1f2>
 8000fce:	2304      	movs	r3, #4
 8000fd0:	e008      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	e006      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e004      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fda:	2302      	movs	r3, #2
 8000fdc:	e002      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <HAL_GPIO_Init+0x204>
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	69fa      	ldr	r2, [r7, #28]
 8000fe6:	f002 0203 	and.w	r2, r2, #3
 8000fea:	0092      	lsls	r2, r2, #2
 8000fec:	4093      	lsls	r3, r2
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ff4:	4935      	ldr	r1, [pc, #212]	@ (80010cc <HAL_GPIO_Init+0x2ec>)
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	089b      	lsrs	r3, r3, #2
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001002:	4b38      	ldr	r3, [pc, #224]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	43db      	mvns	r3, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4013      	ands	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001026:	4a2f      	ldr	r2, [pc, #188]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800102c:	4b2d      	ldr	r3, [pc, #180]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d003      	beq.n	8001050 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001050:	4a24      	ldr	r2, [pc, #144]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001056:	4b23      	ldr	r3, [pc, #140]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d003      	beq.n	800107a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800107a:	4a1a      	ldr	r2, [pc, #104]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010a4:	4a0f      	ldr	r2, [pc, #60]	@ (80010e4 <HAL_GPIO_Init+0x304>)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3301      	adds	r3, #1
 80010ae:	61fb      	str	r3, [r7, #28]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	2b0f      	cmp	r3, #15
 80010b4:	f67f aea2 	bls.w	8000dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010b8:	bf00      	nop
 80010ba:	bf00      	nop
 80010bc:	3724      	adds	r7, #36	@ 0x24
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40013800 	.word	0x40013800
 80010d0:	40020000 	.word	0x40020000
 80010d4:	40020400 	.word	0x40020400
 80010d8:	40020800 	.word	0x40020800
 80010dc:	40020c00 	.word	0x40020c00
 80010e0:	40021000 	.word	0x40021000
 80010e4:	40013c00 	.word	0x40013c00

080010e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	460b      	mov	r3, r1
 80010f2:	807b      	strh	r3, [r7, #2]
 80010f4:	4613      	mov	r3, r2
 80010f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010f8:	787b      	ldrb	r3, [r7, #1]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010fe:	887a      	ldrh	r2, [r7, #2]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001104:	e003      	b.n	800110e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001106:	887b      	ldrh	r3, [r7, #2]
 8001108:	041a      	lsls	r2, r3, #16
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	619a      	str	r2, [r3, #24]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800111a:	b480      	push	{r7}
 800111c:	b085      	sub	sp, #20
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800112c:	887a      	ldrh	r2, [r7, #2]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4013      	ands	r3, r2
 8001132:	041a      	lsls	r2, r3, #16
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	43d9      	mvns	r1, r3
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	400b      	ands	r3, r1
 800113c:	431a      	orrs	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	619a      	str	r2, [r3, #24]
}
 8001142:	bf00      	nop
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af02      	add	r7, sp, #8
 8001154:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d101      	bne.n	8001160 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e101      	b.n	8001364 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d106      	bne.n	8001180 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f009 f8e0 	bl	800a340 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2203      	movs	r2, #3
 8001184:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800118e:	d102      	bne.n	8001196 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f002 ff03 	bl	8003fa6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	7c1a      	ldrb	r2, [r3, #16]
 80011a8:	f88d 2000 	strb.w	r2, [sp]
 80011ac:	3304      	adds	r3, #4
 80011ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b0:	f002 fde2 	bl	8003d78 <USB_CoreInit>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d005      	beq.n	80011c6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2202      	movs	r2, #2
 80011be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e0ce      	b.n	8001364 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2100      	movs	r1, #0
 80011cc:	4618      	mov	r0, r3
 80011ce:	f002 fefb 	bl	8003fc8 <USB_SetCurrentMode>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d005      	beq.n	80011e4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2202      	movs	r2, #2
 80011dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e0bf      	b.n	8001364 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	73fb      	strb	r3, [r7, #15]
 80011e8:	e04a      	b.n	8001280 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80011ea:	7bfa      	ldrb	r2, [r7, #15]
 80011ec:	6879      	ldr	r1, [r7, #4]
 80011ee:	4613      	mov	r3, r2
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	4413      	add	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	3315      	adds	r3, #21
 80011fa:	2201      	movs	r2, #1
 80011fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	6879      	ldr	r1, [r7, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	00db      	lsls	r3, r3, #3
 8001206:	4413      	add	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	440b      	add	r3, r1
 800120c:	3314      	adds	r3, #20
 800120e:	7bfa      	ldrb	r2, [r7, #15]
 8001210:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001212:	7bfa      	ldrb	r2, [r7, #15]
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	b298      	uxth	r0, r3
 8001218:	6879      	ldr	r1, [r7, #4]
 800121a:	4613      	mov	r3, r2
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	4413      	add	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	332e      	adds	r3, #46	@ 0x2e
 8001226:	4602      	mov	r2, r0
 8001228:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800122a:	7bfa      	ldrb	r2, [r7, #15]
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	4613      	mov	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	4413      	add	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	3318      	adds	r3, #24
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800123e:	7bfa      	ldrb	r2, [r7, #15]
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	440b      	add	r3, r1
 800124c:	331c      	adds	r3, #28
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001252:	7bfa      	ldrb	r2, [r7, #15]
 8001254:	6879      	ldr	r1, [r7, #4]
 8001256:	4613      	mov	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	4413      	add	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	440b      	add	r3, r1
 8001260:	3320      	adds	r3, #32
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001266:	7bfa      	ldrb	r2, [r7, #15]
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	4413      	add	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	440b      	add	r3, r1
 8001274:	3324      	adds	r3, #36	@ 0x24
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	3301      	adds	r3, #1
 800127e:	73fb      	strb	r3, [r7, #15]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	791b      	ldrb	r3, [r3, #4]
 8001284:	7bfa      	ldrb	r2, [r7, #15]
 8001286:	429a      	cmp	r2, r3
 8001288:	d3af      	bcc.n	80011ea <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800128a:	2300      	movs	r3, #0
 800128c:	73fb      	strb	r3, [r7, #15]
 800128e:	e044      	b.n	800131a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001290:	7bfa      	ldrb	r2, [r7, #15]
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	4613      	mov	r3, r2
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	4413      	add	r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	440b      	add	r3, r1
 800129e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80012a6:	7bfa      	ldrb	r2, [r7, #15]
 80012a8:	6879      	ldr	r1, [r7, #4]
 80012aa:	4613      	mov	r3, r2
 80012ac:	00db      	lsls	r3, r3, #3
 80012ae:	4413      	add	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80012b8:	7bfa      	ldrb	r2, [r7, #15]
 80012ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012bc:	7bfa      	ldrb	r2, [r7, #15]
 80012be:	6879      	ldr	r1, [r7, #4]
 80012c0:	4613      	mov	r3, r2
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	4413      	add	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012d2:	7bfa      	ldrb	r2, [r7, #15]
 80012d4:	6879      	ldr	r1, [r7, #4]
 80012d6:	4613      	mov	r3, r2
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	4413      	add	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	440b      	add	r3, r1
 80012e0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012e8:	7bfa      	ldrb	r2, [r7, #15]
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012fe:	7bfa      	ldrb	r2, [r7, #15]
 8001300:	6879      	ldr	r1, [r7, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	4413      	add	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	3301      	adds	r3, #1
 8001318:	73fb      	strb	r3, [r7, #15]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	791b      	ldrb	r3, [r3, #4]
 800131e:	7bfa      	ldrb	r2, [r7, #15]
 8001320:	429a      	cmp	r2, r3
 8001322:	d3b5      	bcc.n	8001290 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6818      	ldr	r0, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	7c1a      	ldrb	r2, [r3, #16]
 800132c:	f88d 2000 	strb.w	r2, [sp]
 8001330:	3304      	adds	r3, #4
 8001332:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001334:	f002 fe94 	bl	8004060 <USB_DevInit>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d005      	beq.n	800134a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2202      	movs	r2, #2
 8001342:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e00c      	b.n	8001364 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2201      	movs	r2, #1
 8001354:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4618      	mov	r0, r3
 800135e:	f003 fede 	bl	800511e <USB_DevDisconnect>

  return HAL_OK;
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001380:	2b01      	cmp	r3, #1
 8001382:	d101      	bne.n	8001388 <HAL_PCD_Start+0x1c>
 8001384:	2302      	movs	r3, #2
 8001386:	e022      	b.n	80013ce <HAL_PCD_Start+0x62>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2201      	movs	r2, #1
 800138c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001398:	2b00      	cmp	r3, #0
 800139a:	d009      	beq.n	80013b0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d105      	bne.n	80013b0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 fde5 	bl	8003f84 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f003 fe8c 	bl	80050dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80013d6:	b590      	push	{r4, r7, lr}
 80013d8:	b08d      	sub	sp, #52	@ 0x34
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f003 ff4a 	bl	8005286 <USB_GetMode>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f040 848c 	bne.w	8001d12 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f003 feae 	bl	8005160 <USB_ReadInterrupts>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	f000 8482 	beq.w	8001d10 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	0a1b      	lsrs	r3, r3, #8
 8001416:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f003 fe9b 	bl	8005160 <USB_ReadInterrupts>
 800142a:	4603      	mov	r3, r0
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b02      	cmp	r3, #2
 8001432:	d107      	bne.n	8001444 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	695a      	ldr	r2, [r3, #20]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f002 0202 	and.w	r2, r2, #2
 8001442:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f003 fe89 	bl	8005160 <USB_ReadInterrupts>
 800144e:	4603      	mov	r3, r0
 8001450:	f003 0310 	and.w	r3, r3, #16
 8001454:	2b10      	cmp	r3, #16
 8001456:	d161      	bne.n	800151c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	699a      	ldr	r2, [r3, #24]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 0210 	bic.w	r2, r2, #16
 8001466:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001468:	6a3b      	ldr	r3, [r7, #32]
 800146a:	6a1b      	ldr	r3, [r3, #32]
 800146c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	f003 020f 	and.w	r2, r3, #15
 8001474:	4613      	mov	r3, r2
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4413      	add	r3, r2
 8001484:	3304      	adds	r3, #4
 8001486:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800148e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001492:	d124      	bne.n	80014de <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800149a:	4013      	ands	r3, r2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d035      	beq.n	800150c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	091b      	lsrs	r3, r3, #4
 80014a8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	6a38      	ldr	r0, [r7, #32]
 80014b4:	f003 fcc0 	bl	8004e38 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	091b      	lsrs	r3, r3, #4
 80014c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014c4:	441a      	add	r2, r3
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	695a      	ldr	r2, [r3, #20]
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	091b      	lsrs	r3, r3, #4
 80014d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014d6:	441a      	add	r2, r3
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	615a      	str	r2, [r3, #20]
 80014dc:	e016      	b.n	800150c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80014e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80014e8:	d110      	bne.n	800150c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80014f0:	2208      	movs	r2, #8
 80014f2:	4619      	mov	r1, r3
 80014f4:	6a38      	ldr	r0, [r7, #32]
 80014f6:	f003 fc9f 	bl	8004e38 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	695a      	ldr	r2, [r3, #20]
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	091b      	lsrs	r3, r3, #4
 8001502:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001506:	441a      	add	r2, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	699a      	ldr	r2, [r3, #24]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f042 0210 	orr.w	r2, r2, #16
 800151a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f003 fe1d 	bl	8005160 <USB_ReadInterrupts>
 8001526:	4603      	mov	r3, r0
 8001528:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800152c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001530:	f040 80a7 	bne.w	8001682 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f003 fe22 	bl	8005186 <USB_ReadDevAllOutEpInterrupt>
 8001542:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001544:	e099      	b.n	800167a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 808e 	beq.w	800166e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	4611      	mov	r1, r2
 800155c:	4618      	mov	r0, r3
 800155e:	f003 fe46 	bl	80051ee <USB_ReadDevOutEPInterrupt>
 8001562:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00c      	beq.n	8001588 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800156e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001570:	015a      	lsls	r2, r3, #5
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	4413      	add	r3, r2
 8001576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800157a:	461a      	mov	r2, r3
 800157c:	2301      	movs	r3, #1
 800157e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001580:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 fea4 	bl	80022d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00c      	beq.n	80015ac <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	015a      	lsls	r2, r3, #5
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	4413      	add	r3, r2
 800159a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800159e:	461a      	mov	r2, r3
 80015a0:	2308      	movs	r3, #8
 80015a2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80015a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 ff7a 	bl	80024a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	f003 0310 	and.w	r3, r3, #16
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d008      	beq.n	80015c8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80015b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b8:	015a      	lsls	r2, r3, #5
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	4413      	add	r3, r2
 80015be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015c2:	461a      	mov	r2, r3
 80015c4:	2310      	movs	r3, #16
 80015c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d030      	beq.n	8001634 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015da:	2b80      	cmp	r3, #128	@ 0x80
 80015dc:	d109      	bne.n	80015f2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80015ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015f0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80015f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015f4:	4613      	mov	r3, r2
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	4413      	add	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	4413      	add	r3, r2
 8001604:	3304      	adds	r3, #4
 8001606:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	78db      	ldrb	r3, [r3, #3]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d108      	bne.n	8001622 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	2200      	movs	r2, #0
 8001614:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	b2db      	uxtb	r3, r3
 800161a:	4619      	mov	r1, r3
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f008 ffa3 	bl	800a568 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	015a      	lsls	r2, r3, #5
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	4413      	add	r3, r2
 800162a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800162e:	461a      	mov	r2, r3
 8001630:	2302      	movs	r3, #2
 8001632:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	f003 0320 	and.w	r3, r3, #32
 800163a:	2b00      	cmp	r3, #0
 800163c:	d008      	beq.n	8001650 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	015a      	lsls	r2, r3, #5
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	4413      	add	r3, r2
 8001646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800164a:	461a      	mov	r2, r3
 800164c:	2320      	movs	r3, #32
 800164e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d009      	beq.n	800166e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	015a      	lsls	r2, r3, #5
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	4413      	add	r3, r2
 8001662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001666:	461a      	mov	r2, r3
 8001668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800166c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	3301      	adds	r3, #1
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001676:	085b      	lsrs	r3, r3, #1
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800167a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800167c:	2b00      	cmp	r3, #0
 800167e:	f47f af62 	bne.w	8001546 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f003 fd6a 	bl	8005160 <USB_ReadInterrupts>
 800168c:	4603      	mov	r3, r0
 800168e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001692:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001696:	f040 80db 	bne.w	8001850 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f003 fd8b 	bl	80051ba <USB_ReadDevAllInEpInterrupt>
 80016a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80016aa:	e0cd      	b.n	8001848 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80016ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f000 80c2 	beq.w	800183c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	4611      	mov	r1, r2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f003 fdb1 	bl	800522a <USB_ReadDevInEPInterrupt>
 80016c8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d057      	beq.n	8001784 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80016d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	2201      	movs	r2, #1
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	43db      	mvns	r3, r3
 80016ee:	69f9      	ldr	r1, [r7, #28]
 80016f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80016f4:	4013      	ands	r3, r2
 80016f6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	015a      	lsls	r2, r3, #5
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	4413      	add	r3, r2
 8001700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001704:	461a      	mov	r2, r3
 8001706:	2301      	movs	r3, #1
 8001708:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	799b      	ldrb	r3, [r3, #6]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d132      	bne.n	8001778 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001716:	4613      	mov	r3, r2
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	4413      	add	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	440b      	add	r3, r1
 8001720:	3320      	adds	r3, #32
 8001722:	6819      	ldr	r1, [r3, #0]
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001728:	4613      	mov	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4403      	add	r3, r0
 8001732:	331c      	adds	r3, #28
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4419      	add	r1, r3
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800173c:	4613      	mov	r3, r2
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4403      	add	r3, r0
 8001746:	3320      	adds	r3, #32
 8001748:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800174a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174c:	2b00      	cmp	r3, #0
 800174e:	d113      	bne.n	8001778 <HAL_PCD_IRQHandler+0x3a2>
 8001750:	6879      	ldr	r1, [r7, #4]
 8001752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001754:	4613      	mov	r3, r2
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	4413      	add	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	3324      	adds	r3, #36	@ 0x24
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d108      	bne.n	8001778 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6818      	ldr	r0, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001770:	461a      	mov	r2, r3
 8001772:	2101      	movs	r1, #1
 8001774:	f003 fdb8 	bl	80052e8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177a:	b2db      	uxtb	r3, r3
 800177c:	4619      	mov	r1, r3
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f008 fe6d 	bl	800a45e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d008      	beq.n	80017a0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001790:	015a      	lsls	r2, r3, #5
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	4413      	add	r3, r2
 8001796:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800179a:	461a      	mov	r2, r3
 800179c:	2308      	movs	r3, #8
 800179e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	f003 0310 	and.w	r3, r3, #16
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d008      	beq.n	80017bc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80017aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ac:	015a      	lsls	r2, r3, #5
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	4413      	add	r3, r2
 80017b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80017b6:	461a      	mov	r2, r3
 80017b8:	2310      	movs	r3, #16
 80017ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d008      	beq.n	80017d8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	015a      	lsls	r2, r3, #5
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	4413      	add	r3, r2
 80017ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80017d2:	461a      	mov	r2, r3
 80017d4:	2340      	movs	r3, #64	@ 0x40
 80017d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d023      	beq.n	800182a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80017e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017e4:	6a38      	ldr	r0, [r7, #32]
 80017e6:	f002 fd9f 	bl	8004328 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80017ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017ec:	4613      	mov	r3, r2
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	4413      	add	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	3310      	adds	r3, #16
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	4413      	add	r3, r2
 80017fa:	3304      	adds	r3, #4
 80017fc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	78db      	ldrb	r3, [r3, #3]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d108      	bne.n	8001818 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	2200      	movs	r2, #0
 800180a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800180c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180e:	b2db      	uxtb	r3, r3
 8001810:	4619      	mov	r1, r3
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f008 feba 	bl	800a58c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181a:	015a      	lsls	r2, r3, #5
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	4413      	add	r3, r2
 8001820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001824:	461a      	mov	r2, r3
 8001826:	2302      	movs	r3, #2
 8001828:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001830:	2b00      	cmp	r3, #0
 8001832:	d003      	beq.n	800183c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001834:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f000 fcbd 	bl	80021b6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183e:	3301      	adds	r3, #1
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001844:	085b      	lsrs	r3, r3, #1
 8001846:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184a:	2b00      	cmp	r3, #0
 800184c:	f47f af2e 	bne.w	80016ac <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f003 fc83 	bl	8005160 <USB_ReadInterrupts>
 800185a:	4603      	mov	r3, r0
 800185c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001860:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001864:	d122      	bne.n	80018ac <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	69fa      	ldr	r2, [r7, #28]
 8001870:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001874:	f023 0301 	bic.w	r3, r3, #1
 8001878:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001880:	2b01      	cmp	r3, #1
 8001882:	d108      	bne.n	8001896 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800188c:	2100      	movs	r1, #0
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 fea4 	bl	80025dc <HAL_PCDEx_LPM_Callback>
 8001894:	e002      	b.n	800189c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f008 fe58 	bl	800a54c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	695a      	ldr	r2, [r3, #20]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80018aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f003 fc55 	bl	8005160 <USB_ReadInterrupts>
 80018b6:	4603      	mov	r3, r0
 80018b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80018c0:	d112      	bne.n	80018e8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d102      	bne.n	80018d8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f008 fe14 	bl	800a500 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	695a      	ldr	r2, [r3, #20]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80018e6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f003 fc37 	bl	8005160 <USB_ReadInterrupts>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018fc:	f040 80b7 	bne.w	8001a6e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	69fa      	ldr	r2, [r7, #28]
 800190a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800190e:	f023 0301 	bic.w	r3, r3, #1
 8001912:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2110      	movs	r1, #16
 800191a:	4618      	mov	r0, r3
 800191c:	f002 fd04 	bl	8004328 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001920:	2300      	movs	r3, #0
 8001922:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001924:	e046      	b.n	80019b4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001928:	015a      	lsls	r2, r3, #5
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	4413      	add	r3, r2
 800192e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001932:	461a      	mov	r2, r3
 8001934:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001938:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800193a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800193c:	015a      	lsls	r2, r3, #5
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	4413      	add	r3, r2
 8001942:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800194a:	0151      	lsls	r1, r2, #5
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	440a      	add	r2, r1
 8001950:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001954:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001958:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800195a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800195c:	015a      	lsls	r2, r3, #5
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	4413      	add	r3, r2
 8001962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001966:	461a      	mov	r2, r3
 8001968:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800196c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800196e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001970:	015a      	lsls	r2, r3, #5
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	4413      	add	r3, r2
 8001976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800197e:	0151      	lsls	r1, r2, #5
 8001980:	69fa      	ldr	r2, [r7, #28]
 8001982:	440a      	add	r2, r1
 8001984:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001988:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800198c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800198e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001990:	015a      	lsls	r2, r3, #5
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	4413      	add	r3, r2
 8001996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800199e:	0151      	lsls	r1, r2, #5
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	440a      	add	r2, r1
 80019a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80019a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80019ac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019b0:	3301      	adds	r3, #1
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	791b      	ldrb	r3, [r3, #4]
 80019b8:	461a      	mov	r2, r3
 80019ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019bc:	4293      	cmp	r3, r2
 80019be:	d3b2      	bcc.n	8001926 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	69fa      	ldr	r2, [r7, #28]
 80019ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019ce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80019d2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	7bdb      	ldrb	r3, [r3, #15]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d016      	beq.n	8001a0a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80019e6:	69fa      	ldr	r2, [r7, #28]
 80019e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019ec:	f043 030b 	orr.w	r3, r3, #11
 80019f0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fc:	69fa      	ldr	r2, [r7, #28]
 80019fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a02:	f043 030b 	orr.w	r3, r3, #11
 8001a06:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a08:	e015      	b.n	8001a36 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a1c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001a20:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	69fa      	ldr	r2, [r7, #28]
 8001a2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a30:	f043 030b 	orr.w	r3, r3, #11
 8001a34:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	69fa      	ldr	r2, [r7, #28]
 8001a40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a44:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001a48:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6818      	ldr	r0, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a58:	461a      	mov	r2, r3
 8001a5a:	f003 fc45 	bl	80052e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	695a      	ldr	r2, [r3, #20]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001a6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 fb74 	bl	8005160 <USB_ReadInterrupts>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a82:	d123      	bne.n	8001acc <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f003 fc0a 	bl	80052a2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f002 fcc1 	bl	800441a <USB_GetDevSpeed>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681c      	ldr	r4, [r3, #0]
 8001aa4:	f001 fa0a 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8001aa8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4620      	mov	r0, r4
 8001ab2:	f002 f9c5 	bl	8003e40 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f008 fcf9 	bl	800a4ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	695a      	ldr	r2, [r3, #20]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001aca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f003 fb45 	bl	8005160 <USB_ReadInterrupts>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	f003 0308 	and.w	r3, r3, #8
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d10a      	bne.n	8001af6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f008 fcd6 	bl	800a492 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	695a      	ldr	r2, [r3, #20]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f002 0208 	and.w	r2, r2, #8
 8001af4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f003 fb30 	bl	8005160 <USB_ReadInterrupts>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b06:	2b80      	cmp	r3, #128	@ 0x80
 8001b08:	d123      	bne.n	8001b52 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b12:	6a3b      	ldr	r3, [r7, #32]
 8001b14:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b16:	2301      	movs	r3, #1
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b1a:	e014      	b.n	8001b46 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b20:	4613      	mov	r3, r2
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	4413      	add	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	440b      	add	r3, r1
 8001b2a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d105      	bne.n	8001b40 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	4619      	mov	r1, r3
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 fb0a 	bl	8002154 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	3301      	adds	r3, #1
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	791b      	ldrb	r3, [r3, #4]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d3e4      	bcc.n	8001b1c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f003 fb02 	bl	8005160 <USB_ReadInterrupts>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b66:	d13c      	bne.n	8001be2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b68:	2301      	movs	r3, #1
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b6c:	e02b      	b.n	8001bc6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	015a      	lsls	r2, r3, #5
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	4413      	add	r3, r2
 8001b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b82:	4613      	mov	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	3318      	adds	r3, #24
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d115      	bne.n	8001bc0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001b94:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	da12      	bge.n	8001bc0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001b9a:	6879      	ldr	r1, [r7, #4]
 8001b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	440b      	add	r3, r1
 8001ba8:	3317      	adds	r3, #23
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	4619      	mov	r1, r3
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 faca 	bl	8002154 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	791b      	ldrb	r3, [r3, #4]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d3cd      	bcc.n	8001b6e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	695a      	ldr	r2, [r3, #20]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001be0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f003 faba 	bl	8005160 <USB_ReadInterrupts>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bf2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001bf6:	d156      	bne.n	8001ca6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bfc:	e045      	b.n	8001c8a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	015a      	lsls	r2, r3, #5
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	4413      	add	r3, r2
 8001c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c12:	4613      	mov	r3, r2
 8001c14:	00db      	lsls	r3, r3, #3
 8001c16:	4413      	add	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	440b      	add	r3, r1
 8001c1c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d12e      	bne.n	8001c84 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001c26:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	da2b      	bge.n	8001c84 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	0c1a      	lsrs	r2, r3, #16
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001c36:	4053      	eors	r3, r2
 8001c38:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d121      	bne.n	8001c84 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001c40:	6879      	ldr	r1, [r7, #4]
 8001c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c44:	4613      	mov	r3, r2
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	4413      	add	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001c56:	6a3b      	ldr	r3, [r7, #32]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001c5e:	6a3b      	ldr	r3, [r7, #32]
 8001c60:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001c62:	6a3b      	ldr	r3, [r7, #32]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d10a      	bne.n	8001c84 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c80:	6053      	str	r3, [r2, #4]
            break;
 8001c82:	e008      	b.n	8001c96 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c86:	3301      	adds	r3, #1
 8001c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	791b      	ldrb	r3, [r3, #4]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d3b3      	bcc.n	8001bfe <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	695a      	ldr	r2, [r3, #20]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001ca4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f003 fa58 	bl	8005160 <USB_ReadInterrupts>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cba:	d10a      	bne.n	8001cd2 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f008 fc77 	bl	800a5b0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001cd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f003 fa42 	bl	8005160 <USB_ReadInterrupts>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d115      	bne.n	8001d12 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d002      	beq.n	8001cfe <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f008 fc67 	bl	800a5cc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6859      	ldr	r1, [r3, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	e000      	b.n	8001d12 <HAL_PCD_IRQHandler+0x93c>
      return;
 8001d10:	bf00      	nop
    }
  }
}
 8001d12:	3734      	adds	r7, #52	@ 0x34
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd90      	pop	{r4, r7, pc}

08001d18 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_PCD_SetAddress+0x1a>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e012      	b.n	8001d58 <HAL_PCD_SetAddress+0x40>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	78fa      	ldrb	r2, [r7, #3]
 8001d3e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	78fa      	ldrb	r2, [r7, #3]
 8001d46:	4611      	mov	r1, r2
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f003 f9a1 	bl	8005090 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	4608      	mov	r0, r1
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4603      	mov	r3, r0
 8001d70:	70fb      	strb	r3, [r7, #3]
 8001d72:	460b      	mov	r3, r1
 8001d74:	803b      	strh	r3, [r7, #0]
 8001d76:	4613      	mov	r3, r2
 8001d78:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001d7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	da0f      	bge.n	8001da6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d86:	78fb      	ldrb	r3, [r7, #3]
 8001d88:	f003 020f 	and.w	r2, r3, #15
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	00db      	lsls	r3, r3, #3
 8001d90:	4413      	add	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	3310      	adds	r3, #16
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	4413      	add	r3, r2
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2201      	movs	r2, #1
 8001da2:	705a      	strb	r2, [r3, #1]
 8001da4:	e00f      	b.n	8001dc6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001da6:	78fb      	ldrb	r3, [r7, #3]
 8001da8:	f003 020f 	and.w	r2, r3, #15
 8001dac:	4613      	mov	r3, r2
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	4413      	add	r3, r2
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001dc6:	78fb      	ldrb	r3, [r7, #3]
 8001dc8:	f003 030f 	and.w	r3, r3, #15
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001dd2:	883b      	ldrh	r3, [r7, #0]
 8001dd4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	78ba      	ldrb	r2, [r7, #2]
 8001de0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	785b      	ldrb	r3, [r3, #1]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d004      	beq.n	8001df4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	461a      	mov	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001df4:	78bb      	ldrb	r3, [r7, #2]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d102      	bne.n	8001e00 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d101      	bne.n	8001e0e <HAL_PCD_EP_Open+0xae>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e00e      	b.n	8001e2c <HAL_PCD_EP_Open+0xcc>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68f9      	ldr	r1, [r7, #12]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f002 fb21 	bl	8004464 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001e2a:	7afb      	ldrb	r3, [r7, #11]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	da0f      	bge.n	8001e68 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e48:	78fb      	ldrb	r3, [r7, #3]
 8001e4a:	f003 020f 	and.w	r2, r3, #15
 8001e4e:	4613      	mov	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	4413      	add	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	3310      	adds	r3, #16
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2201      	movs	r2, #1
 8001e64:	705a      	strb	r2, [r3, #1]
 8001e66:	e00f      	b.n	8001e88 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e68:	78fb      	ldrb	r3, [r7, #3]
 8001e6a:	f003 020f 	and.w	r2, r3, #15
 8001e6e:	4613      	mov	r3, r2
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	4413      	add	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	3304      	adds	r3, #4
 8001e80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e88:	78fb      	ldrb	r3, [r7, #3]
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d101      	bne.n	8001ea2 <HAL_PCD_EP_Close+0x6e>
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	e00e      	b.n	8001ec0 <HAL_PCD_EP_Close+0x8c>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68f9      	ldr	r1, [r7, #12]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f002 fb5f 	bl	8004574 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	607a      	str	r2, [r7, #4]
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ed8:	7afb      	ldrb	r3, [r7, #11]
 8001eda:	f003 020f 	and.w	r2, r3, #15
 8001ede:	4613      	mov	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	4413      	add	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	4413      	add	r3, r2
 8001eee:	3304      	adds	r3, #4
 8001ef0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2200      	movs	r2, #0
 8001f02:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	2200      	movs	r2, #0
 8001f08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f0a:	7afb      	ldrb	r3, [r7, #11]
 8001f0c:	f003 030f 	and.w	r3, r3, #15
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	799b      	ldrb	r3, [r3, #6]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d102      	bne.n	8001f24 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6818      	ldr	r0, [r3, #0]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	799b      	ldrb	r3, [r3, #6]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	6979      	ldr	r1, [r7, #20]
 8001f30:	f002 fbfc 	bl	800472c <USB_EPStartXfer>

  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b083      	sub	sp, #12
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	460b      	mov	r3, r1
 8001f48:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	f003 020f 	and.w	r2, r3, #15
 8001f50:	6879      	ldr	r1, [r7, #4]
 8001f52:	4613      	mov	r3, r2
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	4413      	add	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001f60:	681b      	ldr	r3, [r3, #0]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	603b      	str	r3, [r7, #0]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f7e:	7afb      	ldrb	r3, [r7, #11]
 8001f80:	f003 020f 	and.w	r2, r3, #15
 8001f84:	4613      	mov	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4413      	add	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	3310      	adds	r3, #16
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4413      	add	r3, r2
 8001f92:	3304      	adds	r3, #4
 8001f94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	2201      	movs	r2, #1
 8001fac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fae:	7afb      	ldrb	r3, [r7, #11]
 8001fb0:	f003 030f 	and.w	r3, r3, #15
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	799b      	ldrb	r3, [r3, #6]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d102      	bne.n	8001fc8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6818      	ldr	r0, [r3, #0]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	799b      	ldrb	r3, [r3, #6]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	6979      	ldr	r1, [r7, #20]
 8001fd4:	f002 fbaa 	bl	800472c <USB_EPStartXfer>

  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b084      	sub	sp, #16
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
 8001fea:	460b      	mov	r3, r1
 8001fec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001fee:	78fb      	ldrb	r3, [r7, #3]
 8001ff0:	f003 030f 	and.w	r3, r3, #15
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	7912      	ldrb	r2, [r2, #4]
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d901      	bls.n	8002000 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e04f      	b.n	80020a0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002000:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002004:	2b00      	cmp	r3, #0
 8002006:	da0f      	bge.n	8002028 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002008:	78fb      	ldrb	r3, [r7, #3]
 800200a:	f003 020f 	and.w	r2, r3, #15
 800200e:	4613      	mov	r3, r2
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4413      	add	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	3310      	adds	r3, #16
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	4413      	add	r3, r2
 800201c:	3304      	adds	r3, #4
 800201e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2201      	movs	r2, #1
 8002024:	705a      	strb	r2, [r3, #1]
 8002026:	e00d      	b.n	8002044 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002028:	78fa      	ldrb	r2, [r7, #3]
 800202a:	4613      	mov	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	4413      	add	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	3304      	adds	r3, #4
 800203c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2200      	movs	r2, #0
 8002042:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2201      	movs	r2, #1
 8002048:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800204a:	78fb      	ldrb	r3, [r7, #3]
 800204c:	f003 030f 	and.w	r3, r3, #15
 8002050:	b2da      	uxtb	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800205c:	2b01      	cmp	r3, #1
 800205e:	d101      	bne.n	8002064 <HAL_PCD_EP_SetStall+0x82>
 8002060:	2302      	movs	r3, #2
 8002062:	e01d      	b.n	80020a0 <HAL_PCD_EP_SetStall+0xbe>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68f9      	ldr	r1, [r7, #12]
 8002072:	4618      	mov	r0, r3
 8002074:	f002 ff38 	bl	8004ee8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002078:	78fb      	ldrb	r3, [r7, #3]
 800207a:	f003 030f 	and.w	r3, r3, #15
 800207e:	2b00      	cmp	r3, #0
 8002080:	d109      	bne.n	8002096 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6818      	ldr	r0, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7999      	ldrb	r1, [r3, #6]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002090:	461a      	mov	r2, r3
 8002092:	f003 f929 	bl	80052e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	7912      	ldrb	r2, [r2, #4]
 80020be:	4293      	cmp	r3, r2
 80020c0:	d901      	bls.n	80020c6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e042      	b.n	800214c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	da0f      	bge.n	80020ee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020ce:	78fb      	ldrb	r3, [r7, #3]
 80020d0:	f003 020f 	and.w	r2, r3, #15
 80020d4:	4613      	mov	r3, r2
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	4413      	add	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	3310      	adds	r3, #16
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	3304      	adds	r3, #4
 80020e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2201      	movs	r2, #1
 80020ea:	705a      	strb	r2, [r3, #1]
 80020ec:	e00f      	b.n	800210e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	f003 020f 	and.w	r2, r3, #15
 80020f4:	4613      	mov	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	4413      	add	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4413      	add	r3, r2
 8002104:	3304      	adds	r3, #4
 8002106:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	b2da      	uxtb	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002126:	2b01      	cmp	r3, #1
 8002128:	d101      	bne.n	800212e <HAL_PCD_EP_ClrStall+0x86>
 800212a:	2302      	movs	r3, #2
 800212c:	e00e      	b.n	800214c <HAL_PCD_EP_ClrStall+0xa4>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68f9      	ldr	r1, [r7, #12]
 800213c:	4618      	mov	r0, r3
 800213e:	f002 ff41 	bl	8004fc4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002160:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002164:	2b00      	cmp	r3, #0
 8002166:	da0c      	bge.n	8002182 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002168:	78fb      	ldrb	r3, [r7, #3]
 800216a:	f003 020f 	and.w	r2, r3, #15
 800216e:	4613      	mov	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	4413      	add	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	3310      	adds	r3, #16
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	4413      	add	r3, r2
 800217c:	3304      	adds	r3, #4
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	e00c      	b.n	800219c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002182:	78fb      	ldrb	r3, [r7, #3]
 8002184:	f003 020f 	and.w	r2, r3, #15
 8002188:	4613      	mov	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	4413      	add	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	3304      	adds	r3, #4
 800219a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68f9      	ldr	r1, [r7, #12]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f002 fd60 	bl	8004c68 <USB_EPStopXfer>
 80021a8:	4603      	mov	r3, r0
 80021aa:	72fb      	strb	r3, [r7, #11]

  return ret;
 80021ac:	7afb      	ldrb	r3, [r7, #11]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b08a      	sub	sp, #40	@ 0x28
 80021ba:	af02      	add	r7, sp, #8
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	4613      	mov	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	3310      	adds	r3, #16
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	3304      	adds	r3, #4
 80021dc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	695a      	ldr	r2, [r3, #20]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d901      	bls.n	80021ee <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e06b      	b.n	80022c6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	691a      	ldr	r2, [r3, #16]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	69fa      	ldr	r2, [r7, #28]
 8002200:	429a      	cmp	r2, r3
 8002202:	d902      	bls.n	800220a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3303      	adds	r3, #3
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002212:	e02a      	b.n	800226a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	691a      	ldr	r2, [r3, #16]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	69fa      	ldr	r2, [r7, #28]
 8002226:	429a      	cmp	r2, r3
 8002228:	d902      	bls.n	8002230 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	3303      	adds	r3, #3
 8002234:	089b      	lsrs	r3, r3, #2
 8002236:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	68d9      	ldr	r1, [r3, #12]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	b2da      	uxtb	r2, r3
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	4603      	mov	r3, r0
 800224c:	6978      	ldr	r0, [r7, #20]
 800224e:	f002 fdb5 	bl	8004dbc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	441a      	add	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	695a      	ldr	r2, [r3, #20]
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	441a      	add	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	015a      	lsls	r2, r3, #5
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	4413      	add	r3, r2
 8002272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	429a      	cmp	r2, r3
 800227e:	d809      	bhi.n	8002294 <PCD_WriteEmptyTxFifo+0xde>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	695a      	ldr	r2, [r3, #20]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002288:	429a      	cmp	r2, r3
 800228a:	d203      	bcs.n	8002294 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1bf      	bne.n	8002214 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	429a      	cmp	r2, r3
 800229e:	d811      	bhi.n	80022c4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	2201      	movs	r2, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	43db      	mvns	r3, r3
 80022ba:	6939      	ldr	r1, [r7, #16]
 80022bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80022c0:	4013      	ands	r3, r2
 80022c2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3720      	adds	r7, #32
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	333c      	adds	r3, #60	@ 0x3c
 80022e8:	3304      	adds	r3, #4
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	015a      	lsls	r2, r3, #5
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	4413      	add	r3, r2
 80022f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	799b      	ldrb	r3, [r3, #6]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d17b      	bne.n	80023fe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	2b00      	cmp	r3, #0
 800230e:	d015      	beq.n	800233c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	4a61      	ldr	r2, [pc, #388]	@ (8002498 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	f240 80b9 	bls.w	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 80b3 	beq.w	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	015a      	lsls	r2, r3, #5
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	4413      	add	r3, r2
 800232e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002332:	461a      	mov	r2, r3
 8002334:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002338:	6093      	str	r3, [r2, #8]
 800233a:	e0a7      	b.n	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	f003 0320 	and.w	r3, r3, #32
 8002342:	2b00      	cmp	r3, #0
 8002344:	d009      	beq.n	800235a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	015a      	lsls	r2, r3, #5
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	4413      	add	r3, r2
 800234e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002352:	461a      	mov	r2, r3
 8002354:	2320      	movs	r3, #32
 8002356:	6093      	str	r3, [r2, #8]
 8002358:	e098      	b.n	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002360:	2b00      	cmp	r3, #0
 8002362:	f040 8093 	bne.w	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	4a4b      	ldr	r2, [pc, #300]	@ (8002498 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d90f      	bls.n	800238e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	015a      	lsls	r2, r3, #5
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	4413      	add	r3, r2
 8002380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002384:	461a      	mov	r2, r3
 8002386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800238a:	6093      	str	r3, [r2, #8]
 800238c:	e07e      	b.n	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	4613      	mov	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	4413      	add	r3, r2
 80023a0:	3304      	adds	r3, #4
 80023a2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a1a      	ldr	r2, [r3, #32]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	0159      	lsls	r1, r3, #5
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	440b      	add	r3, r1
 80023b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ba:	1ad2      	subs	r2, r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d114      	bne.n	80023f0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d109      	bne.n	80023e2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6818      	ldr	r0, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80023d8:	461a      	mov	r2, r3
 80023da:	2101      	movs	r1, #1
 80023dc:	f002 ff84 	bl	80052e8 <USB_EP0_OutStart>
 80023e0:	e006      	b.n	80023f0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	68da      	ldr	r2, [r3, #12]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	441a      	add	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	4619      	mov	r1, r3
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f008 f816 	bl	800a428 <HAL_PCD_DataOutStageCallback>
 80023fc:	e046      	b.n	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	4a26      	ldr	r2, [pc, #152]	@ (800249c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d124      	bne.n	8002450 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00a      	beq.n	8002426 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	015a      	lsls	r2, r3, #5
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	4413      	add	r3, r2
 8002418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800241c:	461a      	mov	r2, r3
 800241e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002422:	6093      	str	r3, [r2, #8]
 8002424:	e032      	b.n	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	f003 0320 	and.w	r3, r3, #32
 800242c:	2b00      	cmp	r3, #0
 800242e:	d008      	beq.n	8002442 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	015a      	lsls	r2, r3, #5
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	4413      	add	r3, r2
 8002438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800243c:	461a      	mov	r2, r3
 800243e:	2320      	movs	r3, #32
 8002440:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	4619      	mov	r1, r3
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f007 ffed 	bl	800a428 <HAL_PCD_DataOutStageCallback>
 800244e:	e01d      	b.n	800248c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d114      	bne.n	8002480 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	4613      	mov	r3, r2
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	4413      	add	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	440b      	add	r3, r1
 8002464:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d108      	bne.n	8002480 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002478:	461a      	mov	r2, r3
 800247a:	2100      	movs	r1, #0
 800247c:	f002 ff34 	bl	80052e8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	b2db      	uxtb	r3, r3
 8002484:	4619      	mov	r1, r3
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f007 ffce 	bl	800a428 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3720      	adds	r7, #32
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	4f54300a 	.word	0x4f54300a
 800249c:	4f54310a 	.word	0x4f54310a

080024a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	333c      	adds	r3, #60	@ 0x3c
 80024b8:	3304      	adds	r3, #4
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	015a      	lsls	r2, r3, #5
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4413      	add	r3, r2
 80024c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4a15      	ldr	r2, [pc, #84]	@ (8002528 <PCD_EP_OutSetupPacket_int+0x88>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d90e      	bls.n	80024f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d009      	beq.n	80024f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	015a      	lsls	r2, r3, #5
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	4413      	add	r3, r2
 80024e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024ec:	461a      	mov	r2, r3
 80024ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f007 ff85 	bl	800a404 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002528 <PCD_EP_OutSetupPacket_int+0x88>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d90c      	bls.n	800251c <PCD_EP_OutSetupPacket_int+0x7c>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	799b      	ldrb	r3, [r3, #6]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d108      	bne.n	800251c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002514:	461a      	mov	r2, r3
 8002516:	2101      	movs	r1, #1
 8002518:	f002 fee6 	bl	80052e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	4f54300a 	.word	0x4f54300a

0800252c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	70fb      	strb	r3, [r7, #3]
 8002538:	4613      	mov	r3, r2
 800253a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002542:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002544:	78fb      	ldrb	r3, [r7, #3]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d107      	bne.n	800255a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800254a:	883b      	ldrh	r3, [r7, #0]
 800254c:	0419      	lsls	r1, r3, #16
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	430a      	orrs	r2, r1
 8002556:	629a      	str	r2, [r3, #40]	@ 0x28
 8002558:	e028      	b.n	80025ac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002560:	0c1b      	lsrs	r3, r3, #16
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	4413      	add	r3, r2
 8002566:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]
 800256c:	e00d      	b.n	800258a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	3340      	adds	r3, #64	@ 0x40
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	0c1b      	lsrs	r3, r3, #16
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	4413      	add	r3, r2
 8002582:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	3301      	adds	r3, #1
 8002588:	73fb      	strb	r3, [r7, #15]
 800258a:	7bfa      	ldrb	r2, [r7, #15]
 800258c:	78fb      	ldrb	r3, [r7, #3]
 800258e:	3b01      	subs	r3, #1
 8002590:	429a      	cmp	r2, r3
 8002592:	d3ec      	bcc.n	800256e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002594:	883b      	ldrh	r3, [r7, #0]
 8002596:	0418      	lsls	r0, r3, #16
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6819      	ldr	r1, [r3, #0]
 800259c:	78fb      	ldrb	r3, [r7, #3]
 800259e:	3b01      	subs	r3, #1
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	4302      	orrs	r2, r0
 80025a4:	3340      	adds	r3, #64	@ 0x40
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	440b      	add	r3, r1
 80025aa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	887a      	ldrh	r2, [r7, #2]
 80025cc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e267      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d075      	beq.n	80026fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002612:	4b88      	ldr	r3, [pc, #544]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
 800261a:	2b04      	cmp	r3, #4
 800261c:	d00c      	beq.n	8002638 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800261e:	4b85      	ldr	r3, [pc, #532]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002626:	2b08      	cmp	r3, #8
 8002628:	d112      	bne.n	8002650 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800262a:	4b82      	ldr	r3, [pc, #520]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002632:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002636:	d10b      	bne.n	8002650 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002638:	4b7e      	ldr	r3, [pc, #504]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d05b      	beq.n	80026fc <HAL_RCC_OscConfig+0x108>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d157      	bne.n	80026fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e242      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002658:	d106      	bne.n	8002668 <HAL_RCC_OscConfig+0x74>
 800265a:	4b76      	ldr	r3, [pc, #472]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a75      	ldr	r2, [pc, #468]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	e01d      	b.n	80026a4 <HAL_RCC_OscConfig+0xb0>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002670:	d10c      	bne.n	800268c <HAL_RCC_OscConfig+0x98>
 8002672:	4b70      	ldr	r3, [pc, #448]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a6f      	ldr	r2, [pc, #444]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	4b6d      	ldr	r3, [pc, #436]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a6c      	ldr	r2, [pc, #432]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002688:	6013      	str	r3, [r2, #0]
 800268a:	e00b      	b.n	80026a4 <HAL_RCC_OscConfig+0xb0>
 800268c:	4b69      	ldr	r3, [pc, #420]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a68      	ldr	r2, [pc, #416]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002696:	6013      	str	r3, [r2, #0]
 8002698:	4b66      	ldr	r3, [pc, #408]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a65      	ldr	r2, [pc, #404]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800269e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d013      	beq.n	80026d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ac:	f7fe fa86 	bl	8000bbc <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b4:	f7fe fa82 	bl	8000bbc <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b64      	cmp	r3, #100	@ 0x64
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e207      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c6:	4b5b      	ldr	r3, [pc, #364]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d0f0      	beq.n	80026b4 <HAL_RCC_OscConfig+0xc0>
 80026d2:	e014      	b.n	80026fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d4:	f7fe fa72 	bl	8000bbc <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026dc:	f7fe fa6e 	bl	8000bbc <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b64      	cmp	r3, #100	@ 0x64
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e1f3      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ee:	4b51      	ldr	r3, [pc, #324]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f0      	bne.n	80026dc <HAL_RCC_OscConfig+0xe8>
 80026fa:	e000      	b.n	80026fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d063      	beq.n	80027d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800270a:	4b4a      	ldr	r3, [pc, #296]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 030c 	and.w	r3, r3, #12
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00b      	beq.n	800272e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002716:	4b47      	ldr	r3, [pc, #284]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800271e:	2b08      	cmp	r3, #8
 8002720:	d11c      	bne.n	800275c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002722:	4b44      	ldr	r3, [pc, #272]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d116      	bne.n	800275c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800272e:	4b41      	ldr	r3, [pc, #260]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d005      	beq.n	8002746 <HAL_RCC_OscConfig+0x152>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d001      	beq.n	8002746 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e1c7      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002746:	4b3b      	ldr	r3, [pc, #236]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	4937      	ldr	r1, [pc, #220]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275a:	e03a      	b.n	80027d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d020      	beq.n	80027a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002764:	4b34      	ldr	r3, [pc, #208]	@ (8002838 <HAL_RCC_OscConfig+0x244>)
 8002766:	2201      	movs	r2, #1
 8002768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276a:	f7fe fa27 	bl	8000bbc <HAL_GetTick>
 800276e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002770:	e008      	b.n	8002784 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002772:	f7fe fa23 	bl	8000bbc <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d901      	bls.n	8002784 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e1a8      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002784:	4b2b      	ldr	r3, [pc, #172]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0f0      	beq.n	8002772 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002790:	4b28      	ldr	r3, [pc, #160]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4925      	ldr	r1, [pc, #148]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	600b      	str	r3, [r1, #0]
 80027a4:	e015      	b.n	80027d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027a6:	4b24      	ldr	r3, [pc, #144]	@ (8002838 <HAL_RCC_OscConfig+0x244>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ac:	f7fe fa06 	bl	8000bbc <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b4:	f7fe fa02 	bl	8000bbc <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e187      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d036      	beq.n	800284c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d016      	beq.n	8002814 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027e6:	4b15      	ldr	r3, [pc, #84]	@ (800283c <HAL_RCC_OscConfig+0x248>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7fe f9e6 	bl	8000bbc <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f4:	f7fe f9e2 	bl	8000bbc <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e167      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002806:	4b0b      	ldr	r3, [pc, #44]	@ (8002834 <HAL_RCC_OscConfig+0x240>)
 8002808:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0f0      	beq.n	80027f4 <HAL_RCC_OscConfig+0x200>
 8002812:	e01b      	b.n	800284c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002814:	4b09      	ldr	r3, [pc, #36]	@ (800283c <HAL_RCC_OscConfig+0x248>)
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800281a:	f7fe f9cf 	bl	8000bbc <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002820:	e00e      	b.n	8002840 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002822:	f7fe f9cb 	bl	8000bbc <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d907      	bls.n	8002840 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e150      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
 8002834:	40023800 	.word	0x40023800
 8002838:	42470000 	.word	0x42470000
 800283c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002840:	4b88      	ldr	r3, [pc, #544]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002842:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1ea      	bne.n	8002822 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	f000 8097 	beq.w	8002988 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800285a:	2300      	movs	r3, #0
 800285c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800285e:	4b81      	ldr	r3, [pc, #516]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10f      	bne.n	800288a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	4b7d      	ldr	r3, [pc, #500]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	4a7c      	ldr	r2, [pc, #496]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002874:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002878:	6413      	str	r3, [r2, #64]	@ 0x40
 800287a:	4b7a      	ldr	r3, [pc, #488]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002886:	2301      	movs	r3, #1
 8002888:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288a:	4b77      	ldr	r3, [pc, #476]	@ (8002a68 <HAL_RCC_OscConfig+0x474>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002892:	2b00      	cmp	r3, #0
 8002894:	d118      	bne.n	80028c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002896:	4b74      	ldr	r3, [pc, #464]	@ (8002a68 <HAL_RCC_OscConfig+0x474>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a73      	ldr	r2, [pc, #460]	@ (8002a68 <HAL_RCC_OscConfig+0x474>)
 800289c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028a2:	f7fe f98b 	bl	8000bbc <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028aa:	f7fe f987 	bl	8000bbc <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e10c      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002a68 <HAL_RCC_OscConfig+0x474>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0f0      	beq.n	80028aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d106      	bne.n	80028de <HAL_RCC_OscConfig+0x2ea>
 80028d0:	4b64      	ldr	r3, [pc, #400]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80028d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d4:	4a63      	ldr	r2, [pc, #396]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	6713      	str	r3, [r2, #112]	@ 0x70
 80028dc:	e01c      	b.n	8002918 <HAL_RCC_OscConfig+0x324>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b05      	cmp	r3, #5
 80028e4:	d10c      	bne.n	8002900 <HAL_RCC_OscConfig+0x30c>
 80028e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80028e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80028ec:	f043 0304 	orr.w	r3, r3, #4
 80028f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80028f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80028fe:	e00b      	b.n	8002918 <HAL_RCC_OscConfig+0x324>
 8002900:	4b58      	ldr	r3, [pc, #352]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002904:	4a57      	ldr	r2, [pc, #348]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002906:	f023 0301 	bic.w	r3, r3, #1
 800290a:	6713      	str	r3, [r2, #112]	@ 0x70
 800290c:	4b55      	ldr	r3, [pc, #340]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 800290e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002910:	4a54      	ldr	r2, [pc, #336]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002912:	f023 0304 	bic.w	r3, r3, #4
 8002916:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d015      	beq.n	800294c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002920:	f7fe f94c 	bl	8000bbc <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002926:	e00a      	b.n	800293e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002928:	f7fe f948 	bl	8000bbc <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002936:	4293      	cmp	r3, r2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e0cb      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293e:	4b49      	ldr	r3, [pc, #292]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0ee      	beq.n	8002928 <HAL_RCC_OscConfig+0x334>
 800294a:	e014      	b.n	8002976 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294c:	f7fe f936 	bl	8000bbc <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002952:	e00a      	b.n	800296a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002954:	f7fe f932 	bl	8000bbc <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002962:	4293      	cmp	r3, r2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e0b5      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1ee      	bne.n	8002954 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002976:	7dfb      	ldrb	r3, [r7, #23]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d105      	bne.n	8002988 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800297c:	4b39      	ldr	r3, [pc, #228]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 800297e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002980:	4a38      	ldr	r2, [pc, #224]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002982:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002986:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80a1 	beq.w	8002ad4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002992:	4b34      	ldr	r3, [pc, #208]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	2b08      	cmp	r3, #8
 800299c:	d05c      	beq.n	8002a58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d141      	bne.n	8002a2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a6:	4b31      	ldr	r3, [pc, #196]	@ (8002a6c <HAL_RCC_OscConfig+0x478>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ac:	f7fe f906 	bl	8000bbc <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b4:	f7fe f902 	bl	8000bbc <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e087      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c6:	4b27      	ldr	r3, [pc, #156]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69da      	ldr	r2, [r3, #28]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e0:	019b      	lsls	r3, r3, #6
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e8:	085b      	lsrs	r3, r3, #1
 80029ea:	3b01      	subs	r3, #1
 80029ec:	041b      	lsls	r3, r3, #16
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f4:	061b      	lsls	r3, r3, #24
 80029f6:	491b      	ldr	r1, [pc, #108]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029fc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a6c <HAL_RCC_OscConfig+0x478>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a02:	f7fe f8db 	bl	8000bbc <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0a:	f7fe f8d7 	bl	8000bbc <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e05c      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0f0      	beq.n	8002a0a <HAL_RCC_OscConfig+0x416>
 8002a28:	e054      	b.n	8002ad4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2a:	4b10      	ldr	r3, [pc, #64]	@ (8002a6c <HAL_RCC_OscConfig+0x478>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7fe f8c4 	bl	8000bbc <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe f8c0 	bl	8000bbc <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e045      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4a:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <HAL_RCC_OscConfig+0x470>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x444>
 8002a56:	e03d      	b.n	8002ad4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d107      	bne.n	8002a70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e038      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40007000 	.word	0x40007000
 8002a6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae0 <HAL_RCC_OscConfig+0x4ec>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d028      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d121      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d11a      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002aa6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d111      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab6:	085b      	lsrs	r3, r3, #1
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d107      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e000      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40023800 	.word	0x40023800

08002ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0cc      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002af8:	4b68      	ldr	r3, [pc, #416]	@ (8002c9c <HAL_RCC_ClockConfig+0x1b8>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0307 	and.w	r3, r3, #7
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d90c      	bls.n	8002b20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b06:	4b65      	ldr	r3, [pc, #404]	@ (8002c9c <HAL_RCC_ClockConfig+0x1b8>)
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b0e:	4b63      	ldr	r3, [pc, #396]	@ (8002c9c <HAL_RCC_ClockConfig+0x1b8>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d001      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0b8      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d020      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b38:	4b59      	ldr	r3, [pc, #356]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	4a58      	ldr	r2, [pc, #352]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d005      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b50:	4b53      	ldr	r3, [pc, #332]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	4a52      	ldr	r2, [pc, #328]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b5c:	4b50      	ldr	r3, [pc, #320]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	494d      	ldr	r1, [pc, #308]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d044      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d107      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b82:	4b47      	ldr	r3, [pc, #284]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d119      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e07f      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d003      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d107      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d109      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e06f      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e067      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bc2:	4b37      	ldr	r3, [pc, #220]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f023 0203 	bic.w	r2, r3, #3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4934      	ldr	r1, [pc, #208]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bd4:	f7fd fff2 	bl	8000bbc <HAL_GetTick>
 8002bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bdc:	f7fd ffee 	bl	8000bbc <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e04f      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf2:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 020c 	and.w	r2, r3, #12
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d1eb      	bne.n	8002bdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c04:	4b25      	ldr	r3, [pc, #148]	@ (8002c9c <HAL_RCC_ClockConfig+0x1b8>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d20c      	bcs.n	8002c2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c12:	4b22      	ldr	r3, [pc, #136]	@ (8002c9c <HAL_RCC_ClockConfig+0x1b8>)
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1a:	4b20      	ldr	r3, [pc, #128]	@ (8002c9c <HAL_RCC_ClockConfig+0x1b8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e032      	b.n	8002c92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d008      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c38:	4b19      	ldr	r3, [pc, #100]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4916      	ldr	r1, [pc, #88]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0308 	and.w	r3, r3, #8
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d009      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c56:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	490e      	ldr	r1, [pc, #56]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c6a:	f000 f821 	bl	8002cb0 <HAL_RCC_GetSysClockFreq>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	091b      	lsrs	r3, r3, #4
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	490a      	ldr	r1, [pc, #40]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c7c:	5ccb      	ldrb	r3, [r1, r3]
 8002c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c82:	4a09      	ldr	r2, [pc, #36]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c86:	4b09      	ldr	r3, [pc, #36]	@ (8002cac <HAL_RCC_ClockConfig+0x1c8>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fd fe76 	bl	800097c <HAL_InitTick>

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40023c00 	.word	0x40023c00
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	0800b370 	.word	0x0800b370
 8002ca8:	20000000 	.word	0x20000000
 8002cac:	20000004 	.word	0x20000004

08002cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cb4:	b094      	sub	sp, #80	@ 0x50
 8002cb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cc8:	4b79      	ldr	r3, [pc, #484]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 030c 	and.w	r3, r3, #12
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d00d      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x40>
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	f200 80e1 	bhi.w	8002e9c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d002      	beq.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x34>
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	d003      	beq.n	8002cea <HAL_RCC_GetSysClockFreq+0x3a>
 8002ce2:	e0db      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ce4:	4b73      	ldr	r3, [pc, #460]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ce8:	e0db      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cea:	4b73      	ldr	r3, [pc, #460]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002cec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cee:	e0d8      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cf0:	4b6f      	ldr	r3, [pc, #444]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cf8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cfa:	4b6d      	ldr	r3, [pc, #436]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d063      	beq.n	8002dce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d06:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	099b      	lsrs	r3, r3, #6
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d18:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d22:	4622      	mov	r2, r4
 8002d24:	462b      	mov	r3, r5
 8002d26:	f04f 0000 	mov.w	r0, #0
 8002d2a:	f04f 0100 	mov.w	r1, #0
 8002d2e:	0159      	lsls	r1, r3, #5
 8002d30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d34:	0150      	lsls	r0, r2, #5
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	1a51      	subs	r1, r2, r1
 8002d3e:	6139      	str	r1, [r7, #16]
 8002d40:	4629      	mov	r1, r5
 8002d42:	eb63 0301 	sbc.w	r3, r3, r1
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	f04f 0300 	mov.w	r3, #0
 8002d50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d54:	4659      	mov	r1, fp
 8002d56:	018b      	lsls	r3, r1, #6
 8002d58:	4651      	mov	r1, sl
 8002d5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d5e:	4651      	mov	r1, sl
 8002d60:	018a      	lsls	r2, r1, #6
 8002d62:	4651      	mov	r1, sl
 8002d64:	ebb2 0801 	subs.w	r8, r2, r1
 8002d68:	4659      	mov	r1, fp
 8002d6a:	eb63 0901 	sbc.w	r9, r3, r1
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d82:	4690      	mov	r8, r2
 8002d84:	4699      	mov	r9, r3
 8002d86:	4623      	mov	r3, r4
 8002d88:	eb18 0303 	adds.w	r3, r8, r3
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	462b      	mov	r3, r5
 8002d90:	eb49 0303 	adc.w	r3, r9, r3
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	f04f 0300 	mov.w	r3, #0
 8002d9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002da2:	4629      	mov	r1, r5
 8002da4:	024b      	lsls	r3, r1, #9
 8002da6:	4621      	mov	r1, r4
 8002da8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dac:	4621      	mov	r1, r4
 8002dae:	024a      	lsls	r2, r1, #9
 8002db0:	4610      	mov	r0, r2
 8002db2:	4619      	mov	r1, r3
 8002db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002db6:	2200      	movs	r2, #0
 8002db8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dc0:	f007 fe62 	bl	800aa88 <__aeabi_uldivmod>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4613      	mov	r3, r2
 8002dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dcc:	e058      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dce:	4b38      	ldr	r3, [pc, #224]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	099b      	lsrs	r3, r3, #6
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	4611      	mov	r1, r2
 8002dda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002dde:	623b      	str	r3, [r7, #32]
 8002de0:	2300      	movs	r3, #0
 8002de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002de4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002de8:	4642      	mov	r2, r8
 8002dea:	464b      	mov	r3, r9
 8002dec:	f04f 0000 	mov.w	r0, #0
 8002df0:	f04f 0100 	mov.w	r1, #0
 8002df4:	0159      	lsls	r1, r3, #5
 8002df6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dfa:	0150      	lsls	r0, r2, #5
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4641      	mov	r1, r8
 8002e02:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e06:	4649      	mov	r1, r9
 8002e08:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	f04f 0300 	mov.w	r3, #0
 8002e14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e20:	ebb2 040a 	subs.w	r4, r2, sl
 8002e24:	eb63 050b 	sbc.w	r5, r3, fp
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	f04f 0300 	mov.w	r3, #0
 8002e30:	00eb      	lsls	r3, r5, #3
 8002e32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e36:	00e2      	lsls	r2, r4, #3
 8002e38:	4614      	mov	r4, r2
 8002e3a:	461d      	mov	r5, r3
 8002e3c:	4643      	mov	r3, r8
 8002e3e:	18e3      	adds	r3, r4, r3
 8002e40:	603b      	str	r3, [r7, #0]
 8002e42:	464b      	mov	r3, r9
 8002e44:	eb45 0303 	adc.w	r3, r5, r3
 8002e48:	607b      	str	r3, [r7, #4]
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	f04f 0300 	mov.w	r3, #0
 8002e52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e56:	4629      	mov	r1, r5
 8002e58:	028b      	lsls	r3, r1, #10
 8002e5a:	4621      	mov	r1, r4
 8002e5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e60:	4621      	mov	r1, r4
 8002e62:	028a      	lsls	r2, r1, #10
 8002e64:	4610      	mov	r0, r2
 8002e66:	4619      	mov	r1, r3
 8002e68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	61bb      	str	r3, [r7, #24]
 8002e6e:	61fa      	str	r2, [r7, #28]
 8002e70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e74:	f007 fe08 	bl	800aa88 <__aeabi_uldivmod>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e80:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	0c1b      	lsrs	r3, r3, #16
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e9a:	e002      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e9c:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ea0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3750      	adds	r7, #80	@ 0x50
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eae:	bf00      	nop
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	00f42400 	.word	0x00f42400
 8002eb8:	007a1200 	.word	0x007a1200

08002ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	@ (8002ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000000 	.word	0x20000000

08002ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ed8:	f7ff fff0 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	0a9b      	lsrs	r3, r3, #10
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	4903      	ldr	r1, [pc, #12]	@ (8002ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eea:	5ccb      	ldrb	r3, [r1, r3]
 8002eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	0800b380 	.word	0x0800b380

08002efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f00:	f7ff ffdc 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8002f04:	4602      	mov	r2, r0
 8002f06:	4b05      	ldr	r3, [pc, #20]	@ (8002f1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	0b5b      	lsrs	r3, r3, #13
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	4903      	ldr	r1, [pc, #12]	@ (8002f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f12:	5ccb      	ldrb	r3, [r1, r3]
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	0800b380 	.word	0x0800b380

08002f24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	220f      	movs	r2, #15
 8002f32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f34:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_RCC_GetClockConfig+0x5c>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 0203 	and.w	r2, r3, #3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f40:	4b0f      	ldr	r3, [pc, #60]	@ (8002f80 <HAL_RCC_GetClockConfig+0x5c>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f80 <HAL_RCC_GetClockConfig+0x5c>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002f58:	4b09      	ldr	r3, [pc, #36]	@ (8002f80 <HAL_RCC_GetClockConfig+0x5c>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	08db      	lsrs	r3, r3, #3
 8002f5e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f66:	4b07      	ldr	r3, [pc, #28]	@ (8002f84 <HAL_RCC_GetClockConfig+0x60>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0207 	and.w	r2, r3, #7
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	601a      	str	r2, [r3, #0]
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	40023800 	.word	0x40023800
 8002f84:	40023c00 	.word	0x40023c00

08002f88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e041      	b.n	800301e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fd fc74 	bl	800089c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	f000 fa70 	bl	80034ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
	...

08003028 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	d001      	beq.n	8003040 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e044      	b.n	80030ca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2202      	movs	r2, #2
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a1e      	ldr	r2, [pc, #120]	@ (80030d8 <HAL_TIM_Base_Start_IT+0xb0>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d018      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x6c>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800306a:	d013      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x6c>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a1a      	ldr	r2, [pc, #104]	@ (80030dc <HAL_TIM_Base_Start_IT+0xb4>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d00e      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x6c>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a19      	ldr	r2, [pc, #100]	@ (80030e0 <HAL_TIM_Base_Start_IT+0xb8>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d009      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x6c>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a17      	ldr	r2, [pc, #92]	@ (80030e4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d004      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x6c>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a16      	ldr	r2, [pc, #88]	@ (80030e8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d111      	bne.n	80030b8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2b06      	cmp	r3, #6
 80030a4:	d010      	beq.n	80030c8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f042 0201 	orr.w	r2, r2, #1
 80030b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030b6:	e007      	b.n	80030c8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0201 	orr.w	r2, r2, #1
 80030c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3714      	adds	r7, #20
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	40010000 	.word	0x40010000
 80030dc:	40000400 	.word	0x40000400
 80030e0:	40000800 	.word	0x40000800
 80030e4:	40000c00 	.word	0x40000c00
 80030e8:	40014000 	.word	0x40014000

080030ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d020      	beq.n	8003150 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d01b      	beq.n	8003150 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f06f 0202 	mvn.w	r2, #2
 8003120:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f999 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 800313c:	e005      	b.n	800314a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 f98b 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f000 f99c 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f003 0304 	and.w	r3, r3, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	d020      	beq.n	800319c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d01b      	beq.n	800319c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f06f 0204 	mvn.w	r2, #4
 800316c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2202      	movs	r2, #2
 8003172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f973 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 8003188:	e005      	b.n	8003196 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 f965 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f976 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d020      	beq.n	80031e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d01b      	beq.n	80031e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f06f 0208 	mvn.w	r2, #8
 80031b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2204      	movs	r2, #4
 80031be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f94d 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 80031d4:	e005      	b.n	80031e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f93f 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 f950 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	f003 0310 	and.w	r3, r3, #16
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d020      	beq.n	8003234 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f003 0310 	and.w	r3, r3, #16
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d01b      	beq.n	8003234 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f06f 0210 	mvn.w	r2, #16
 8003204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2208      	movs	r2, #8
 800320a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f927 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 8003220:	e005      	b.n	800322e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f919 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f92a 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00c      	beq.n	8003258 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b00      	cmp	r3, #0
 8003246:	d007      	beq.n	8003258 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0201 	mvn.w	r2, #1
 8003250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7fd f998 	bl	8000588 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00c      	beq.n	800327c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003268:	2b00      	cmp	r3, #0
 800326a:	d007      	beq.n	800327c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 fab0 	bl	80037dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00c      	beq.n	80032a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800328c:	2b00      	cmp	r3, #0
 800328e:	d007      	beq.n	80032a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f8fb 	bl	8003496 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00c      	beq.n	80032c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d007      	beq.n	80032c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f06f 0220 	mvn.w	r2, #32
 80032bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 fa82 	bl	80037c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_TIM_ConfigClockSource+0x1c>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e0b4      	b.n	8003452 <HAL_TIM_ConfigClockSource+0x186>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2202      	movs	r2, #2
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800330e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003320:	d03e      	beq.n	80033a0 <HAL_TIM_ConfigClockSource+0xd4>
 8003322:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003326:	f200 8087 	bhi.w	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 800332a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800332e:	f000 8086 	beq.w	800343e <HAL_TIM_ConfigClockSource+0x172>
 8003332:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003336:	d87f      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003338:	2b70      	cmp	r3, #112	@ 0x70
 800333a:	d01a      	beq.n	8003372 <HAL_TIM_ConfigClockSource+0xa6>
 800333c:	2b70      	cmp	r3, #112	@ 0x70
 800333e:	d87b      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003340:	2b60      	cmp	r3, #96	@ 0x60
 8003342:	d050      	beq.n	80033e6 <HAL_TIM_ConfigClockSource+0x11a>
 8003344:	2b60      	cmp	r3, #96	@ 0x60
 8003346:	d877      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003348:	2b50      	cmp	r3, #80	@ 0x50
 800334a:	d03c      	beq.n	80033c6 <HAL_TIM_ConfigClockSource+0xfa>
 800334c:	2b50      	cmp	r3, #80	@ 0x50
 800334e:	d873      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003350:	2b40      	cmp	r3, #64	@ 0x40
 8003352:	d058      	beq.n	8003406 <HAL_TIM_ConfigClockSource+0x13a>
 8003354:	2b40      	cmp	r3, #64	@ 0x40
 8003356:	d86f      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003358:	2b30      	cmp	r3, #48	@ 0x30
 800335a:	d064      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0x15a>
 800335c:	2b30      	cmp	r3, #48	@ 0x30
 800335e:	d86b      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003360:	2b20      	cmp	r3, #32
 8003362:	d060      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0x15a>
 8003364:	2b20      	cmp	r3, #32
 8003366:	d867      	bhi.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
 8003368:	2b00      	cmp	r3, #0
 800336a:	d05c      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0x15a>
 800336c:	2b10      	cmp	r3, #16
 800336e:	d05a      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0x15a>
 8003370:	e062      	b.n	8003438 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003382:	f000 f993 	bl	80036ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003394:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	609a      	str	r2, [r3, #8]
      break;
 800339e:	e04f      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033b0:	f000 f97c 	bl	80036ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689a      	ldr	r2, [r3, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033c2:	609a      	str	r2, [r3, #8]
      break;
 80033c4:	e03c      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033d2:	461a      	mov	r2, r3
 80033d4:	f000 f8f0 	bl	80035b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2150      	movs	r1, #80	@ 0x50
 80033de:	4618      	mov	r0, r3
 80033e0:	f000 f949 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 80033e4:	e02c      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033f2:	461a      	mov	r2, r3
 80033f4:	f000 f90f 	bl	8003616 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2160      	movs	r1, #96	@ 0x60
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 f939 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003404:	e01c      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003412:	461a      	mov	r2, r3
 8003414:	f000 f8d0 	bl	80035b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2140      	movs	r1, #64	@ 0x40
 800341e:	4618      	mov	r0, r3
 8003420:	f000 f929 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003424:	e00c      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4619      	mov	r1, r3
 8003430:	4610      	mov	r0, r2
 8003432:	f000 f920 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003436:	e003      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	73fb      	strb	r3, [r7, #15]
      break;
 800343c:	e000      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800343e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a37      	ldr	r2, [pc, #220]	@ (800359c <TIM_Base_SetConfig+0xf0>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d00f      	beq.n	80034e4 <TIM_Base_SetConfig+0x38>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034ca:	d00b      	beq.n	80034e4 <TIM_Base_SetConfig+0x38>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a34      	ldr	r2, [pc, #208]	@ (80035a0 <TIM_Base_SetConfig+0xf4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d007      	beq.n	80034e4 <TIM_Base_SetConfig+0x38>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a33      	ldr	r2, [pc, #204]	@ (80035a4 <TIM_Base_SetConfig+0xf8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d003      	beq.n	80034e4 <TIM_Base_SetConfig+0x38>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a32      	ldr	r2, [pc, #200]	@ (80035a8 <TIM_Base_SetConfig+0xfc>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d108      	bne.n	80034f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a28      	ldr	r2, [pc, #160]	@ (800359c <TIM_Base_SetConfig+0xf0>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d01b      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003504:	d017      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a25      	ldr	r2, [pc, #148]	@ (80035a0 <TIM_Base_SetConfig+0xf4>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d013      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a24      	ldr	r2, [pc, #144]	@ (80035a4 <TIM_Base_SetConfig+0xf8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00f      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a23      	ldr	r2, [pc, #140]	@ (80035a8 <TIM_Base_SetConfig+0xfc>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d00b      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a22      	ldr	r2, [pc, #136]	@ (80035ac <TIM_Base_SetConfig+0x100>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d007      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a21      	ldr	r2, [pc, #132]	@ (80035b0 <TIM_Base_SetConfig+0x104>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d003      	beq.n	8003536 <TIM_Base_SetConfig+0x8a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a20      	ldr	r2, [pc, #128]	@ (80035b4 <TIM_Base_SetConfig+0x108>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d108      	bne.n	8003548 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800353c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	4313      	orrs	r3, r2
 8003546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	4313      	orrs	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	689a      	ldr	r2, [r3, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a0c      	ldr	r2, [pc, #48]	@ (800359c <TIM_Base_SetConfig+0xf0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d103      	bne.n	8003576 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	691a      	ldr	r2, [r3, #16]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f043 0204 	orr.w	r2, r3, #4
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	601a      	str	r2, [r3, #0]
}
 800358e:	bf00      	nop
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	40010000 	.word	0x40010000
 80035a0:	40000400 	.word	0x40000400
 80035a4:	40000800 	.word	0x40000800
 80035a8:	40000c00 	.word	0x40000c00
 80035ac:	40014000 	.word	0x40014000
 80035b0:	40014400 	.word	0x40014400
 80035b4:	40014800 	.word	0x40014800

080035b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	f023 0201 	bic.w	r2, r3, #1
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f023 030a 	bic.w	r3, r3, #10
 80035f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	621a      	str	r2, [r3, #32]
}
 800360a:	bf00      	nop
 800360c:	371c      	adds	r7, #28
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr

08003616 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003616:	b480      	push	{r7}
 8003618:	b087      	sub	sp, #28
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	f023 0210 	bic.w	r2, r3, #16
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003640:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	031b      	lsls	r3, r3, #12
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4313      	orrs	r3, r2
 800364a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003652:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	4313      	orrs	r3, r2
 800365c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	621a      	str	r2, [r3, #32]
}
 800366a:	bf00      	nop
 800366c:	371c      	adds	r7, #28
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003676:	b480      	push	{r7}
 8003678:	b085      	sub	sp, #20
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800368c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	f043 0307 	orr.w	r3, r3, #7
 8003698:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	609a      	str	r2, [r3, #8]
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	021a      	lsls	r2, r3, #8
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	609a      	str	r2, [r3, #8]
}
 80036e0:	bf00      	nop
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d101      	bne.n	8003704 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003700:	2302      	movs	r3, #2
 8003702:	e050      	b.n	80037a6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2202      	movs	r2, #2
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a1c      	ldr	r2, [pc, #112]	@ (80037b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d018      	beq.n	800377a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003750:	d013      	beq.n	800377a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a18      	ldr	r2, [pc, #96]	@ (80037b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d00e      	beq.n	800377a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a16      	ldr	r2, [pc, #88]	@ (80037bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d009      	beq.n	800377a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a15      	ldr	r2, [pc, #84]	@ (80037c0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d004      	beq.n	800377a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a13      	ldr	r2, [pc, #76]	@ (80037c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d10c      	bne.n	8003794 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003780:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	4313      	orrs	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3714      	adds	r7, #20
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	40010000 	.word	0x40010000
 80037b8:	40000400 	.word	0x40000400
 80037bc:	40000800 	.word	0x40000800
 80037c0:	40000c00 	.word	0x40000c00
 80037c4:	40014000 	.word	0x40014000

080037c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e042      	b.n	8003888 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fd f868 	bl	80008ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	@ 0x24
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003832:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 f82b 	bl	8003890 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003848:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003858:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003868:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003894:	b0c0      	sub	sp, #256	@ 0x100
 8003896:	af00      	add	r7, sp, #0
 8003898:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800389c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ac:	68d9      	ldr	r1, [r3, #12]
 80038ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	ea40 0301 	orr.w	r3, r0, r1
 80038b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	431a      	orrs	r2, r3
 80038d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80038e8:	f021 010c 	bic.w	r1, r1, #12
 80038ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80038f6:	430b      	orrs	r3, r1
 80038f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800390a:	6999      	ldr	r1, [r3, #24]
 800390c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	ea40 0301 	orr.w	r3, r0, r1
 8003916:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	4b8f      	ldr	r3, [pc, #572]	@ (8003b5c <UART_SetConfig+0x2cc>)
 8003920:	429a      	cmp	r2, r3
 8003922:	d005      	beq.n	8003930 <UART_SetConfig+0xa0>
 8003924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	4b8d      	ldr	r3, [pc, #564]	@ (8003b60 <UART_SetConfig+0x2d0>)
 800392c:	429a      	cmp	r2, r3
 800392e:	d104      	bne.n	800393a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003930:	f7ff fae4 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 8003934:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003938:	e003      	b.n	8003942 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800393a:	f7ff facb 	bl	8002ed4 <HAL_RCC_GetPCLK1Freq>
 800393e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800394c:	f040 810c 	bne.w	8003b68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003950:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003954:	2200      	movs	r2, #0
 8003956:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800395a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800395e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003962:	4622      	mov	r2, r4
 8003964:	462b      	mov	r3, r5
 8003966:	1891      	adds	r1, r2, r2
 8003968:	65b9      	str	r1, [r7, #88]	@ 0x58
 800396a:	415b      	adcs	r3, r3
 800396c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800396e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003972:	4621      	mov	r1, r4
 8003974:	eb12 0801 	adds.w	r8, r2, r1
 8003978:	4629      	mov	r1, r5
 800397a:	eb43 0901 	adc.w	r9, r3, r1
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	f04f 0300 	mov.w	r3, #0
 8003986:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800398a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800398e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003992:	4690      	mov	r8, r2
 8003994:	4699      	mov	r9, r3
 8003996:	4623      	mov	r3, r4
 8003998:	eb18 0303 	adds.w	r3, r8, r3
 800399c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039a0:	462b      	mov	r3, r5
 80039a2:	eb49 0303 	adc.w	r3, r9, r3
 80039a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80039b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80039ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80039be:	460b      	mov	r3, r1
 80039c0:	18db      	adds	r3, r3, r3
 80039c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80039c4:	4613      	mov	r3, r2
 80039c6:	eb42 0303 	adc.w	r3, r2, r3
 80039ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80039cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80039d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80039d4:	f007 f858 	bl	800aa88 <__aeabi_uldivmod>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4b61      	ldr	r3, [pc, #388]	@ (8003b64 <UART_SetConfig+0x2d4>)
 80039de:	fba3 2302 	umull	r2, r3, r3, r2
 80039e2:	095b      	lsrs	r3, r3, #5
 80039e4:	011c      	lsls	r4, r3, #4
 80039e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039ea:	2200      	movs	r2, #0
 80039ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80039f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80039f8:	4642      	mov	r2, r8
 80039fa:	464b      	mov	r3, r9
 80039fc:	1891      	adds	r1, r2, r2
 80039fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a00:	415b      	adcs	r3, r3
 8003a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a08:	4641      	mov	r1, r8
 8003a0a:	eb12 0a01 	adds.w	sl, r2, r1
 8003a0e:	4649      	mov	r1, r9
 8003a10:	eb43 0b01 	adc.w	fp, r3, r1
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	f04f 0300 	mov.w	r3, #0
 8003a1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a28:	4692      	mov	sl, r2
 8003a2a:	469b      	mov	fp, r3
 8003a2c:	4643      	mov	r3, r8
 8003a2e:	eb1a 0303 	adds.w	r3, sl, r3
 8003a32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a36:	464b      	mov	r3, r9
 8003a38:	eb4b 0303 	adc.w	r3, fp, r3
 8003a3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003a54:	460b      	mov	r3, r1
 8003a56:	18db      	adds	r3, r3, r3
 8003a58:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	eb42 0303 	adc.w	r3, r2, r3
 8003a60:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a6a:	f007 f80d 	bl	800aa88 <__aeabi_uldivmod>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4611      	mov	r1, r2
 8003a74:	4b3b      	ldr	r3, [pc, #236]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003a76:	fba3 2301 	umull	r2, r3, r3, r1
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2264      	movs	r2, #100	@ 0x64
 8003a7e:	fb02 f303 	mul.w	r3, r2, r3
 8003a82:	1acb      	subs	r3, r1, r3
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a8a:	4b36      	ldr	r3, [pc, #216]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003a8c:	fba3 2302 	umull	r2, r3, r3, r2
 8003a90:	095b      	lsrs	r3, r3, #5
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a98:	441c      	add	r4, r3
 8003a9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003aa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003aa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003aac:	4642      	mov	r2, r8
 8003aae:	464b      	mov	r3, r9
 8003ab0:	1891      	adds	r1, r2, r2
 8003ab2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ab4:	415b      	adcs	r3, r3
 8003ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ab8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003abc:	4641      	mov	r1, r8
 8003abe:	1851      	adds	r1, r2, r1
 8003ac0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ac2:	4649      	mov	r1, r9
 8003ac4:	414b      	adcs	r3, r1
 8003ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ad4:	4659      	mov	r1, fp
 8003ad6:	00cb      	lsls	r3, r1, #3
 8003ad8:	4651      	mov	r1, sl
 8003ada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ade:	4651      	mov	r1, sl
 8003ae0:	00ca      	lsls	r2, r1, #3
 8003ae2:	4610      	mov	r0, r2
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	4642      	mov	r2, r8
 8003aea:	189b      	adds	r3, r3, r2
 8003aec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003af0:	464b      	mov	r3, r9
 8003af2:	460a      	mov	r2, r1
 8003af4:	eb42 0303 	adc.w	r3, r2, r3
 8003af8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003b0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b10:	460b      	mov	r3, r1
 8003b12:	18db      	adds	r3, r3, r3
 8003b14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b16:	4613      	mov	r3, r2
 8003b18:	eb42 0303 	adc.w	r3, r2, r3
 8003b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b26:	f006 ffaf 	bl	800aa88 <__aeabi_uldivmod>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003b30:	fba3 1302 	umull	r1, r3, r3, r2
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	2164      	movs	r1, #100	@ 0x64
 8003b38:	fb01 f303 	mul.w	r3, r1, r3
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	3332      	adds	r3, #50	@ 0x32
 8003b42:	4a08      	ldr	r2, [pc, #32]	@ (8003b64 <UART_SetConfig+0x2d4>)
 8003b44:	fba2 2303 	umull	r2, r3, r2, r3
 8003b48:	095b      	lsrs	r3, r3, #5
 8003b4a:	f003 0207 	and.w	r2, r3, #7
 8003b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4422      	add	r2, r4
 8003b56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b58:	e106      	b.n	8003d68 <UART_SetConfig+0x4d8>
 8003b5a:	bf00      	nop
 8003b5c:	40011000 	.word	0x40011000
 8003b60:	40011400 	.word	0x40011400
 8003b64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b7a:	4642      	mov	r2, r8
 8003b7c:	464b      	mov	r3, r9
 8003b7e:	1891      	adds	r1, r2, r2
 8003b80:	6239      	str	r1, [r7, #32]
 8003b82:	415b      	adcs	r3, r3
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b8a:	4641      	mov	r1, r8
 8003b8c:	1854      	adds	r4, r2, r1
 8003b8e:	4649      	mov	r1, r9
 8003b90:	eb43 0501 	adc.w	r5, r3, r1
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	00eb      	lsls	r3, r5, #3
 8003b9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ba2:	00e2      	lsls	r2, r4, #3
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	461d      	mov	r5, r3
 8003ba8:	4643      	mov	r3, r8
 8003baa:	18e3      	adds	r3, r4, r3
 8003bac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bb0:	464b      	mov	r3, r9
 8003bb2:	eb45 0303 	adc.w	r3, r5, r3
 8003bb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003bc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bca:	f04f 0200 	mov.w	r2, #0
 8003bce:	f04f 0300 	mov.w	r3, #0
 8003bd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003bd6:	4629      	mov	r1, r5
 8003bd8:	008b      	lsls	r3, r1, #2
 8003bda:	4621      	mov	r1, r4
 8003bdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003be0:	4621      	mov	r1, r4
 8003be2:	008a      	lsls	r2, r1, #2
 8003be4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003be8:	f006 ff4e 	bl	800aa88 <__aeabi_uldivmod>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4b60      	ldr	r3, [pc, #384]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8003bf6:	095b      	lsrs	r3, r3, #5
 8003bf8:	011c      	lsls	r4, r3, #4
 8003bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c0c:	4642      	mov	r2, r8
 8003c0e:	464b      	mov	r3, r9
 8003c10:	1891      	adds	r1, r2, r2
 8003c12:	61b9      	str	r1, [r7, #24]
 8003c14:	415b      	adcs	r3, r3
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c1c:	4641      	mov	r1, r8
 8003c1e:	1851      	adds	r1, r2, r1
 8003c20:	6139      	str	r1, [r7, #16]
 8003c22:	4649      	mov	r1, r9
 8003c24:	414b      	adcs	r3, r1
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	f04f 0200 	mov.w	r2, #0
 8003c2c:	f04f 0300 	mov.w	r3, #0
 8003c30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c34:	4659      	mov	r1, fp
 8003c36:	00cb      	lsls	r3, r1, #3
 8003c38:	4651      	mov	r1, sl
 8003c3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c3e:	4651      	mov	r1, sl
 8003c40:	00ca      	lsls	r2, r1, #3
 8003c42:	4610      	mov	r0, r2
 8003c44:	4619      	mov	r1, r3
 8003c46:	4603      	mov	r3, r0
 8003c48:	4642      	mov	r2, r8
 8003c4a:	189b      	adds	r3, r3, r2
 8003c4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c50:	464b      	mov	r3, r9
 8003c52:	460a      	mov	r2, r1
 8003c54:	eb42 0303 	adc.w	r3, r2, r3
 8003c58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c68:	f04f 0200 	mov.w	r2, #0
 8003c6c:	f04f 0300 	mov.w	r3, #0
 8003c70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c74:	4649      	mov	r1, r9
 8003c76:	008b      	lsls	r3, r1, #2
 8003c78:	4641      	mov	r1, r8
 8003c7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c7e:	4641      	mov	r1, r8
 8003c80:	008a      	lsls	r2, r1, #2
 8003c82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c86:	f006 feff 	bl	800aa88 <__aeabi_uldivmod>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4b38      	ldr	r3, [pc, #224]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003c92:	fba3 2301 	umull	r2, r3, r3, r1
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	2264      	movs	r2, #100	@ 0x64
 8003c9a:	fb02 f303 	mul.w	r3, r2, r3
 8003c9e:	1acb      	subs	r3, r1, r3
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	3332      	adds	r3, #50	@ 0x32
 8003ca4:	4a33      	ldr	r2, [pc, #204]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	095b      	lsrs	r3, r3, #5
 8003cac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cb0:	441c      	add	r4, r3
 8003cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	673b      	str	r3, [r7, #112]	@ 0x70
 8003cba:	677a      	str	r2, [r7, #116]	@ 0x74
 8003cbc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003cc0:	4642      	mov	r2, r8
 8003cc2:	464b      	mov	r3, r9
 8003cc4:	1891      	adds	r1, r2, r2
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	415b      	adcs	r3, r3
 8003cca:	60fb      	str	r3, [r7, #12]
 8003ccc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cd0:	4641      	mov	r1, r8
 8003cd2:	1851      	adds	r1, r2, r1
 8003cd4:	6039      	str	r1, [r7, #0]
 8003cd6:	4649      	mov	r1, r9
 8003cd8:	414b      	adcs	r3, r1
 8003cda:	607b      	str	r3, [r7, #4]
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	f04f 0300 	mov.w	r3, #0
 8003ce4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ce8:	4659      	mov	r1, fp
 8003cea:	00cb      	lsls	r3, r1, #3
 8003cec:	4651      	mov	r1, sl
 8003cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cf2:	4651      	mov	r1, sl
 8003cf4:	00ca      	lsls	r2, r1, #3
 8003cf6:	4610      	mov	r0, r2
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	4642      	mov	r2, r8
 8003cfe:	189b      	adds	r3, r3, r2
 8003d00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d02:	464b      	mov	r3, r9
 8003d04:	460a      	mov	r2, r1
 8003d06:	eb42 0303 	adc.w	r3, r2, r3
 8003d0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d16:	667a      	str	r2, [r7, #100]	@ 0x64
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d24:	4649      	mov	r1, r9
 8003d26:	008b      	lsls	r3, r1, #2
 8003d28:	4641      	mov	r1, r8
 8003d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d2e:	4641      	mov	r1, r8
 8003d30:	008a      	lsls	r2, r1, #2
 8003d32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d36:	f006 fea7 	bl	800aa88 <__aeabi_uldivmod>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003d40:	fba3 1302 	umull	r1, r3, r3, r2
 8003d44:	095b      	lsrs	r3, r3, #5
 8003d46:	2164      	movs	r1, #100	@ 0x64
 8003d48:	fb01 f303 	mul.w	r3, r1, r3
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	011b      	lsls	r3, r3, #4
 8003d50:	3332      	adds	r3, #50	@ 0x32
 8003d52:	4a08      	ldr	r2, [pc, #32]	@ (8003d74 <UART_SetConfig+0x4e4>)
 8003d54:	fba2 2303 	umull	r2, r3, r2, r3
 8003d58:	095b      	lsrs	r3, r3, #5
 8003d5a:	f003 020f 	and.w	r2, r3, #15
 8003d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4422      	add	r2, r4
 8003d66:	609a      	str	r2, [r3, #8]
}
 8003d68:	bf00      	nop
 8003d6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d74:	51eb851f 	.word	0x51eb851f

08003d78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d78:	b084      	sub	sp, #16
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	f107 001c 	add.w	r0, r7, #28
 8003d86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d8a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d123      	bne.n	8003dda <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003da6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003dba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d105      	bne.n	8003dce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f001 fae8 	bl	80053a4 <USB_CoreReset>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	73fb      	strb	r3, [r7, #15]
 8003dd8:	e01b      	b.n	8003e12 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f001 fadc 	bl	80053a4 <USB_CoreReset>
 8003dec:	4603      	mov	r3, r0
 8003dee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003df0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d106      	bne.n	8003e06 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e04:	e005      	b.n	8003e12 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003e12:	7fbb      	ldrb	r3, [r7, #30]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d10b      	bne.n	8003e30 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f043 0206 	orr.w	r2, r3, #6
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f043 0220 	orr.w	r2, r3, #32
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e3c:	b004      	add	sp, #16
 8003e3e:	4770      	bx	lr

08003e40 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b087      	sub	sp, #28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d165      	bne.n	8003f20 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	4a41      	ldr	r2, [pc, #260]	@ (8003f5c <USB_SetTurnaroundTime+0x11c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d906      	bls.n	8003e6a <USB_SetTurnaroundTime+0x2a>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	4a40      	ldr	r2, [pc, #256]	@ (8003f60 <USB_SetTurnaroundTime+0x120>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d202      	bcs.n	8003e6a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003e64:	230f      	movs	r3, #15
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	e062      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f60 <USB_SetTurnaroundTime+0x120>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d306      	bcc.n	8003e80 <USB_SetTurnaroundTime+0x40>
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	4a3b      	ldr	r2, [pc, #236]	@ (8003f64 <USB_SetTurnaroundTime+0x124>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d202      	bcs.n	8003e80 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003e7a:	230e      	movs	r3, #14
 8003e7c:	617b      	str	r3, [r7, #20]
 8003e7e:	e057      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	4a38      	ldr	r2, [pc, #224]	@ (8003f64 <USB_SetTurnaroundTime+0x124>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d306      	bcc.n	8003e96 <USB_SetTurnaroundTime+0x56>
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	4a37      	ldr	r2, [pc, #220]	@ (8003f68 <USB_SetTurnaroundTime+0x128>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d202      	bcs.n	8003e96 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003e90:	230d      	movs	r3, #13
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	e04c      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	4a33      	ldr	r2, [pc, #204]	@ (8003f68 <USB_SetTurnaroundTime+0x128>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d306      	bcc.n	8003eac <USB_SetTurnaroundTime+0x6c>
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	4a32      	ldr	r2, [pc, #200]	@ (8003f6c <USB_SetTurnaroundTime+0x12c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d802      	bhi.n	8003eac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003ea6:	230c      	movs	r3, #12
 8003ea8:	617b      	str	r3, [r7, #20]
 8003eaa:	e041      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	4a2f      	ldr	r2, [pc, #188]	@ (8003f6c <USB_SetTurnaroundTime+0x12c>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d906      	bls.n	8003ec2 <USB_SetTurnaroundTime+0x82>
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	4a2e      	ldr	r2, [pc, #184]	@ (8003f70 <USB_SetTurnaroundTime+0x130>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d802      	bhi.n	8003ec2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003ebc:	230b      	movs	r3, #11
 8003ebe:	617b      	str	r3, [r7, #20]
 8003ec0:	e036      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8003f70 <USB_SetTurnaroundTime+0x130>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d906      	bls.n	8003ed8 <USB_SetTurnaroundTime+0x98>
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	4a29      	ldr	r2, [pc, #164]	@ (8003f74 <USB_SetTurnaroundTime+0x134>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d802      	bhi.n	8003ed8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003ed2:	230a      	movs	r3, #10
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	e02b      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	4a26      	ldr	r2, [pc, #152]	@ (8003f74 <USB_SetTurnaroundTime+0x134>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d906      	bls.n	8003eee <USB_SetTurnaroundTime+0xae>
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	4a25      	ldr	r2, [pc, #148]	@ (8003f78 <USB_SetTurnaroundTime+0x138>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d202      	bcs.n	8003eee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003ee8:	2309      	movs	r3, #9
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	e020      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	4a21      	ldr	r2, [pc, #132]	@ (8003f78 <USB_SetTurnaroundTime+0x138>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d306      	bcc.n	8003f04 <USB_SetTurnaroundTime+0xc4>
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4a20      	ldr	r2, [pc, #128]	@ (8003f7c <USB_SetTurnaroundTime+0x13c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d802      	bhi.n	8003f04 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003efe:	2308      	movs	r3, #8
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	e015      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	4a1d      	ldr	r2, [pc, #116]	@ (8003f7c <USB_SetTurnaroundTime+0x13c>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d906      	bls.n	8003f1a <USB_SetTurnaroundTime+0xda>
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003f80 <USB_SetTurnaroundTime+0x140>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d202      	bcs.n	8003f1a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003f14:	2307      	movs	r3, #7
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	e00a      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003f1a:	2306      	movs	r3, #6
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	e007      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d102      	bne.n	8003f2c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003f26:	2309      	movs	r3, #9
 8003f28:	617b      	str	r3, [r7, #20]
 8003f2a:	e001      	b.n	8003f30 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003f2c:	2309      	movs	r3, #9
 8003f2e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	029b      	lsls	r3, r3, #10
 8003f44:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	371c      	adds	r7, #28
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	00d8acbf 	.word	0x00d8acbf
 8003f60:	00e4e1c0 	.word	0x00e4e1c0
 8003f64:	00f42400 	.word	0x00f42400
 8003f68:	01067380 	.word	0x01067380
 8003f6c:	011a499f 	.word	0x011a499f
 8003f70:	01312cff 	.word	0x01312cff
 8003f74:	014ca43f 	.word	0x014ca43f
 8003f78:	016e3600 	.word	0x016e3600
 8003f7c:	01a6ab1f 	.word	0x01a6ab1f
 8003f80:	01e84800 	.word	0x01e84800

08003f84 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f043 0201 	orr.w	r2, r3, #1
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr

08003fa6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003fa6:	b480      	push	{r7}
 8003fa8:	b083      	sub	sp, #12
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f023 0201 	bic.w	r2, r3, #1
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003fe4:	78fb      	ldrb	r3, [r7, #3]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d115      	bne.n	8004016 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003ff6:	200a      	movs	r0, #10
 8003ff8:	f7fc fdec 	bl	8000bd4 <HAL_Delay>
      ms += 10U;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	330a      	adds	r3, #10
 8004000:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f001 f93f 	bl	8005286 <USB_GetMode>
 8004008:	4603      	mov	r3, r0
 800400a:	2b01      	cmp	r3, #1
 800400c:	d01e      	beq.n	800404c <USB_SetCurrentMode+0x84>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2bc7      	cmp	r3, #199	@ 0xc7
 8004012:	d9f0      	bls.n	8003ff6 <USB_SetCurrentMode+0x2e>
 8004014:	e01a      	b.n	800404c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004016:	78fb      	ldrb	r3, [r7, #3]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d115      	bne.n	8004048 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004028:	200a      	movs	r0, #10
 800402a:	f7fc fdd3 	bl	8000bd4 <HAL_Delay>
      ms += 10U;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	330a      	adds	r3, #10
 8004032:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f001 f926 	bl	8005286 <USB_GetMode>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <USB_SetCurrentMode+0x84>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2bc7      	cmp	r3, #199	@ 0xc7
 8004044:	d9f0      	bls.n	8004028 <USB_SetCurrentMode+0x60>
 8004046:	e001      	b.n	800404c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e005      	b.n	8004058 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2bc8      	cmp	r3, #200	@ 0xc8
 8004050:	d101      	bne.n	8004056 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004060:	b084      	sub	sp, #16
 8004062:	b580      	push	{r7, lr}
 8004064:	b086      	sub	sp, #24
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800406e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004072:	2300      	movs	r3, #0
 8004074:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800407a:	2300      	movs	r3, #0
 800407c:	613b      	str	r3, [r7, #16]
 800407e:	e009      	b.n	8004094 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	3340      	adds	r3, #64	@ 0x40
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	4413      	add	r3, r2
 800408a:	2200      	movs	r2, #0
 800408c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	3301      	adds	r3, #1
 8004092:	613b      	str	r3, [r7, #16]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	2b0e      	cmp	r3, #14
 8004098:	d9f2      	bls.n	8004080 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800409a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d11c      	bne.n	80040dc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040b0:	f043 0302 	orr.w	r3, r3, #2
 80040b4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80040da:	e00b      	b.n	80040f4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80040fa:	461a      	mov	r2, r3
 80040fc:	2300      	movs	r3, #0
 80040fe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004100:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004104:	2b01      	cmp	r3, #1
 8004106:	d10d      	bne.n	8004124 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800410c:	2b00      	cmp	r3, #0
 800410e:	d104      	bne.n	800411a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004110:	2100      	movs	r1, #0
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f968 	bl	80043e8 <USB_SetDevSpeed>
 8004118:	e008      	b.n	800412c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800411a:	2101      	movs	r1, #1
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f963 	bl	80043e8 <USB_SetDevSpeed>
 8004122:	e003      	b.n	800412c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004124:	2103      	movs	r1, #3
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f95e 	bl	80043e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800412c:	2110      	movs	r1, #16
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f8fa 	bl	8004328 <USB_FlushTxFifo>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f924 	bl	800438c <USB_FlushRxFifo>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004154:	461a      	mov	r2, r3
 8004156:	2300      	movs	r3, #0
 8004158:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004160:	461a      	mov	r2, r3
 8004162:	2300      	movs	r3, #0
 8004164:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800416c:	461a      	mov	r2, r3
 800416e:	2300      	movs	r3, #0
 8004170:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004172:	2300      	movs	r3, #0
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	e043      	b.n	8004200 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4413      	add	r3, r2
 8004180:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800418a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800418e:	d118      	bne.n	80041c2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10a      	bne.n	80041ac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	4413      	add	r3, r2
 800419e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041a2:	461a      	mov	r2, r3
 80041a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e013      	b.n	80041d4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	015a      	lsls	r2, r3, #5
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041b8:	461a      	mov	r2, r3
 80041ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80041be:	6013      	str	r3, [r2, #0]
 80041c0:	e008      	b.n	80041d4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	015a      	lsls	r2, r3, #5
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4413      	add	r3, r2
 80041ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ce:	461a      	mov	r2, r3
 80041d0:	2300      	movs	r3, #0
 80041d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	015a      	lsls	r2, r3, #5
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4413      	add	r3, r2
 80041dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041e0:	461a      	mov	r2, r3
 80041e2:	2300      	movs	r3, #0
 80041e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	015a      	lsls	r2, r3, #5
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	4413      	add	r3, r2
 80041ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041f2:	461a      	mov	r2, r3
 80041f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80041f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	3301      	adds	r3, #1
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004204:	461a      	mov	r2, r3
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	4293      	cmp	r3, r2
 800420a:	d3b5      	bcc.n	8004178 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800420c:	2300      	movs	r3, #0
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	e043      	b.n	800429a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	015a      	lsls	r2, r3, #5
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	4413      	add	r3, r2
 800421a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004224:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004228:	d118      	bne.n	800425c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10a      	bne.n	8004246 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	015a      	lsls	r2, r3, #5
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	4413      	add	r3, r2
 8004238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800423c:	461a      	mov	r2, r3
 800423e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004242:	6013      	str	r3, [r2, #0]
 8004244:	e013      	b.n	800426e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	015a      	lsls	r2, r3, #5
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	4413      	add	r3, r2
 800424e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004252:	461a      	mov	r2, r3
 8004254:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004258:	6013      	str	r3, [r2, #0]
 800425a:	e008      	b.n	800426e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	015a      	lsls	r2, r3, #5
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4413      	add	r3, r2
 8004264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004268:	461a      	mov	r2, r3
 800426a:	2300      	movs	r3, #0
 800426c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	015a      	lsls	r2, r3, #5
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	4413      	add	r3, r2
 8004276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800427a:	461a      	mov	r2, r3
 800427c:	2300      	movs	r3, #0
 800427e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	015a      	lsls	r2, r3, #5
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	4413      	add	r3, r2
 8004288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800428c:	461a      	mov	r2, r3
 800428e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004292:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	3301      	adds	r3, #1
 8004298:	613b      	str	r3, [r7, #16]
 800429a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800429e:	461a      	mov	r2, r3
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d3b5      	bcc.n	8004212 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	68fa      	ldr	r2, [r7, #12]
 80042b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80042c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80042c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d105      	bne.n	80042dc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	f043 0210 	orr.w	r2, r3, #16
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699a      	ldr	r2, [r3, #24]
 80042e0:	4b10      	ldr	r3, [pc, #64]	@ (8004324 <USB_DevInit+0x2c4>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80042e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d005      	beq.n	80042fc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	f043 0208 	orr.w	r2, r3, #8
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80042fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004300:	2b01      	cmp	r3, #1
 8004302:	d107      	bne.n	8004314 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800430c:	f043 0304 	orr.w	r3, r3, #4
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004314:	7dfb      	ldrb	r3, [r7, #23]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004320:	b004      	add	sp, #16
 8004322:	4770      	bx	lr
 8004324:	803c3800 	.word	0x803c3800

08004328 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	3301      	adds	r3, #1
 800433a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004342:	d901      	bls.n	8004348 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e01b      	b.n	8004380 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	2b00      	cmp	r3, #0
 800434e:	daf2      	bge.n	8004336 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004350:	2300      	movs	r3, #0
 8004352:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	019b      	lsls	r3, r3, #6
 8004358:	f043 0220 	orr.w	r2, r3, #32
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	3301      	adds	r3, #1
 8004364:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800436c:	d901      	bls.n	8004372 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e006      	b.n	8004380 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b20      	cmp	r3, #32
 800437c:	d0f0      	beq.n	8004360 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3714      	adds	r7, #20
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	3301      	adds	r3, #1
 800439c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043a4:	d901      	bls.n	80043aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e018      	b.n	80043dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	daf2      	bge.n	8004398 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2210      	movs	r2, #16
 80043ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	3301      	adds	r3, #1
 80043c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043c8:	d901      	bls.n	80043ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e006      	b.n	80043dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	2b10      	cmp	r3, #16
 80043d8:	d0f0      	beq.n	80043bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	460b      	mov	r3, r1
 80043f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	78fb      	ldrb	r3, [r7, #3]
 8004402:	68f9      	ldr	r1, [r7, #12]
 8004404:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004408:	4313      	orrs	r3, r2
 800440a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800441a:	b480      	push	{r7}
 800441c:	b087      	sub	sp, #28
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f003 0306 	and.w	r3, r3, #6
 8004432:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800443a:	2300      	movs	r3, #0
 800443c:	75fb      	strb	r3, [r7, #23]
 800443e:	e00a      	b.n	8004456 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2b02      	cmp	r3, #2
 8004444:	d002      	beq.n	800444c <USB_GetDevSpeed+0x32>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2b06      	cmp	r3, #6
 800444a:	d102      	bne.n	8004452 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800444c:	2302      	movs	r3, #2
 800444e:	75fb      	strb	r3, [r7, #23]
 8004450:	e001      	b.n	8004456 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004452:	230f      	movs	r3, #15
 8004454:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004456:	7dfb      	ldrb	r3, [r7, #23]
}
 8004458:	4618      	mov	r0, r3
 800445a:	371c      	adds	r7, #28
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	785b      	ldrb	r3, [r3, #1]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d13a      	bne.n	80044f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004486:	69da      	ldr	r2, [r3, #28]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	2101      	movs	r1, #1
 8004492:	fa01 f303 	lsl.w	r3, r1, r3
 8004496:	b29b      	uxth	r3, r3
 8004498:	68f9      	ldr	r1, [r7, #12]
 800449a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800449e:	4313      	orrs	r3, r2
 80044a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d155      	bne.n	8004564 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	015a      	lsls	r2, r3, #5
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4413      	add	r3, r2
 80044c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	791b      	ldrb	r3, [r3, #4]
 80044d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	059b      	lsls	r3, r3, #22
 80044da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044dc:	4313      	orrs	r3, r2
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	0151      	lsls	r1, r2, #5
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	440a      	add	r2, r1
 80044e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80044ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044f2:	6013      	str	r3, [r2, #0]
 80044f4:	e036      	b.n	8004564 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044fc:	69da      	ldr	r2, [r3, #28]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	2101      	movs	r1, #1
 8004508:	fa01 f303 	lsl.w	r3, r1, r3
 800450c:	041b      	lsls	r3, r3, #16
 800450e:	68f9      	ldr	r1, [r7, #12]
 8004510:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004514:	4313      	orrs	r3, r2
 8004516:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	015a      	lsls	r2, r3, #5
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4413      	add	r3, r2
 8004520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d11a      	bne.n	8004564 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	4413      	add	r3, r2
 8004536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	791b      	ldrb	r3, [r3, #4]
 8004548:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800454a:	430b      	orrs	r3, r1
 800454c:	4313      	orrs	r3, r2
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	0151      	lsls	r1, r2, #5
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	440a      	add	r2, r1
 8004556:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800455a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800455e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004562:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	785b      	ldrb	r3, [r3, #1]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d161      	bne.n	8004654 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	015a      	lsls	r2, r3, #5
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	4413      	add	r3, r2
 8004598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045a6:	d11f      	bne.n	80045e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	015a      	lsls	r2, r3, #5
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4413      	add	r3, r2
 80045b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	0151      	lsls	r1, r2, #5
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	440a      	add	r2, r1
 80045be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80045c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	0151      	lsls	r1, r2, #5
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	440a      	add	r2, r1
 80045de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	f003 030f 	and.w	r3, r3, #15
 80045f8:	2101      	movs	r1, #1
 80045fa:	fa01 f303 	lsl.w	r3, r1, r3
 80045fe:	b29b      	uxth	r3, r3
 8004600:	43db      	mvns	r3, r3
 8004602:	68f9      	ldr	r1, [r7, #12]
 8004604:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004608:	4013      	ands	r3, r2
 800460a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004612:	69da      	ldr	r2, [r3, #28]
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	f003 030f 	and.w	r3, r3, #15
 800461c:	2101      	movs	r1, #1
 800461e:	fa01 f303 	lsl.w	r3, r1, r3
 8004622:	b29b      	uxth	r3, r3
 8004624:	43db      	mvns	r3, r3
 8004626:	68f9      	ldr	r1, [r7, #12]
 8004628:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800462c:	4013      	ands	r3, r2
 800462e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	0159      	lsls	r1, r3, #5
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	440b      	add	r3, r1
 8004646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800464a:	4619      	mov	r1, r3
 800464c:	4b35      	ldr	r3, [pc, #212]	@ (8004724 <USB_DeactivateEndpoint+0x1b0>)
 800464e:	4013      	ands	r3, r2
 8004650:	600b      	str	r3, [r1, #0]
 8004652:	e060      	b.n	8004716 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4413      	add	r3, r2
 800465c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004666:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800466a:	d11f      	bne.n	80046ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	015a      	lsls	r2, r3, #5
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4413      	add	r3, r2
 8004674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	0151      	lsls	r1, r2, #5
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	440a      	add	r2, r1
 8004682:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004686:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800468a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	015a      	lsls	r2, r3, #5
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	4413      	add	r3, r2
 8004694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68ba      	ldr	r2, [r7, #8]
 800469c:	0151      	lsls	r1, r2, #5
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	440a      	add	r2, r1
 80046a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	2101      	movs	r1, #1
 80046be:	fa01 f303 	lsl.w	r3, r1, r3
 80046c2:	041b      	lsls	r3, r3, #16
 80046c4:	43db      	mvns	r3, r3
 80046c6:	68f9      	ldr	r1, [r7, #12]
 80046c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046cc:	4013      	ands	r3, r2
 80046ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d6:	69da      	ldr	r2, [r3, #28]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	f003 030f 	and.w	r3, r3, #15
 80046e0:	2101      	movs	r1, #1
 80046e2:	fa01 f303 	lsl.w	r3, r1, r3
 80046e6:	041b      	lsls	r3, r3, #16
 80046e8:	43db      	mvns	r3, r3
 80046ea:	68f9      	ldr	r1, [r7, #12]
 80046ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046f0:	4013      	ands	r3, r2
 80046f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	015a      	lsls	r2, r3, #5
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	4413      	add	r3, r2
 80046fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	0159      	lsls	r1, r3, #5
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	440b      	add	r3, r1
 800470a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800470e:	4619      	mov	r1, r3
 8004710:	4b05      	ldr	r3, [pc, #20]	@ (8004728 <USB_DeactivateEndpoint+0x1b4>)
 8004712:	4013      	ands	r3, r2
 8004714:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3714      	adds	r7, #20
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	ec337800 	.word	0xec337800
 8004728:	eff37800 	.word	0xeff37800

0800472c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b08a      	sub	sp, #40	@ 0x28
 8004730:	af02      	add	r7, sp, #8
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	4613      	mov	r3, r2
 8004738:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	785b      	ldrb	r3, [r3, #1]
 8004748:	2b01      	cmp	r3, #1
 800474a:	f040 817f 	bne.w	8004a4c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d132      	bne.n	80047bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	015a      	lsls	r2, r3, #5
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	4413      	add	r3, r2
 800475e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	0151      	lsls	r1, r2, #5
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	440a      	add	r2, r1
 800476c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004770:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004774:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004778:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	0151      	lsls	r1, r2, #5
 800478c:	69fa      	ldr	r2, [r7, #28]
 800478e:	440a      	add	r2, r1
 8004790:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004794:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004798:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	0151      	lsls	r1, r2, #5
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	440a      	add	r2, r1
 80047b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047b4:	0cdb      	lsrs	r3, r3, #19
 80047b6:	04db      	lsls	r3, r3, #19
 80047b8:	6113      	str	r3, [r2, #16]
 80047ba:	e097      	b.n	80048ec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	015a      	lsls	r2, r3, #5
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	4413      	add	r3, r2
 80047c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	0151      	lsls	r1, r2, #5
 80047ce:	69fa      	ldr	r2, [r7, #28]
 80047d0:	440a      	add	r2, r1
 80047d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047d6:	0cdb      	lsrs	r3, r3, #19
 80047d8:	04db      	lsls	r3, r3, #19
 80047da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	0151      	lsls	r1, r2, #5
 80047ee:	69fa      	ldr	r2, [r7, #28]
 80047f0:	440a      	add	r2, r1
 80047f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80047fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80047fe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d11a      	bne.n	800483c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	691a      	ldr	r2, [r3, #16]
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	429a      	cmp	r2, r3
 8004810:	d903      	bls.n	800481a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	689a      	ldr	r2, [r3, #8]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	015a      	lsls	r2, r3, #5
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	4413      	add	r3, r2
 8004822:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	0151      	lsls	r1, r2, #5
 800482c:	69fa      	ldr	r2, [r7, #28]
 800482e:	440a      	add	r2, r1
 8004830:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004834:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004838:	6113      	str	r3, [r2, #16]
 800483a:	e044      	b.n	80048c6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	4413      	add	r3, r2
 8004846:	1e5a      	subs	r2, r3, #1
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004850:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	8afb      	ldrh	r3, [r7, #22]
 8004862:	04d9      	lsls	r1, r3, #19
 8004864:	4ba4      	ldr	r3, [pc, #656]	@ (8004af8 <USB_EPStartXfer+0x3cc>)
 8004866:	400b      	ands	r3, r1
 8004868:	69b9      	ldr	r1, [r7, #24]
 800486a:	0148      	lsls	r0, r1, #5
 800486c:	69f9      	ldr	r1, [r7, #28]
 800486e:	4401      	add	r1, r0
 8004870:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004874:	4313      	orrs	r3, r2
 8004876:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	791b      	ldrb	r3, [r3, #4]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d122      	bne.n	80048c6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	015a      	lsls	r2, r3, #5
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	4413      	add	r3, r2
 8004888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	0151      	lsls	r1, r2, #5
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	440a      	add	r2, r1
 8004896:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800489a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800489e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048ac:	691a      	ldr	r2, [r3, #16]
 80048ae:	8afb      	ldrh	r3, [r7, #22]
 80048b0:	075b      	lsls	r3, r3, #29
 80048b2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80048b6:	69b9      	ldr	r1, [r7, #24]
 80048b8:	0148      	lsls	r0, r1, #5
 80048ba:	69f9      	ldr	r1, [r7, #28]
 80048bc:	4401      	add	r1, r0
 80048be:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80048c2:	4313      	orrs	r3, r2
 80048c4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	015a      	lsls	r2, r3, #5
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	4413      	add	r3, r2
 80048ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048dc:	69b9      	ldr	r1, [r7, #24]
 80048de:	0148      	lsls	r0, r1, #5
 80048e0:	69f9      	ldr	r1, [r7, #28]
 80048e2:	4401      	add	r1, r0
 80048e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80048e8:	4313      	orrs	r3, r2
 80048ea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80048ec:	79fb      	ldrb	r3, [r7, #7]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d14b      	bne.n	800498a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	69db      	ldr	r3, [r3, #28]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d009      	beq.n	800490e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	015a      	lsls	r2, r3, #5
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	4413      	add	r3, r2
 8004902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004906:	461a      	mov	r2, r3
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	791b      	ldrb	r3, [r3, #4]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d128      	bne.n	8004968 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d110      	bne.n	8004948 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	4413      	add	r3, r2
 800492e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	0151      	lsls	r1, r2, #5
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	440a      	add	r2, r1
 800493c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004940:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	e00f      	b.n	8004968 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	015a      	lsls	r2, r3, #5
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	4413      	add	r3, r2
 8004950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	0151      	lsls	r1, r2, #5
 800495a:	69fa      	ldr	r2, [r7, #28]
 800495c:	440a      	add	r2, r1
 800495e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004966:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	4413      	add	r3, r2
 8004970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69ba      	ldr	r2, [r7, #24]
 8004978:	0151      	lsls	r1, r2, #5
 800497a:	69fa      	ldr	r2, [r7, #28]
 800497c:	440a      	add	r2, r1
 800497e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004982:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	e166      	b.n	8004c58 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	4413      	add	r3, r2
 8004992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	0151      	lsls	r1, r2, #5
 800499c:	69fa      	ldr	r2, [r7, #28]
 800499e:	440a      	add	r2, r1
 80049a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80049a8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	791b      	ldrb	r3, [r3, #4]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d015      	beq.n	80049de <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 814e 	beq.w	8004c58 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	f003 030f 	and.w	r3, r3, #15
 80049cc:	2101      	movs	r1, #1
 80049ce:	fa01 f303 	lsl.w	r3, r1, r3
 80049d2:	69f9      	ldr	r1, [r7, #28]
 80049d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049d8:	4313      	orrs	r3, r2
 80049da:	634b      	str	r3, [r1, #52]	@ 0x34
 80049dc:	e13c      	b.n	8004c58 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d110      	bne.n	8004a10 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	015a      	lsls	r2, r3, #5
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	4413      	add	r3, r2
 80049f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	0151      	lsls	r1, r2, #5
 8004a00:	69fa      	ldr	r2, [r7, #28]
 8004a02:	440a      	add	r2, r1
 8004a04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a0c:	6013      	str	r3, [r2, #0]
 8004a0e:	e00f      	b.n	8004a30 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	015a      	lsls	r2, r3, #5
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	69ba      	ldr	r2, [r7, #24]
 8004a20:	0151      	lsls	r1, r2, #5
 8004a22:	69fa      	ldr	r2, [r7, #28]
 8004a24:	440a      	add	r2, r1
 8004a26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a2e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	68d9      	ldr	r1, [r3, #12]
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	781a      	ldrb	r2, [r3, #0]
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	b298      	uxth	r0, r3
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	4603      	mov	r3, r0
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f000 f9b9 	bl	8004dbc <USB_WritePacket>
 8004a4a:	e105      	b.n	8004c58 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	0151      	lsls	r1, r2, #5
 8004a5e:	69fa      	ldr	r2, [r7, #28]
 8004a60:	440a      	add	r2, r1
 8004a62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a66:	0cdb      	lsrs	r3, r3, #19
 8004a68:	04db      	lsls	r3, r3, #19
 8004a6a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	0151      	lsls	r1, r2, #5
 8004a7e:	69fa      	ldr	r2, [r7, #28]
 8004a80:	440a      	add	r2, r1
 8004a82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a86:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004a8a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004a8e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d132      	bne.n	8004afc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d003      	beq.n	8004aa6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	015a      	lsls	r2, r3, #5
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ac4:	69b9      	ldr	r1, [r7, #24]
 8004ac6:	0148      	lsls	r0, r1, #5
 8004ac8:	69f9      	ldr	r1, [r7, #28]
 8004aca:	4401      	add	r1, r0
 8004acc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	0151      	lsls	r1, r2, #5
 8004ae6:	69fa      	ldr	r2, [r7, #28]
 8004ae8:	440a      	add	r2, r1
 8004aea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004aee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004af2:	6113      	str	r3, [r2, #16]
 8004af4:	e062      	b.n	8004bbc <USB_EPStartXfer+0x490>
 8004af6:	bf00      	nop
 8004af8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d123      	bne.n	8004b4c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b1a:	69b9      	ldr	r1, [r7, #24]
 8004b1c:	0148      	lsls	r0, r1, #5
 8004b1e:	69f9      	ldr	r1, [r7, #28]
 8004b20:	4401      	add	r1, r0
 8004b22:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b26:	4313      	orrs	r3, r2
 8004b28:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	015a      	lsls	r2, r3, #5
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	4413      	add	r3, r2
 8004b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	0151      	lsls	r1, r2, #5
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	440a      	add	r2, r1
 8004b40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b48:	6113      	str	r3, [r2, #16]
 8004b4a:	e037      	b.n	8004bbc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	691a      	ldr	r2, [r3, #16]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	4413      	add	r3, r2
 8004b56:	1e5a      	subs	r2, r3, #1
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b60:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	8afa      	ldrh	r2, [r7, #22]
 8004b68:	fb03 f202 	mul.w	r2, r3, r2
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	8afb      	ldrh	r3, [r7, #22]
 8004b80:	04d9      	lsls	r1, r3, #19
 8004b82:	4b38      	ldr	r3, [pc, #224]	@ (8004c64 <USB_EPStartXfer+0x538>)
 8004b84:	400b      	ands	r3, r1
 8004b86:	69b9      	ldr	r1, [r7, #24]
 8004b88:	0148      	lsls	r0, r1, #5
 8004b8a:	69f9      	ldr	r1, [r7, #28]
 8004b8c:	4401      	add	r1, r0
 8004b8e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b92:	4313      	orrs	r3, r2
 8004b94:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bac:	69b9      	ldr	r1, [r7, #24]
 8004bae:	0148      	lsls	r0, r1, #5
 8004bb0:	69f9      	ldr	r1, [r7, #28]
 8004bb2:	4401      	add	r1, r0
 8004bb4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d10d      	bne.n	8004bde <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d009      	beq.n	8004bde <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	68d9      	ldr	r1, [r3, #12]
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	015a      	lsls	r2, r3, #5
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bda:	460a      	mov	r2, r1
 8004bdc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	791b      	ldrb	r3, [r3, #4]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d128      	bne.n	8004c38 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d110      	bne.n	8004c18 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	015a      	lsls	r2, r3, #5
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	0151      	lsls	r1, r2, #5
 8004c08:	69fa      	ldr	r2, [r7, #28]
 8004c0a:	440a      	add	r2, r1
 8004c0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	e00f      	b.n	8004c38 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	015a      	lsls	r2, r3, #5
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	0151      	lsls	r1, r2, #5
 8004c2a:	69fa      	ldr	r2, [r7, #28]
 8004c2c:	440a      	add	r2, r1
 8004c2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	015a      	lsls	r2, r3, #5
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	4413      	add	r3, r2
 8004c40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	0151      	lsls	r1, r2, #5
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	440a      	add	r2, r1
 8004c4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c52:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004c56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3720      	adds	r7, #32
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	1ff80000 	.word	0x1ff80000

08004c68 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004c72:	2300      	movs	r3, #0
 8004c74:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	785b      	ldrb	r3, [r3, #1]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d14a      	bne.n	8004d1c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	015a      	lsls	r2, r3, #5
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	4413      	add	r3, r2
 8004c90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c9e:	f040 8086 	bne.w	8004dae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	7812      	ldrb	r2, [r2, #0]
 8004cb6:	0151      	lsls	r1, r2, #5
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	440a      	add	r2, r1
 8004cbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004cc4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	7812      	ldrb	r2, [r2, #0]
 8004cda:	0151      	lsls	r1, r2, #5
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	440a      	add	r2, r1
 8004ce0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ce4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ce8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3301      	adds	r3, #1
 8004cee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d902      	bls.n	8004d00 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	75fb      	strb	r3, [r7, #23]
          break;
 8004cfe:	e056      	b.n	8004dae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	015a      	lsls	r2, r3, #5
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d18:	d0e7      	beq.n	8004cea <USB_EPStopXfer+0x82>
 8004d1a:	e048      	b.n	8004dae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	015a      	lsls	r2, r3, #5
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	4413      	add	r3, r2
 8004d26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d34:	d13b      	bne.n	8004dae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	015a      	lsls	r2, r3, #5
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	7812      	ldrb	r2, [r2, #0]
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004d58:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	683a      	ldr	r2, [r7, #0]
 8004d6c:	7812      	ldrb	r2, [r2, #0]
 8004d6e:	0151      	lsls	r1, r2, #5
 8004d70:	693a      	ldr	r2, [r7, #16]
 8004d72:	440a      	add	r2, r1
 8004d74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	3301      	adds	r3, #1
 8004d82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d902      	bls.n	8004d94 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	75fb      	strb	r3, [r7, #23]
          break;
 8004d92:	e00c      	b.n	8004dae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	015a      	lsls	r2, r3, #5
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004da8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004dac:	d0e7      	beq.n	8004d7e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	371c      	adds	r7, #28
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b089      	sub	sp, #36	@ 0x24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	4611      	mov	r1, r2
 8004dc8:	461a      	mov	r2, r3
 8004dca:	460b      	mov	r3, r1
 8004dcc:	71fb      	strb	r3, [r7, #7]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004dda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d123      	bne.n	8004e2a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004de2:	88bb      	ldrh	r3, [r7, #4]
 8004de4:	3303      	adds	r3, #3
 8004de6:	089b      	lsrs	r3, r3, #2
 8004de8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004dea:	2300      	movs	r3, #0
 8004dec:	61bb      	str	r3, [r7, #24]
 8004dee:	e018      	b.n	8004e22 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004df0:	79fb      	ldrb	r3, [r7, #7]
 8004df2:	031a      	lsls	r2, r3, #12
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	3301      	adds	r3, #1
 8004e08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	3301      	adds	r3, #1
 8004e14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	61bb      	str	r3, [r7, #24]
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d3e2      	bcc.n	8004df0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3724      	adds	r7, #36	@ 0x24
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b08b      	sub	sp, #44	@ 0x2c
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	4613      	mov	r3, r2
 8004e44:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	089b      	lsrs	r3, r3, #2
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004e56:	88fb      	ldrh	r3, [r7, #6]
 8004e58:	f003 0303 	and.w	r3, r3, #3
 8004e5c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004e5e:	2300      	movs	r3, #0
 8004e60:	623b      	str	r3, [r7, #32]
 8004e62:	e014      	b.n	8004e8e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6e:	601a      	str	r2, [r3, #0]
    pDest++;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e72:	3301      	adds	r3, #1
 8004e74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	3301      	adds	r3, #1
 8004e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7e:	3301      	adds	r3, #1
 8004e80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	3301      	adds	r3, #1
 8004e86:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	623b      	str	r3, [r7, #32]
 8004e8e:	6a3a      	ldr	r2, [r7, #32]
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d3e6      	bcc.n	8004e64 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004e96:	8bfb      	ldrh	r3, [r7, #30]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d01e      	beq.n	8004eda <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	f107 0310 	add.w	r3, r7, #16
 8004eac:	6812      	ldr	r2, [r2, #0]
 8004eae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	701a      	strb	r2, [r3, #0]
      i++;
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	623b      	str	r3, [r7, #32]
      pDest++;
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	3301      	adds	r3, #1
 8004ecc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004ece:	8bfb      	ldrh	r3, [r7, #30]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004ed4:	8bfb      	ldrh	r3, [r7, #30]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1ea      	bne.n	8004eb0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	372c      	adds	r7, #44	@ 0x2c
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	785b      	ldrb	r3, [r3, #1]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d12c      	bne.n	8004f5e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	015a      	lsls	r2, r3, #5
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	4413      	add	r3, r2
 8004f0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	db12      	blt.n	8004f3c <USB_EPSetStall+0x54>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00f      	beq.n	8004f3c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	0151      	lsls	r1, r2, #5
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	440a      	add	r2, r1
 8004f32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f3a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	015a      	lsls	r2, r3, #5
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4413      	add	r3, r2
 8004f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	0151      	lsls	r1, r2, #5
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	440a      	add	r2, r1
 8004f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004f5a:	6013      	str	r3, [r2, #0]
 8004f5c:	e02b      	b.n	8004fb6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	db12      	blt.n	8004f96 <USB_EPSetStall+0xae>
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00f      	beq.n	8004f96 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	015a      	lsls	r2, r3, #5
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	0151      	lsls	r1, r2, #5
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	440a      	add	r2, r1
 8004f8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f90:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f94:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	015a      	lsls	r2, r3, #5
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	0151      	lsls	r1, r2, #5
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	440a      	add	r2, r1
 8004fac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004fb4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	785b      	ldrb	r3, [r3, #1]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d128      	bne.n	8005032 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	015a      	lsls	r2, r3, #5
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	0151      	lsls	r1, r2, #5
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	440a      	add	r2, r1
 8004ff6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ffa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ffe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	791b      	ldrb	r3, [r3, #4]
 8005004:	2b03      	cmp	r3, #3
 8005006:	d003      	beq.n	8005010 <USB_EPClearStall+0x4c>
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	791b      	ldrb	r3, [r3, #4]
 800500c:	2b02      	cmp	r3, #2
 800500e:	d138      	bne.n	8005082 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	4413      	add	r3, r2
 8005018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	0151      	lsls	r1, r2, #5
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	440a      	add	r2, r1
 8005026:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800502a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800502e:	6013      	str	r3, [r2, #0]
 8005030:	e027      	b.n	8005082 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	015a      	lsls	r2, r3, #5
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4413      	add	r3, r2
 800503a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	0151      	lsls	r1, r2, #5
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	440a      	add	r2, r1
 8005048:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800504c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005050:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	791b      	ldrb	r3, [r3, #4]
 8005056:	2b03      	cmp	r3, #3
 8005058:	d003      	beq.n	8005062 <USB_EPClearStall+0x9e>
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	791b      	ldrb	r3, [r3, #4]
 800505e:	2b02      	cmp	r3, #2
 8005060:	d10f      	bne.n	8005082 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4413      	add	r3, r2
 800506a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	0151      	lsls	r1, r2, #5
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	440a      	add	r2, r1
 8005078:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800507c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005080:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	460b      	mov	r3, r1
 800509a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80050b2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	011b      	lsls	r3, r3, #4
 80050c0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80050c4:	68f9      	ldr	r1, [r7, #12]
 80050c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80050ca:	4313      	orrs	r3, r2
 80050cc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80050f6:	f023 0303 	bic.w	r3, r3, #3
 80050fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800510a:	f023 0302 	bic.w	r3, r3, #2
 800510e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr

0800511e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800511e:	b480      	push	{r7}
 8005120:	b085      	sub	sp, #20
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005138:	f023 0303 	bic.w	r3, r3, #3
 800513c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800514c:	f043 0302 	orr.w	r3, r3, #2
 8005150:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3714      	adds	r7, #20
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	4013      	ands	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005178:	68fb      	ldr	r3, [r7, #12]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3714      	adds	r7, #20
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005186:	b480      	push	{r7}
 8005188:	b085      	sub	sp, #20
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051a2:	69db      	ldr	r3, [r3, #28]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	4013      	ands	r3, r2
 80051a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	0c1b      	lsrs	r3, r3, #16
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b085      	sub	sp, #20
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	4013      	ands	r3, r2
 80051dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	b29b      	uxth	r3, r3
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b085      	sub	sp, #20
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	460b      	mov	r3, r1
 80051f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80051fe:	78fb      	ldrb	r3, [r7, #3]
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	4413      	add	r3, r2
 8005206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	4013      	ands	r3, r2
 800521a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800521c:	68bb      	ldr	r3, [r7, #8]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3714      	adds	r7, #20
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800522a:	b480      	push	{r7}
 800522c:	b087      	sub	sp, #28
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
 8005232:	460b      	mov	r3, r1
 8005234:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800524a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800524c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800524e:	78fb      	ldrb	r3, [r7, #3]
 8005250:	f003 030f 	and.w	r3, r3, #15
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	fa22 f303 	lsr.w	r3, r2, r3
 800525a:	01db      	lsls	r3, r3, #7
 800525c:	b2db      	uxtb	r3, r3
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	4313      	orrs	r3, r2
 8005262:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	015a      	lsls	r2, r3, #5
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	4413      	add	r3, r2
 800526c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4013      	ands	r3, r2
 8005276:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005278:	68bb      	ldr	r3, [r7, #8]
}
 800527a:	4618      	mov	r0, r3
 800527c:	371c      	adds	r7, #28
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	f003 0301 	and.w	r3, r3, #1
}
 8005296:	4618      	mov	r0, r3
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b085      	sub	sp, #20
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80052c0:	f023 0307 	bic.w	r3, r3, #7
 80052c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3714      	adds	r7, #20
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b087      	sub	sp, #28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	460b      	mov	r3, r1
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	333c      	adds	r3, #60	@ 0x3c
 80052fe:	3304      	adds	r3, #4
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	4a26      	ldr	r2, [pc, #152]	@ (80053a0 <USB_EP0_OutStart+0xb8>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d90a      	bls.n	8005322 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800531c:	d101      	bne.n	8005322 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	e037      	b.n	8005392 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005328:	461a      	mov	r2, r3
 800532a:	2300      	movs	r3, #0
 800532c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800533c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005340:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005350:	f043 0318 	orr.w	r3, r3, #24
 8005354:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005364:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005368:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800536a:	7afb      	ldrb	r3, [r7, #11]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d10f      	bne.n	8005390 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005376:	461a      	mov	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800538a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800538e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	371c      	adds	r7, #28
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	4f54300a 	.word	0x4f54300a

080053a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	3301      	adds	r3, #1
 80053b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053bc:	d901      	bls.n	80053c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e022      	b.n	8005408 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	daf2      	bge.n	80053b0 <USB_CoreReset+0xc>

  count = 10U;
 80053ca:	230a      	movs	r3, #10
 80053cc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80053ce:	e002      	b.n	80053d6 <USB_CoreReset+0x32>
  {
    count--;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	3b01      	subs	r3, #1
 80053d4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1f9      	bne.n	80053d0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f043 0201 	orr.w	r2, r3, #1
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	3301      	adds	r3, #1
 80053ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053f4:	d901      	bls.n	80053fa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e006      	b.n	8005408 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b01      	cmp	r3, #1
 8005404:	d0f0      	beq.n	80053e8 <USB_CoreReset+0x44>

  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	460b      	mov	r3, r1
 800541e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005420:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005424:	f005 fa6a 	bl	800a8fc <USBD_static_malloc>
 8005428:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d109      	bne.n	8005444 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	32b0      	adds	r2, #176	@ 0xb0
 800543a:	2100      	movs	r1, #0
 800543c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005440:	2302      	movs	r3, #2
 8005442:	e0d4      	b.n	80055ee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005444:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005448:	2100      	movs	r1, #0
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f005 fa9a 	bl	800a984 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	32b0      	adds	r2, #176	@ 0xb0
 800545a:	68f9      	ldr	r1, [r7, #12]
 800545c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	32b0      	adds	r2, #176	@ 0xb0
 800546a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	7c1b      	ldrb	r3, [r3, #16]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d138      	bne.n	80054ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800547c:	4b5e      	ldr	r3, [pc, #376]	@ (80055f8 <USBD_CDC_Init+0x1e4>)
 800547e:	7819      	ldrb	r1, [r3, #0]
 8005480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005484:	2202      	movs	r2, #2
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f005 f915 	bl	800a6b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800548c:	4b5a      	ldr	r3, [pc, #360]	@ (80055f8 <USBD_CDC_Init+0x1e4>)
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	f003 020f 	and.w	r2, r3, #15
 8005494:	6879      	ldr	r1, [r7, #4]
 8005496:	4613      	mov	r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	4413      	add	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	440b      	add	r3, r1
 80054a0:	3323      	adds	r3, #35	@ 0x23
 80054a2:	2201      	movs	r2, #1
 80054a4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80054a6:	4b55      	ldr	r3, [pc, #340]	@ (80055fc <USBD_CDC_Init+0x1e8>)
 80054a8:	7819      	ldrb	r1, [r3, #0]
 80054aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054ae:	2202      	movs	r2, #2
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f005 f900 	bl	800a6b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80054b6:	4b51      	ldr	r3, [pc, #324]	@ (80055fc <USBD_CDC_Init+0x1e8>)
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	f003 020f 	and.w	r2, r3, #15
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	4613      	mov	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4413      	add	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	440b      	add	r3, r1
 80054ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80054ce:	2201      	movs	r2, #1
 80054d0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80054d2:	4b4b      	ldr	r3, [pc, #300]	@ (8005600 <USBD_CDC_Init+0x1ec>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	f003 020f 	and.w	r2, r3, #15
 80054da:	6879      	ldr	r1, [r7, #4]
 80054dc:	4613      	mov	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	331c      	adds	r3, #28
 80054e8:	2210      	movs	r2, #16
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	e035      	b.n	800555a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80054ee:	4b42      	ldr	r3, [pc, #264]	@ (80055f8 <USBD_CDC_Init+0x1e4>)
 80054f0:	7819      	ldrb	r1, [r3, #0]
 80054f2:	2340      	movs	r3, #64	@ 0x40
 80054f4:	2202      	movs	r2, #2
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f005 f8dd 	bl	800a6b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80054fc:	4b3e      	ldr	r3, [pc, #248]	@ (80055f8 <USBD_CDC_Init+0x1e4>)
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	f003 020f 	and.w	r2, r3, #15
 8005504:	6879      	ldr	r1, [r7, #4]
 8005506:	4613      	mov	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	440b      	add	r3, r1
 8005510:	3323      	adds	r3, #35	@ 0x23
 8005512:	2201      	movs	r2, #1
 8005514:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005516:	4b39      	ldr	r3, [pc, #228]	@ (80055fc <USBD_CDC_Init+0x1e8>)
 8005518:	7819      	ldrb	r1, [r3, #0]
 800551a:	2340      	movs	r3, #64	@ 0x40
 800551c:	2202      	movs	r2, #2
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f005 f8c9 	bl	800a6b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005524:	4b35      	ldr	r3, [pc, #212]	@ (80055fc <USBD_CDC_Init+0x1e8>)
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	f003 020f 	and.w	r2, r3, #15
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	4613      	mov	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800553c:	2201      	movs	r2, #1
 800553e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005540:	4b2f      	ldr	r3, [pc, #188]	@ (8005600 <USBD_CDC_Init+0x1ec>)
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	f003 020f 	and.w	r2, r3, #15
 8005548:	6879      	ldr	r1, [r7, #4]
 800554a:	4613      	mov	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4413      	add	r3, r2
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	440b      	add	r3, r1
 8005554:	331c      	adds	r3, #28
 8005556:	2210      	movs	r2, #16
 8005558:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800555a:	4b29      	ldr	r3, [pc, #164]	@ (8005600 <USBD_CDC_Init+0x1ec>)
 800555c:	7819      	ldrb	r1, [r3, #0]
 800555e:	2308      	movs	r3, #8
 8005560:	2203      	movs	r2, #3
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f005 f8a7 	bl	800a6b6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005568:	4b25      	ldr	r3, [pc, #148]	@ (8005600 <USBD_CDC_Init+0x1ec>)
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	f003 020f 	and.w	r2, r3, #15
 8005570:	6879      	ldr	r1, [r7, #4]
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	440b      	add	r3, r1
 800557c:	3323      	adds	r3, #35	@ 0x23
 800557e:	2201      	movs	r2, #1
 8005580:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	33b0      	adds	r3, #176	@ 0xb0
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4413      	add	r3, r2
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d101      	bne.n	80055bc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80055b8:	2302      	movs	r3, #2
 80055ba:	e018      	b.n	80055ee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	7c1b      	ldrb	r3, [r3, #16]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10a      	bne.n	80055da <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80055c4:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <USBD_CDC_Init+0x1e8>)
 80055c6:	7819      	ldrb	r1, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80055ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f005 f95e 	bl	800a894 <USBD_LL_PrepareReceive>
 80055d8:	e008      	b.n	80055ec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80055da:	4b08      	ldr	r3, [pc, #32]	@ (80055fc <USBD_CDC_Init+0x1e8>)
 80055dc:	7819      	ldrb	r1, [r3, #0]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80055e4:	2340      	movs	r3, #64	@ 0x40
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f005 f954 	bl	800a894 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	20000093 	.word	0x20000093
 80055fc:	20000094 	.word	0x20000094
 8005600:	20000095 	.word	0x20000095

08005604 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	460b      	mov	r3, r1
 800560e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005610:	4b3a      	ldr	r3, [pc, #232]	@ (80056fc <USBD_CDC_DeInit+0xf8>)
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	4619      	mov	r1, r3
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f005 f873 	bl	800a702 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800561c:	4b37      	ldr	r3, [pc, #220]	@ (80056fc <USBD_CDC_DeInit+0xf8>)
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	f003 020f 	and.w	r2, r3, #15
 8005624:	6879      	ldr	r1, [r7, #4]
 8005626:	4613      	mov	r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	440b      	add	r3, r1
 8005630:	3323      	adds	r3, #35	@ 0x23
 8005632:	2200      	movs	r2, #0
 8005634:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005636:	4b32      	ldr	r3, [pc, #200]	@ (8005700 <USBD_CDC_DeInit+0xfc>)
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	4619      	mov	r1, r3
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f005 f860 	bl	800a702 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005642:	4b2f      	ldr	r3, [pc, #188]	@ (8005700 <USBD_CDC_DeInit+0xfc>)
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	f003 020f 	and.w	r2, r3, #15
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	4613      	mov	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4413      	add	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	440b      	add	r3, r1
 8005656:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800565a:	2200      	movs	r2, #0
 800565c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800565e:	4b29      	ldr	r3, [pc, #164]	@ (8005704 <USBD_CDC_DeInit+0x100>)
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	4619      	mov	r1, r3
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f005 f84c 	bl	800a702 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800566a:	4b26      	ldr	r3, [pc, #152]	@ (8005704 <USBD_CDC_DeInit+0x100>)
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	f003 020f 	and.w	r2, r3, #15
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	4613      	mov	r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	440b      	add	r3, r1
 800567e:	3323      	adds	r3, #35	@ 0x23
 8005680:	2200      	movs	r2, #0
 8005682:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005684:	4b1f      	ldr	r3, [pc, #124]	@ (8005704 <USBD_CDC_DeInit+0x100>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	f003 020f 	and.w	r2, r3, #15
 800568c:	6879      	ldr	r1, [r7, #4]
 800568e:	4613      	mov	r3, r2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	4413      	add	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	440b      	add	r3, r1
 8005698:	331c      	adds	r3, #28
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	32b0      	adds	r2, #176	@ 0xb0
 80056a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01f      	beq.n	80056f0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	33b0      	adds	r3, #176	@ 0xb0
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	32b0      	adds	r2, #176	@ 0xb0
 80056ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f005 f920 	bl	800a918 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	32b0      	adds	r2, #176	@ 0xb0
 80056e2:	2100      	movs	r1, #0
 80056e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	20000093 	.word	0x20000093
 8005700:	20000094 	.word	0x20000094
 8005704:	20000095 	.word	0x20000095

08005708 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b086      	sub	sp, #24
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	32b0      	adds	r2, #176	@ 0xb0
 800571c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005720:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005722:	2300      	movs	r3, #0
 8005724:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005734:	2303      	movs	r3, #3
 8005736:	e0bf      	b.n	80058b8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	781b      	ldrb	r3, [r3, #0]
 800573c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005740:	2b00      	cmp	r3, #0
 8005742:	d050      	beq.n	80057e6 <USBD_CDC_Setup+0xde>
 8005744:	2b20      	cmp	r3, #32
 8005746:	f040 80af 	bne.w	80058a8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	88db      	ldrh	r3, [r3, #6]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d03a      	beq.n	80057c8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	b25b      	sxtb	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	da1b      	bge.n	8005794 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	33b0      	adds	r3, #176	@ 0xb0
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4413      	add	r3, r2
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	683a      	ldr	r2, [r7, #0]
 8005770:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005772:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	88d2      	ldrh	r2, [r2, #6]
 8005778:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	88db      	ldrh	r3, [r3, #6]
 800577e:	2b07      	cmp	r3, #7
 8005780:	bf28      	it	cs
 8005782:	2307      	movcs	r3, #7
 8005784:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	89fa      	ldrh	r2, [r7, #14]
 800578a:	4619      	mov	r1, r3
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f001 fd69 	bl	8007264 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005792:	e090      	b.n	80058b6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	785a      	ldrb	r2, [r3, #1]
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	88db      	ldrh	r3, [r3, #6]
 80057a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80057a4:	d803      	bhi.n	80057ae <USBD_CDC_Setup+0xa6>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	88db      	ldrh	r3, [r3, #6]
 80057aa:	b2da      	uxtb	r2, r3
 80057ac:	e000      	b.n	80057b0 <USBD_CDC_Setup+0xa8>
 80057ae:	2240      	movs	r2, #64	@ 0x40
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80057b6:	6939      	ldr	r1, [r7, #16]
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80057be:	461a      	mov	r2, r3
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f001 fd7e 	bl	80072c2 <USBD_CtlPrepareRx>
      break;
 80057c6:	e076      	b.n	80058b6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	33b0      	adds	r3, #176	@ 0xb0
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4413      	add	r3, r2
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	7850      	ldrb	r0, [r2, #1]
 80057de:	2200      	movs	r2, #0
 80057e0:	6839      	ldr	r1, [r7, #0]
 80057e2:	4798      	blx	r3
      break;
 80057e4:	e067      	b.n	80058b6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	785b      	ldrb	r3, [r3, #1]
 80057ea:	2b0b      	cmp	r3, #11
 80057ec:	d851      	bhi.n	8005892 <USBD_CDC_Setup+0x18a>
 80057ee:	a201      	add	r2, pc, #4	@ (adr r2, 80057f4 <USBD_CDC_Setup+0xec>)
 80057f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f4:	08005825 	.word	0x08005825
 80057f8:	080058a1 	.word	0x080058a1
 80057fc:	08005893 	.word	0x08005893
 8005800:	08005893 	.word	0x08005893
 8005804:	08005893 	.word	0x08005893
 8005808:	08005893 	.word	0x08005893
 800580c:	08005893 	.word	0x08005893
 8005810:	08005893 	.word	0x08005893
 8005814:	08005893 	.word	0x08005893
 8005818:	08005893 	.word	0x08005893
 800581c:	0800584f 	.word	0x0800584f
 8005820:	08005879 	.word	0x08005879
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b03      	cmp	r3, #3
 800582e:	d107      	bne.n	8005840 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005830:	f107 030a 	add.w	r3, r7, #10
 8005834:	2202      	movs	r2, #2
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f001 fd13 	bl	8007264 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800583e:	e032      	b.n	80058a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005840:	6839      	ldr	r1, [r7, #0]
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f001 fc91 	bl	800716a <USBD_CtlError>
            ret = USBD_FAIL;
 8005848:	2303      	movs	r3, #3
 800584a:	75fb      	strb	r3, [r7, #23]
          break;
 800584c:	e02b      	b.n	80058a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b03      	cmp	r3, #3
 8005858:	d107      	bne.n	800586a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800585a:	f107 030d 	add.w	r3, r7, #13
 800585e:	2201      	movs	r2, #1
 8005860:	4619      	mov	r1, r3
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f001 fcfe 	bl	8007264 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005868:	e01d      	b.n	80058a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800586a:	6839      	ldr	r1, [r7, #0]
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f001 fc7c 	bl	800716a <USBD_CtlError>
            ret = USBD_FAIL;
 8005872:	2303      	movs	r3, #3
 8005874:	75fb      	strb	r3, [r7, #23]
          break;
 8005876:	e016      	b.n	80058a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800587e:	b2db      	uxtb	r3, r3
 8005880:	2b03      	cmp	r3, #3
 8005882:	d00f      	beq.n	80058a4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005884:	6839      	ldr	r1, [r7, #0]
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f001 fc6f 	bl	800716a <USBD_CtlError>
            ret = USBD_FAIL;
 800588c:	2303      	movs	r3, #3
 800588e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005890:	e008      	b.n	80058a4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005892:	6839      	ldr	r1, [r7, #0]
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f001 fc68 	bl	800716a <USBD_CtlError>
          ret = USBD_FAIL;
 800589a:	2303      	movs	r3, #3
 800589c:	75fb      	strb	r3, [r7, #23]
          break;
 800589e:	e002      	b.n	80058a6 <USBD_CDC_Setup+0x19e>
          break;
 80058a0:	bf00      	nop
 80058a2:	e008      	b.n	80058b6 <USBD_CDC_Setup+0x1ae>
          break;
 80058a4:	bf00      	nop
      }
      break;
 80058a6:	e006      	b.n	80058b6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80058a8:	6839      	ldr	r1, [r7, #0]
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f001 fc5d 	bl	800716a <USBD_CtlError>
      ret = USBD_FAIL;
 80058b0:	2303      	movs	r3, #3
 80058b2:	75fb      	strb	r3, [r7, #23]
      break;
 80058b4:	bf00      	nop
  }

  return (uint8_t)ret;
 80058b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	460b      	mov	r3, r1
 80058ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80058d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	32b0      	adds	r2, #176	@ 0xb0
 80058de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d101      	bne.n	80058ea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e065      	b.n	80059b6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	32b0      	adds	r2, #176	@ 0xb0
 80058f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058f8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80058fa:	78fb      	ldrb	r3, [r7, #3]
 80058fc:	f003 020f 	and.w	r2, r3, #15
 8005900:	6879      	ldr	r1, [r7, #4]
 8005902:	4613      	mov	r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	4413      	add	r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	440b      	add	r3, r1
 800590c:	3314      	adds	r3, #20
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d02f      	beq.n	8005974 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005914:	78fb      	ldrb	r3, [r7, #3]
 8005916:	f003 020f 	and.w	r2, r3, #15
 800591a:	6879      	ldr	r1, [r7, #4]
 800591c:	4613      	mov	r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	4413      	add	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	440b      	add	r3, r1
 8005926:	3314      	adds	r3, #20
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	78fb      	ldrb	r3, [r7, #3]
 800592c:	f003 010f 	and.w	r1, r3, #15
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	460b      	mov	r3, r1
 8005934:	00db      	lsls	r3, r3, #3
 8005936:	440b      	add	r3, r1
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4403      	add	r3, r0
 800593c:	331c      	adds	r3, #28
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	fbb2 f1f3 	udiv	r1, r2, r3
 8005944:	fb01 f303 	mul.w	r3, r1, r3
 8005948:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800594a:	2b00      	cmp	r3, #0
 800594c:	d112      	bne.n	8005974 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800594e:	78fb      	ldrb	r3, [r7, #3]
 8005950:	f003 020f 	and.w	r2, r3, #15
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	3314      	adds	r3, #20
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005966:	78f9      	ldrb	r1, [r7, #3]
 8005968:	2300      	movs	r3, #0
 800596a:	2200      	movs	r2, #0
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f004 ff70 	bl	800a852 <USBD_LL_Transmit>
 8005972:	e01f      	b.n	80059b4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2200      	movs	r2, #0
 8005978:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	33b0      	adds	r3, #176	@ 0xb0
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d010      	beq.n	80059b4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	33b0      	adds	r3, #176	@ 0xb0
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80059b0:	78fa      	ldrb	r2, [r7, #3]
 80059b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b084      	sub	sp, #16
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
 80059c6:	460b      	mov	r3, r1
 80059c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	32b0      	adds	r2, #176	@ 0xb0
 80059d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059d8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	32b0      	adds	r2, #176	@ 0xb0
 80059e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d101      	bne.n	80059f0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e01a      	b.n	8005a26 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80059f0:	78fb      	ldrb	r3, [r7, #3]
 80059f2:	4619      	mov	r1, r3
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f004 ff6e 	bl	800a8d6 <USBD_LL_GetRxDataSize>
 80059fa:	4602      	mov	r2, r0
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	33b0      	adds	r3, #176	@ 0xb0
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005a20:	4611      	mov	r1, r2
 8005a22:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b084      	sub	sp, #16
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	32b0      	adds	r2, #176	@ 0xb0
 8005a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e024      	b.n	8005a9a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	33b0      	adds	r3, #176	@ 0xb0
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4413      	add	r3, r2
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d019      	beq.n	8005a98 <USBD_CDC_EP0_RxReady+0x6a>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005a6a:	2bff      	cmp	r3, #255	@ 0xff
 8005a6c:	d014      	beq.n	8005a98 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	33b0      	adds	r3, #176	@ 0xb0
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4413      	add	r3, r2
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005a86:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005a8e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	22ff      	movs	r2, #255	@ 0xff
 8005a94:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005aac:	2182      	movs	r1, #130	@ 0x82
 8005aae:	4818      	ldr	r0, [pc, #96]	@ (8005b10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ab0:	f000 fd22 	bl	80064f8 <USBD_GetEpDesc>
 8005ab4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ab6:	2101      	movs	r1, #1
 8005ab8:	4815      	ldr	r0, [pc, #84]	@ (8005b10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005aba:	f000 fd1d 	bl	80064f8 <USBD_GetEpDesc>
 8005abe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005ac0:	2181      	movs	r1, #129	@ 0x81
 8005ac2:	4813      	ldr	r0, [pc, #76]	@ (8005b10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ac4:	f000 fd18 	bl	80064f8 <USBD_GetEpDesc>
 8005ac8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	2210      	movs	r2, #16
 8005ad4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d006      	beq.n	8005aea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ae4:	711a      	strb	r2, [r3, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d006      	beq.n	8005afe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005af8:	711a      	strb	r2, [r3, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2243      	movs	r2, #67	@ 0x43
 8005b02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005b04:	4b02      	ldr	r3, [pc, #8]	@ (8005b10 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	20000050 	.word	0x20000050

08005b14 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005b1c:	2182      	movs	r1, #130	@ 0x82
 8005b1e:	4818      	ldr	r0, [pc, #96]	@ (8005b80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005b20:	f000 fcea 	bl	80064f8 <USBD_GetEpDesc>
 8005b24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005b26:	2101      	movs	r1, #1
 8005b28:	4815      	ldr	r0, [pc, #84]	@ (8005b80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005b2a:	f000 fce5 	bl	80064f8 <USBD_GetEpDesc>
 8005b2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005b30:	2181      	movs	r1, #129	@ 0x81
 8005b32:	4813      	ldr	r0, [pc, #76]	@ (8005b80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005b34:	f000 fce0 	bl	80064f8 <USBD_GetEpDesc>
 8005b38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	2210      	movs	r2, #16
 8005b44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d006      	beq.n	8005b5a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	711a      	strb	r2, [r3, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f042 0202 	orr.w	r2, r2, #2
 8005b58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d006      	beq.n	8005b6e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	711a      	strb	r2, [r3, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f042 0202 	orr.w	r2, r2, #2
 8005b6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2243      	movs	r2, #67	@ 0x43
 8005b72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005b74:	4b02      	ldr	r3, [pc, #8]	@ (8005b80 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	20000050 	.word	0x20000050

08005b84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005b8c:	2182      	movs	r1, #130	@ 0x82
 8005b8e:	4818      	ldr	r0, [pc, #96]	@ (8005bf0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005b90:	f000 fcb2 	bl	80064f8 <USBD_GetEpDesc>
 8005b94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005b96:	2101      	movs	r1, #1
 8005b98:	4815      	ldr	r0, [pc, #84]	@ (8005bf0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005b9a:	f000 fcad 	bl	80064f8 <USBD_GetEpDesc>
 8005b9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005ba0:	2181      	movs	r1, #129	@ 0x81
 8005ba2:	4813      	ldr	r0, [pc, #76]	@ (8005bf0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ba4:	f000 fca8 	bl	80064f8 <USBD_GetEpDesc>
 8005ba8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	2210      	movs	r2, #16
 8005bb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d006      	beq.n	8005bca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bc4:	711a      	strb	r2, [r3, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d006      	beq.n	8005bde <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bd8:	711a      	strb	r2, [r3, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2243      	movs	r2, #67	@ 0x43
 8005be2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005be4:	4b02      	ldr	r3, [pc, #8]	@ (8005bf0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3718      	adds	r7, #24
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	20000050 	.word	0x20000050

08005bf4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	220a      	movs	r2, #10
 8005c00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005c02:	4b03      	ldr	r3, [pc, #12]	@ (8005c10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	2000000c 	.word	0x2000000c

08005c14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e009      	b.n	8005c3c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	33b0      	adds	r3, #176	@ 0xb0
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4413      	add	r3, r2
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	32b0      	adds	r2, #176	@ 0xb0
 8005c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c62:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e008      	b.n	8005c80 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	371c      	adds	r7, #28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	32b0      	adds	r2, #176	@ 0xb0
 8005ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ca4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e004      	b.n	8005cba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	683a      	ldr	r2, [r7, #0]
 8005cb4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr
	...

08005cc8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	32b0      	adds	r2, #176	@ 0xb0
 8005cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cde:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	32b0      	adds	r2, #176	@ 0xb0
 8005cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e018      	b.n	8005d28 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	7c1b      	ldrb	r3, [r3, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10a      	bne.n	8005d14 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8005d30 <USBD_CDC_ReceivePacket+0x68>)
 8005d00:	7819      	ldrb	r1, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005d08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f004 fdc1 	bl	800a894 <USBD_LL_PrepareReceive>
 8005d12:	e008      	b.n	8005d26 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005d14:	4b06      	ldr	r3, [pc, #24]	@ (8005d30 <USBD_CDC_ReceivePacket+0x68>)
 8005d16:	7819      	ldrb	r1, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005d1e:	2340      	movs	r3, #64	@ 0x40
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f004 fdb7 	bl	800a894 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	20000094 	.word	0x20000094

08005d34 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e01f      	b.n	8005d8c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d003      	beq.n	8005d72 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	68ba      	ldr	r2, [r7, #8]
 8005d6e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	79fa      	ldrb	r2, [r7, #7]
 8005d7e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f004 fc31 	bl	800a5e8 <USBD_LL_Init>
 8005d86:	4603      	mov	r3, r0
 8005d88:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e025      	b.n	8005df8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	32ae      	adds	r2, #174	@ 0xae
 8005dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00f      	beq.n	8005de8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	32ae      	adds	r2, #174	@ 0xae
 8005dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd8:	f107 020e 	add.w	r2, r7, #14
 8005ddc:	4610      	mov	r0, r2
 8005dde:	4798      	blx	r3
 8005de0:	4602      	mov	r2, r0
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f004 fc39 	bl	800a680 <USBD_LL_Start>
 8005e0e:	4603      	mov	r3, r0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3708      	adds	r7, #8
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005e20:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
 8005e36:	460b      	mov	r3, r1
 8005e38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d009      	beq.n	8005e5c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	78fa      	ldrb	r2, [r7, #3]
 8005e52:	4611      	mov	r1, r2
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	4798      	blx	r3
 8005e58:	4603      	mov	r3, r0
 8005e5a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b084      	sub	sp, #16
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	460b      	mov	r3, r1
 8005e70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e72:	2300      	movs	r3, #0
 8005e74:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	78fa      	ldrb	r2, [r7, #3]
 8005e80:	4611      	mov	r1, r2
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	4798      	blx	r3
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d001      	beq.n	8005e90 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b084      	sub	sp, #16
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
 8005ea2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005eaa:	6839      	ldr	r1, [r7, #0]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f001 f922 	bl	80070f6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005ece:	f003 031f 	and.w	r3, r3, #31
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d01a      	beq.n	8005f0c <USBD_LL_SetupStage+0x72>
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d822      	bhi.n	8005f20 <USBD_LL_SetupStage+0x86>
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d002      	beq.n	8005ee4 <USBD_LL_SetupStage+0x4a>
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d00a      	beq.n	8005ef8 <USBD_LL_SetupStage+0x5e>
 8005ee2:	e01d      	b.n	8005f20 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005eea:	4619      	mov	r1, r3
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 fb77 	bl	80065e0 <USBD_StdDevReq>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	73fb      	strb	r3, [r7, #15]
      break;
 8005ef6:	e020      	b.n	8005f3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005efe:	4619      	mov	r1, r3
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fbdf 	bl	80066c4 <USBD_StdItfReq>
 8005f06:	4603      	mov	r3, r0
 8005f08:	73fb      	strb	r3, [r7, #15]
      break;
 8005f0a:	e016      	b.n	8005f3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005f12:	4619      	mov	r1, r3
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f000 fc41 	bl	800679c <USBD_StdEPReq>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	73fb      	strb	r3, [r7, #15]
      break;
 8005f1e:	e00c      	b.n	8005f3a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005f26:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f004 fc06 	bl	800a740 <USBD_LL_StallEP>
 8005f34:	4603      	mov	r3, r0
 8005f36:	73fb      	strb	r3, [r7, #15]
      break;
 8005f38:	bf00      	nop
  }

  return ret;
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	607a      	str	r2, [r7, #4]
 8005f50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005f56:	7afb      	ldrb	r3, [r7, #11]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d177      	bne.n	800604c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005f62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005f6a:	2b03      	cmp	r3, #3
 8005f6c:	f040 80a1 	bne.w	80060b2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	8992      	ldrh	r2, [r2, #12]
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d91c      	bls.n	8005fb6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	8992      	ldrh	r2, [r2, #12]
 8005f84:	1a9a      	subs	r2, r3, r2
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	8992      	ldrh	r2, [r2, #12]
 8005f92:	441a      	add	r2, r3
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	6919      	ldr	r1, [r3, #16]
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	899b      	ldrh	r3, [r3, #12]
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	bf38      	it	cc
 8005faa:	4613      	movcc	r3, r2
 8005fac:	461a      	mov	r2, r3
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f001 f9a8 	bl	8007304 <USBD_CtlContinueRx>
 8005fb4:	e07d      	b.n	80060b2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005fbc:	f003 031f 	and.w	r3, r3, #31
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d014      	beq.n	8005fee <USBD_LL_DataOutStage+0xaa>
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d81d      	bhi.n	8006004 <USBD_LL_DataOutStage+0xc0>
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <USBD_LL_DataOutStage+0x8e>
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d003      	beq.n	8005fd8 <USBD_LL_DataOutStage+0x94>
 8005fd0:	e018      	b.n	8006004 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	75bb      	strb	r3, [r7, #22]
            break;
 8005fd6:	e018      	b.n	800600a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	f000 fa6e 	bl	80064c4 <USBD_CoreFindIF>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	75bb      	strb	r3, [r7, #22]
            break;
 8005fec:	e00d      	b.n	800600a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f000 fa70 	bl	80064de <USBD_CoreFindEP>
 8005ffe:	4603      	mov	r3, r0
 8006000:	75bb      	strb	r3, [r7, #22]
            break;
 8006002:	e002      	b.n	800600a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	75bb      	strb	r3, [r7, #22]
            break;
 8006008:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800600a:	7dbb      	ldrb	r3, [r7, #22]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d119      	bne.n	8006044 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b03      	cmp	r3, #3
 800601a:	d113      	bne.n	8006044 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800601c:	7dba      	ldrb	r2, [r7, #22]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	32ae      	adds	r2, #174	@ 0xae
 8006022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00b      	beq.n	8006044 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800602c:	7dba      	ldrb	r2, [r7, #22]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006034:	7dba      	ldrb	r2, [r7, #22]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	32ae      	adds	r2, #174	@ 0xae
 800603a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006044:	68f8      	ldr	r0, [r7, #12]
 8006046:	f001 f96e 	bl	8007326 <USBD_CtlSendStatus>
 800604a:	e032      	b.n	80060b2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800604c:	7afb      	ldrb	r3, [r7, #11]
 800604e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006052:	b2db      	uxtb	r3, r3
 8006054:	4619      	mov	r1, r3
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fa41 	bl	80064de <USBD_CoreFindEP>
 800605c:	4603      	mov	r3, r0
 800605e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006060:	7dbb      	ldrb	r3, [r7, #22]
 8006062:	2bff      	cmp	r3, #255	@ 0xff
 8006064:	d025      	beq.n	80060b2 <USBD_LL_DataOutStage+0x16e>
 8006066:	7dbb      	ldrb	r3, [r7, #22]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d122      	bne.n	80060b2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b03      	cmp	r3, #3
 8006076:	d117      	bne.n	80060a8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006078:	7dba      	ldrb	r2, [r7, #22]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	32ae      	adds	r2, #174	@ 0xae
 800607e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00f      	beq.n	80060a8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006088:	7dba      	ldrb	r2, [r7, #22]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006090:	7dba      	ldrb	r2, [r7, #22]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	32ae      	adds	r2, #174	@ 0xae
 8006096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	7afa      	ldrb	r2, [r7, #11]
 800609e:	4611      	mov	r1, r2
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	4798      	blx	r3
 80060a4:	4603      	mov	r3, r0
 80060a6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80060a8:	7dfb      	ldrb	r3, [r7, #23]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80060ae:	7dfb      	ldrb	r3, [r7, #23]
 80060b0:	e000      	b.n	80060b4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3718      	adds	r7, #24
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	460b      	mov	r3, r1
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80060ca:	7afb      	ldrb	r3, [r7, #11]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d178      	bne.n	80061c2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	3314      	adds	r3, #20
 80060d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d163      	bne.n	80061a8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	8992      	ldrh	r2, [r2, #12]
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d91c      	bls.n	8006126 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	8992      	ldrh	r2, [r2, #12]
 80060f4:	1a9a      	subs	r2, r3, r2
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	8992      	ldrh	r2, [r2, #12]
 8006102:	441a      	add	r2, r3
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	6919      	ldr	r1, [r3, #16]
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	461a      	mov	r2, r3
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f001 f8c4 	bl	80072a0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006118:	2300      	movs	r3, #0
 800611a:	2200      	movs	r2, #0
 800611c:	2100      	movs	r1, #0
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	f004 fbb8 	bl	800a894 <USBD_LL_PrepareReceive>
 8006124:	e040      	b.n	80061a8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	899b      	ldrh	r3, [r3, #12]
 800612a:	461a      	mov	r2, r3
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	429a      	cmp	r2, r3
 8006132:	d11c      	bne.n	800616e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800613c:	4293      	cmp	r3, r2
 800613e:	d316      	bcc.n	800616e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800614a:	429a      	cmp	r2, r3
 800614c:	d20f      	bcs.n	800616e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800614e:	2200      	movs	r2, #0
 8006150:	2100      	movs	r1, #0
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	f001 f8a4 	bl	80072a0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006160:	2300      	movs	r3, #0
 8006162:	2200      	movs	r2, #0
 8006164:	2100      	movs	r1, #0
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f004 fb94 	bl	800a894 <USBD_LL_PrepareReceive>
 800616c:	e01c      	b.n	80061a8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b03      	cmp	r3, #3
 8006178:	d10f      	bne.n	800619a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d009      	beq.n	800619a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800619a:	2180      	movs	r1, #128	@ 0x80
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f004 facf 	bl	800a740 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f001 f8d2 	bl	800734c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d03a      	beq.n	8006228 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f7ff fe30 	bl	8005e18 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80061c0:	e032      	b.n	8006228 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80061c2:	7afb      	ldrb	r3, [r7, #11]
 80061c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	4619      	mov	r1, r3
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 f986 	bl	80064de <USBD_CoreFindEP>
 80061d2:	4603      	mov	r3, r0
 80061d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80061d6:	7dfb      	ldrb	r3, [r7, #23]
 80061d8:	2bff      	cmp	r3, #255	@ 0xff
 80061da:	d025      	beq.n	8006228 <USBD_LL_DataInStage+0x16c>
 80061dc:	7dfb      	ldrb	r3, [r7, #23]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d122      	bne.n	8006228 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	d11c      	bne.n	8006228 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80061ee:	7dfa      	ldrb	r2, [r7, #23]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	32ae      	adds	r2, #174	@ 0xae
 80061f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d014      	beq.n	8006228 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80061fe:	7dfa      	ldrb	r2, [r7, #23]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006206:	7dfa      	ldrb	r2, [r7, #23]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	32ae      	adds	r2, #174	@ 0xae
 800620c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	7afa      	ldrb	r2, [r7, #11]
 8006214:	4611      	mov	r1, r2
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	4798      	blx	r3
 800621a:	4603      	mov	r3, r0
 800621c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800621e:	7dbb      	ldrb	r3, [r7, #22]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d001      	beq.n	8006228 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006224:	7dbb      	ldrb	r3, [r7, #22]
 8006226:	e000      	b.n	800622a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3718      	adds	r7, #24
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800623a:	2300      	movs	r3, #0
 800623c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800626a:	2b00      	cmp	r3, #0
 800626c:	d014      	beq.n	8006298 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00e      	beq.n	8006298 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	6852      	ldr	r2, [r2, #4]
 8006286:	b2d2      	uxtb	r2, r2
 8006288:	4611      	mov	r1, r2
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	4798      	blx	r3
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006294:	2303      	movs	r3, #3
 8006296:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006298:	2340      	movs	r3, #64	@ 0x40
 800629a:	2200      	movs	r2, #0
 800629c:	2100      	movs	r1, #0
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f004 fa09 	bl	800a6b6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2240      	movs	r2, #64	@ 0x40
 80062b0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80062b4:	2340      	movs	r3, #64	@ 0x40
 80062b6:	2200      	movs	r2, #0
 80062b8:	2180      	movs	r1, #128	@ 0x80
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f004 f9fb 	bl	800a6b6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2240      	movs	r2, #64	@ 0x40
 80062cc:	841a      	strh	r2, [r3, #32]

  return ret;
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	460b      	mov	r3, r1
 80062e2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	78fa      	ldrb	r2, [r7, #3]
 80062e8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b04      	cmp	r3, #4
 800630a:	d006      	beq.n	800631a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006312:	b2da      	uxtb	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2204      	movs	r2, #4
 800631e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b04      	cmp	r3, #4
 8006342:	d106      	bne.n	8006352 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800634a:	b2da      	uxtb	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b03      	cmp	r3, #3
 8006372:	d110      	bne.n	8006396 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00b      	beq.n	8006396 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d005      	beq.n	8006396 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	3708      	adds	r7, #8
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	460b      	mov	r3, r1
 80063aa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	32ae      	adds	r2, #174	@ 0xae
 80063b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d101      	bne.n	80063c2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80063be:	2303      	movs	r3, #3
 80063c0:	e01c      	b.n	80063fc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	2b03      	cmp	r3, #3
 80063cc:	d115      	bne.n	80063fa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	32ae      	adds	r2, #174	@ 0xae
 80063d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	32ae      	adds	r2, #174	@ 0xae
 80063ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	78fa      	ldrb	r2, [r7, #3]
 80063f4:	4611      	mov	r1, r2
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3708      	adds	r7, #8
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	460b      	mov	r3, r1
 800640e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	32ae      	adds	r2, #174	@ 0xae
 800641a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006422:	2303      	movs	r3, #3
 8006424:	e01c      	b.n	8006460 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800642c:	b2db      	uxtb	r3, r3
 800642e:	2b03      	cmp	r3, #3
 8006430:	d115      	bne.n	800645e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	32ae      	adds	r2, #174	@ 0xae
 800643c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00b      	beq.n	800645e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	32ae      	adds	r2, #174	@ 0xae
 8006450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	78fa      	ldrb	r2, [r7, #3]
 8006458:	4611      	mov	r1, r2
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3708      	adds	r7, #8
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b084      	sub	sp, #16
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00e      	beq.n	80064ba <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6852      	ldr	r2, [r2, #4]
 80064a8:	b2d2      	uxtb	r2, r2
 80064aa:	4611      	mov	r1, r2
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	4798      	blx	r3
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80064b6:	2303      	movs	r3, #3
 80064b8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80064ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	460b      	mov	r3, r1
 80064ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80064d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80064de:	b480      	push	{r7}
 80064e0:	b083      	sub	sp, #12
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
 80064e6:	460b      	mov	r3, r1
 80064e8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80064ea:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	460b      	mov	r3, r1
 8006502:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800650c:	2300      	movs	r3, #0
 800650e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	885b      	ldrh	r3, [r3, #2]
 8006514:	b29b      	uxth	r3, r3
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	7812      	ldrb	r2, [r2, #0]
 800651a:	4293      	cmp	r3, r2
 800651c:	d91f      	bls.n	800655e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006524:	e013      	b.n	800654e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006526:	f107 030a 	add.w	r3, r7, #10
 800652a:	4619      	mov	r1, r3
 800652c:	6978      	ldr	r0, [r7, #20]
 800652e:	f000 f81b 	bl	8006568 <USBD_GetNextDesc>
 8006532:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	785b      	ldrb	r3, [r3, #1]
 8006538:	2b05      	cmp	r3, #5
 800653a:	d108      	bne.n	800654e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	789b      	ldrb	r3, [r3, #2]
 8006544:	78fa      	ldrb	r2, [r7, #3]
 8006546:	429a      	cmp	r2, r3
 8006548:	d008      	beq.n	800655c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800654a:	2300      	movs	r3, #0
 800654c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	885b      	ldrh	r3, [r3, #2]
 8006552:	b29a      	uxth	r2, r3
 8006554:	897b      	ldrh	r3, [r7, #10]
 8006556:	429a      	cmp	r2, r3
 8006558:	d8e5      	bhi.n	8006526 <USBD_GetEpDesc+0x2e>
 800655a:	e000      	b.n	800655e <USBD_GetEpDesc+0x66>
          break;
 800655c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800655e:	693b      	ldr	r3, [r7, #16]
}
 8006560:	4618      	mov	r0, r3
 8006562:	3718      	adds	r7, #24
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	881b      	ldrh	r3, [r3, #0]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	7812      	ldrb	r2, [r2, #0]
 800657e:	4413      	add	r3, r2
 8006580:	b29a      	uxth	r2, r3
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4413      	add	r3, r2
 8006590:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006592:	68fb      	ldr	r3, [r7, #12]
}
 8006594:	4618      	mov	r0, r3
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	3301      	adds	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80065be:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80065c2:	021b      	lsls	r3, r3, #8
 80065c4:	b21a      	sxth	r2, r3
 80065c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	b21b      	sxth	r3, r3
 80065ce:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80065d0:	89fb      	ldrh	r3, [r7, #14]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	371c      	adds	r7, #28
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
	...

080065e0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ea:	2300      	movs	r3, #0
 80065ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065f6:	2b40      	cmp	r3, #64	@ 0x40
 80065f8:	d005      	beq.n	8006606 <USBD_StdDevReq+0x26>
 80065fa:	2b40      	cmp	r3, #64	@ 0x40
 80065fc:	d857      	bhi.n	80066ae <USBD_StdDevReq+0xce>
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d00f      	beq.n	8006622 <USBD_StdDevReq+0x42>
 8006602:	2b20      	cmp	r3, #32
 8006604:	d153      	bne.n	80066ae <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	32ae      	adds	r2, #174	@ 0xae
 8006610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	6839      	ldr	r1, [r7, #0]
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
 800661c:	4603      	mov	r3, r0
 800661e:	73fb      	strb	r3, [r7, #15]
      break;
 8006620:	e04a      	b.n	80066b8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	785b      	ldrb	r3, [r3, #1]
 8006626:	2b09      	cmp	r3, #9
 8006628:	d83b      	bhi.n	80066a2 <USBD_StdDevReq+0xc2>
 800662a:	a201      	add	r2, pc, #4	@ (adr r2, 8006630 <USBD_StdDevReq+0x50>)
 800662c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006630:	08006685 	.word	0x08006685
 8006634:	08006699 	.word	0x08006699
 8006638:	080066a3 	.word	0x080066a3
 800663c:	0800668f 	.word	0x0800668f
 8006640:	080066a3 	.word	0x080066a3
 8006644:	08006663 	.word	0x08006663
 8006648:	08006659 	.word	0x08006659
 800664c:	080066a3 	.word	0x080066a3
 8006650:	0800667b 	.word	0x0800667b
 8006654:	0800666d 	.word	0x0800666d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006658:	6839      	ldr	r1, [r7, #0]
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fa3e 	bl	8006adc <USBD_GetDescriptor>
          break;
 8006660:	e024      	b.n	80066ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006662:	6839      	ldr	r1, [r7, #0]
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fba3 	bl	8006db0 <USBD_SetAddress>
          break;
 800666a:	e01f      	b.n	80066ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800666c:	6839      	ldr	r1, [r7, #0]
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fbe2 	bl	8006e38 <USBD_SetConfig>
 8006674:	4603      	mov	r3, r0
 8006676:	73fb      	strb	r3, [r7, #15]
          break;
 8006678:	e018      	b.n	80066ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800667a:	6839      	ldr	r1, [r7, #0]
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fc85 	bl	8006f8c <USBD_GetConfig>
          break;
 8006682:	e013      	b.n	80066ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006684:	6839      	ldr	r1, [r7, #0]
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fcb6 	bl	8006ff8 <USBD_GetStatus>
          break;
 800668c:	e00e      	b.n	80066ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800668e:	6839      	ldr	r1, [r7, #0]
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 fce5 	bl	8007060 <USBD_SetFeature>
          break;
 8006696:	e009      	b.n	80066ac <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006698:	6839      	ldr	r1, [r7, #0]
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 fd09 	bl	80070b2 <USBD_ClrFeature>
          break;
 80066a0:	e004      	b.n	80066ac <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80066a2:	6839      	ldr	r1, [r7, #0]
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fd60 	bl	800716a <USBD_CtlError>
          break;
 80066aa:	bf00      	nop
      }
      break;
 80066ac:	e004      	b.n	80066b8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80066ae:	6839      	ldr	r1, [r7, #0]
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fd5a 	bl	800716a <USBD_CtlError>
      break;
 80066b6:	bf00      	nop
  }

  return ret;
 80066b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop

080066c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80066ce:	2300      	movs	r3, #0
 80066d0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80066da:	2b40      	cmp	r3, #64	@ 0x40
 80066dc:	d005      	beq.n	80066ea <USBD_StdItfReq+0x26>
 80066de:	2b40      	cmp	r3, #64	@ 0x40
 80066e0:	d852      	bhi.n	8006788 <USBD_StdItfReq+0xc4>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <USBD_StdItfReq+0x26>
 80066e6:	2b20      	cmp	r3, #32
 80066e8:	d14e      	bne.n	8006788 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	3b01      	subs	r3, #1
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d840      	bhi.n	800677a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	889b      	ldrh	r3, [r3, #4]
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b01      	cmp	r3, #1
 8006700:	d836      	bhi.n	8006770 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	889b      	ldrh	r3, [r3, #4]
 8006706:	b2db      	uxtb	r3, r3
 8006708:	4619      	mov	r1, r3
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff feda 	bl	80064c4 <USBD_CoreFindIF>
 8006710:	4603      	mov	r3, r0
 8006712:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006714:	7bbb      	ldrb	r3, [r7, #14]
 8006716:	2bff      	cmp	r3, #255	@ 0xff
 8006718:	d01d      	beq.n	8006756 <USBD_StdItfReq+0x92>
 800671a:	7bbb      	ldrb	r3, [r7, #14]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d11a      	bne.n	8006756 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006720:	7bba      	ldrb	r2, [r7, #14]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	32ae      	adds	r2, #174	@ 0xae
 8006726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00f      	beq.n	8006750 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006730:	7bba      	ldrb	r2, [r7, #14]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006738:	7bba      	ldrb	r2, [r7, #14]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	32ae      	adds	r2, #174	@ 0xae
 800673e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	6839      	ldr	r1, [r7, #0]
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	4798      	blx	r3
 800674a:	4603      	mov	r3, r0
 800674c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800674e:	e004      	b.n	800675a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006750:	2303      	movs	r3, #3
 8006752:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006754:	e001      	b.n	800675a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006756:	2303      	movs	r3, #3
 8006758:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	88db      	ldrh	r3, [r3, #6]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d110      	bne.n	8006784 <USBD_StdItfReq+0xc0>
 8006762:	7bfb      	ldrb	r3, [r7, #15]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10d      	bne.n	8006784 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 fddc 	bl	8007326 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800676e:	e009      	b.n	8006784 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006770:	6839      	ldr	r1, [r7, #0]
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 fcf9 	bl	800716a <USBD_CtlError>
          break;
 8006778:	e004      	b.n	8006784 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800677a:	6839      	ldr	r1, [r7, #0]
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 fcf4 	bl	800716a <USBD_CtlError>
          break;
 8006782:	e000      	b.n	8006786 <USBD_StdItfReq+0xc2>
          break;
 8006784:	bf00      	nop
      }
      break;
 8006786:	e004      	b.n	8006792 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006788:	6839      	ldr	r1, [r7, #0]
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fced 	bl	800716a <USBD_CtlError>
      break;
 8006790:	bf00      	nop
  }

  return ret;
 8006792:	7bfb      	ldrb	r3, [r7, #15]
}
 8006794:	4618      	mov	r0, r3
 8006796:	3710      	adds	r7, #16
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	889b      	ldrh	r3, [r3, #4]
 80067ae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80067b8:	2b40      	cmp	r3, #64	@ 0x40
 80067ba:	d007      	beq.n	80067cc <USBD_StdEPReq+0x30>
 80067bc:	2b40      	cmp	r3, #64	@ 0x40
 80067be:	f200 8181 	bhi.w	8006ac4 <USBD_StdEPReq+0x328>
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d02a      	beq.n	800681c <USBD_StdEPReq+0x80>
 80067c6:	2b20      	cmp	r3, #32
 80067c8:	f040 817c 	bne.w	8006ac4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80067cc:	7bbb      	ldrb	r3, [r7, #14]
 80067ce:	4619      	mov	r1, r3
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f7ff fe84 	bl	80064de <USBD_CoreFindEP>
 80067d6:	4603      	mov	r3, r0
 80067d8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80067da:	7b7b      	ldrb	r3, [r7, #13]
 80067dc:	2bff      	cmp	r3, #255	@ 0xff
 80067de:	f000 8176 	beq.w	8006ace <USBD_StdEPReq+0x332>
 80067e2:	7b7b      	ldrb	r3, [r7, #13]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f040 8172 	bne.w	8006ace <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80067ea:	7b7a      	ldrb	r2, [r7, #13]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80067f2:	7b7a      	ldrb	r2, [r7, #13]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	32ae      	adds	r2, #174	@ 0xae
 80067f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f000 8165 	beq.w	8006ace <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006804:	7b7a      	ldrb	r2, [r7, #13]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	32ae      	adds	r2, #174	@ 0xae
 800680a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	6839      	ldr	r1, [r7, #0]
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	4798      	blx	r3
 8006816:	4603      	mov	r3, r0
 8006818:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800681a:	e158      	b.n	8006ace <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	785b      	ldrb	r3, [r3, #1]
 8006820:	2b03      	cmp	r3, #3
 8006822:	d008      	beq.n	8006836 <USBD_StdEPReq+0x9a>
 8006824:	2b03      	cmp	r3, #3
 8006826:	f300 8147 	bgt.w	8006ab8 <USBD_StdEPReq+0x31c>
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 809b 	beq.w	8006966 <USBD_StdEPReq+0x1ca>
 8006830:	2b01      	cmp	r3, #1
 8006832:	d03c      	beq.n	80068ae <USBD_StdEPReq+0x112>
 8006834:	e140      	b.n	8006ab8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b02      	cmp	r3, #2
 8006840:	d002      	beq.n	8006848 <USBD_StdEPReq+0xac>
 8006842:	2b03      	cmp	r3, #3
 8006844:	d016      	beq.n	8006874 <USBD_StdEPReq+0xd8>
 8006846:	e02c      	b.n	80068a2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006848:	7bbb      	ldrb	r3, [r7, #14]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00d      	beq.n	800686a <USBD_StdEPReq+0xce>
 800684e:	7bbb      	ldrb	r3, [r7, #14]
 8006850:	2b80      	cmp	r3, #128	@ 0x80
 8006852:	d00a      	beq.n	800686a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006854:	7bbb      	ldrb	r3, [r7, #14]
 8006856:	4619      	mov	r1, r3
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f003 ff71 	bl	800a740 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800685e:	2180      	movs	r1, #128	@ 0x80
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f003 ff6d 	bl	800a740 <USBD_LL_StallEP>
 8006866:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006868:	e020      	b.n	80068ac <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800686a:	6839      	ldr	r1, [r7, #0]
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 fc7c 	bl	800716a <USBD_CtlError>
              break;
 8006872:	e01b      	b.n	80068ac <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	885b      	ldrh	r3, [r3, #2]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10e      	bne.n	800689a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800687c:	7bbb      	ldrb	r3, [r7, #14]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00b      	beq.n	800689a <USBD_StdEPReq+0xfe>
 8006882:	7bbb      	ldrb	r3, [r7, #14]
 8006884:	2b80      	cmp	r3, #128	@ 0x80
 8006886:	d008      	beq.n	800689a <USBD_StdEPReq+0xfe>
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	88db      	ldrh	r3, [r3, #6]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d104      	bne.n	800689a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006890:	7bbb      	ldrb	r3, [r7, #14]
 8006892:	4619      	mov	r1, r3
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f003 ff53 	bl	800a740 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fd43 	bl	8007326 <USBD_CtlSendStatus>

              break;
 80068a0:	e004      	b.n	80068ac <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80068a2:	6839      	ldr	r1, [r7, #0]
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 fc60 	bl	800716a <USBD_CtlError>
              break;
 80068aa:	bf00      	nop
          }
          break;
 80068ac:	e109      	b.n	8006ac2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d002      	beq.n	80068c0 <USBD_StdEPReq+0x124>
 80068ba:	2b03      	cmp	r3, #3
 80068bc:	d016      	beq.n	80068ec <USBD_StdEPReq+0x150>
 80068be:	e04b      	b.n	8006958 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068c0:	7bbb      	ldrb	r3, [r7, #14]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00d      	beq.n	80068e2 <USBD_StdEPReq+0x146>
 80068c6:	7bbb      	ldrb	r3, [r7, #14]
 80068c8:	2b80      	cmp	r3, #128	@ 0x80
 80068ca:	d00a      	beq.n	80068e2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80068cc:	7bbb      	ldrb	r3, [r7, #14]
 80068ce:	4619      	mov	r1, r3
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f003 ff35 	bl	800a740 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80068d6:	2180      	movs	r1, #128	@ 0x80
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f003 ff31 	bl	800a740 <USBD_LL_StallEP>
 80068de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80068e0:	e040      	b.n	8006964 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80068e2:	6839      	ldr	r1, [r7, #0]
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 fc40 	bl	800716a <USBD_CtlError>
              break;
 80068ea:	e03b      	b.n	8006964 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	885b      	ldrh	r3, [r3, #2]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d136      	bne.n	8006962 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80068f4:	7bbb      	ldrb	r3, [r7, #14]
 80068f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d004      	beq.n	8006908 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80068fe:	7bbb      	ldrb	r3, [r7, #14]
 8006900:	4619      	mov	r1, r3
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f003 ff3b 	bl	800a77e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fd0c 	bl	8007326 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800690e:	7bbb      	ldrb	r3, [r7, #14]
 8006910:	4619      	mov	r1, r3
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7ff fde3 	bl	80064de <USBD_CoreFindEP>
 8006918:	4603      	mov	r3, r0
 800691a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800691c:	7b7b      	ldrb	r3, [r7, #13]
 800691e:	2bff      	cmp	r3, #255	@ 0xff
 8006920:	d01f      	beq.n	8006962 <USBD_StdEPReq+0x1c6>
 8006922:	7b7b      	ldrb	r3, [r7, #13]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d11c      	bne.n	8006962 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006928:	7b7a      	ldrb	r2, [r7, #13]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006930:	7b7a      	ldrb	r2, [r7, #13]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	32ae      	adds	r2, #174	@ 0xae
 8006936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d010      	beq.n	8006962 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006940:	7b7a      	ldrb	r2, [r7, #13]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	32ae      	adds	r2, #174	@ 0xae
 8006946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	6839      	ldr	r1, [r7, #0]
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	4798      	blx	r3
 8006952:	4603      	mov	r3, r0
 8006954:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006956:	e004      	b.n	8006962 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006958:	6839      	ldr	r1, [r7, #0]
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fc05 	bl	800716a <USBD_CtlError>
              break;
 8006960:	e000      	b.n	8006964 <USBD_StdEPReq+0x1c8>
              break;
 8006962:	bf00      	nop
          }
          break;
 8006964:	e0ad      	b.n	8006ac2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d002      	beq.n	8006978 <USBD_StdEPReq+0x1dc>
 8006972:	2b03      	cmp	r3, #3
 8006974:	d033      	beq.n	80069de <USBD_StdEPReq+0x242>
 8006976:	e099      	b.n	8006aac <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006978:	7bbb      	ldrb	r3, [r7, #14]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d007      	beq.n	800698e <USBD_StdEPReq+0x1f2>
 800697e:	7bbb      	ldrb	r3, [r7, #14]
 8006980:	2b80      	cmp	r3, #128	@ 0x80
 8006982:	d004      	beq.n	800698e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006984:	6839      	ldr	r1, [r7, #0]
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fbef 	bl	800716a <USBD_CtlError>
                break;
 800698c:	e093      	b.n	8006ab6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800698e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006992:	2b00      	cmp	r3, #0
 8006994:	da0b      	bge.n	80069ae <USBD_StdEPReq+0x212>
 8006996:	7bbb      	ldrb	r3, [r7, #14]
 8006998:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800699c:	4613      	mov	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	3310      	adds	r3, #16
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	4413      	add	r3, r2
 80069aa:	3304      	adds	r3, #4
 80069ac:	e00b      	b.n	80069c6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80069ae:	7bbb      	ldrb	r3, [r7, #14]
 80069b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069b4:	4613      	mov	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	4413      	add	r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	4413      	add	r3, r2
 80069c4:	3304      	adds	r3, #4
 80069c6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2200      	movs	r2, #0
 80069cc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	330e      	adds	r3, #14
 80069d2:	2202      	movs	r2, #2
 80069d4:	4619      	mov	r1, r3
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fc44 	bl	8007264 <USBD_CtlSendData>
              break;
 80069dc:	e06b      	b.n	8006ab6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80069de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	da11      	bge.n	8006a0a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80069e6:	7bbb      	ldrb	r3, [r7, #14]
 80069e8:	f003 020f 	and.w	r2, r3, #15
 80069ec:	6879      	ldr	r1, [r7, #4]
 80069ee:	4613      	mov	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	4413      	add	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	440b      	add	r3, r1
 80069f8:	3323      	adds	r3, #35	@ 0x23
 80069fa:	781b      	ldrb	r3, [r3, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d117      	bne.n	8006a30 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006a00:	6839      	ldr	r1, [r7, #0]
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 fbb1 	bl	800716a <USBD_CtlError>
                  break;
 8006a08:	e055      	b.n	8006ab6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006a0a:	7bbb      	ldrb	r3, [r7, #14]
 8006a0c:	f003 020f 	and.w	r2, r3, #15
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	4613      	mov	r3, r2
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	4413      	add	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	440b      	add	r3, r1
 8006a1c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d104      	bne.n	8006a30 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006a26:	6839      	ldr	r1, [r7, #0]
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 fb9e 	bl	800716a <USBD_CtlError>
                  break;
 8006a2e:	e042      	b.n	8006ab6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	da0b      	bge.n	8006a50 <USBD_StdEPReq+0x2b4>
 8006a38:	7bbb      	ldrb	r3, [r7, #14]
 8006a3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a3e:	4613      	mov	r3, r2
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	4413      	add	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	3310      	adds	r3, #16
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	e00b      	b.n	8006a68 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a50:	7bbb      	ldrb	r3, [r7, #14]
 8006a52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a56:	4613      	mov	r3, r2
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4413      	add	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	4413      	add	r3, r2
 8006a66:	3304      	adds	r3, #4
 8006a68:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006a6a:	7bbb      	ldrb	r3, [r7, #14]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d002      	beq.n	8006a76 <USBD_StdEPReq+0x2da>
 8006a70:	7bbb      	ldrb	r3, [r7, #14]
 8006a72:	2b80      	cmp	r3, #128	@ 0x80
 8006a74:	d103      	bne.n	8006a7e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	739a      	strb	r2, [r3, #14]
 8006a7c:	e00e      	b.n	8006a9c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006a7e:	7bbb      	ldrb	r3, [r7, #14]
 8006a80:	4619      	mov	r1, r3
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f003 fe9a 	bl	800a7bc <USBD_LL_IsStallEP>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d003      	beq.n	8006a96 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2201      	movs	r2, #1
 8006a92:	739a      	strb	r2, [r3, #14]
 8006a94:	e002      	b.n	8006a9c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	330e      	adds	r3, #14
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 fbdd 	bl	8007264 <USBD_CtlSendData>
              break;
 8006aaa:	e004      	b.n	8006ab6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006aac:	6839      	ldr	r1, [r7, #0]
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fb5b 	bl	800716a <USBD_CtlError>
              break;
 8006ab4:	bf00      	nop
          }
          break;
 8006ab6:	e004      	b.n	8006ac2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006ab8:	6839      	ldr	r1, [r7, #0]
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 fb55 	bl	800716a <USBD_CtlError>
          break;
 8006ac0:	bf00      	nop
      }
      break;
 8006ac2:	e005      	b.n	8006ad0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006ac4:	6839      	ldr	r1, [r7, #0]
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fb4f 	bl	800716a <USBD_CtlError>
      break;
 8006acc:	e000      	b.n	8006ad0 <USBD_StdEPReq+0x334>
      break;
 8006ace:	bf00      	nop
  }

  return ret;
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
	...

08006adc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006aea:	2300      	movs	r3, #0
 8006aec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006aee:	2300      	movs	r3, #0
 8006af0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	885b      	ldrh	r3, [r3, #2]
 8006af6:	0a1b      	lsrs	r3, r3, #8
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	3b01      	subs	r3, #1
 8006afc:	2b06      	cmp	r3, #6
 8006afe:	f200 8128 	bhi.w	8006d52 <USBD_GetDescriptor+0x276>
 8006b02:	a201      	add	r2, pc, #4	@ (adr r2, 8006b08 <USBD_GetDescriptor+0x2c>)
 8006b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b08:	08006b25 	.word	0x08006b25
 8006b0c:	08006b3d 	.word	0x08006b3d
 8006b10:	08006b7d 	.word	0x08006b7d
 8006b14:	08006d53 	.word	0x08006d53
 8006b18:	08006d53 	.word	0x08006d53
 8006b1c:	08006cf3 	.word	0x08006cf3
 8006b20:	08006d1f 	.word	0x08006d1f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	7c12      	ldrb	r2, [r2, #16]
 8006b30:	f107 0108 	add.w	r1, r7, #8
 8006b34:	4610      	mov	r0, r2
 8006b36:	4798      	blx	r3
 8006b38:	60f8      	str	r0, [r7, #12]
      break;
 8006b3a:	e112      	b.n	8006d62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	7c1b      	ldrb	r3, [r3, #16]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10d      	bne.n	8006b60 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b4c:	f107 0208 	add.w	r2, r7, #8
 8006b50:	4610      	mov	r0, r2
 8006b52:	4798      	blx	r3
 8006b54:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	3301      	adds	r3, #1
 8006b5a:	2202      	movs	r2, #2
 8006b5c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006b5e:	e100      	b.n	8006d62 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b68:	f107 0208 	add.w	r2, r7, #8
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	4798      	blx	r3
 8006b70:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	3301      	adds	r3, #1
 8006b76:	2202      	movs	r2, #2
 8006b78:	701a      	strb	r2, [r3, #0]
      break;
 8006b7a:	e0f2      	b.n	8006d62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	885b      	ldrh	r3, [r3, #2]
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b05      	cmp	r3, #5
 8006b84:	f200 80ac 	bhi.w	8006ce0 <USBD_GetDescriptor+0x204>
 8006b88:	a201      	add	r2, pc, #4	@ (adr r2, 8006b90 <USBD_GetDescriptor+0xb4>)
 8006b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8e:	bf00      	nop
 8006b90:	08006ba9 	.word	0x08006ba9
 8006b94:	08006bdd 	.word	0x08006bdd
 8006b98:	08006c11 	.word	0x08006c11
 8006b9c:	08006c45 	.word	0x08006c45
 8006ba0:	08006c79 	.word	0x08006c79
 8006ba4:	08006cad 	.word	0x08006cad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00b      	beq.n	8006bcc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	7c12      	ldrb	r2, [r2, #16]
 8006bc0:	f107 0108 	add.w	r1, r7, #8
 8006bc4:	4610      	mov	r0, r2
 8006bc6:	4798      	blx	r3
 8006bc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bca:	e091      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006bcc:	6839      	ldr	r1, [r7, #0]
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 facb 	bl	800716a <USBD_CtlError>
            err++;
 8006bd4:	7afb      	ldrb	r3, [r7, #11]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	72fb      	strb	r3, [r7, #11]
          break;
 8006bda:	e089      	b.n	8006cf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00b      	beq.n	8006c00 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	7c12      	ldrb	r2, [r2, #16]
 8006bf4:	f107 0108 	add.w	r1, r7, #8
 8006bf8:	4610      	mov	r0, r2
 8006bfa:	4798      	blx	r3
 8006bfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bfe:	e077      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c00:	6839      	ldr	r1, [r7, #0]
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fab1 	bl	800716a <USBD_CtlError>
            err++;
 8006c08:	7afb      	ldrb	r3, [r7, #11]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	72fb      	strb	r3, [r7, #11]
          break;
 8006c0e:	e06f      	b.n	8006cf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00b      	beq.n	8006c34 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	7c12      	ldrb	r2, [r2, #16]
 8006c28:	f107 0108 	add.w	r1, r7, #8
 8006c2c:	4610      	mov	r0, r2
 8006c2e:	4798      	blx	r3
 8006c30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c32:	e05d      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c34:	6839      	ldr	r1, [r7, #0]
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 fa97 	bl	800716a <USBD_CtlError>
            err++;
 8006c3c:	7afb      	ldrb	r3, [r7, #11]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	72fb      	strb	r3, [r7, #11]
          break;
 8006c42:	e055      	b.n	8006cf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d00b      	beq.n	8006c68 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	7c12      	ldrb	r2, [r2, #16]
 8006c5c:	f107 0108 	add.w	r1, r7, #8
 8006c60:	4610      	mov	r0, r2
 8006c62:	4798      	blx	r3
 8006c64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c66:	e043      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c68:	6839      	ldr	r1, [r7, #0]
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 fa7d 	bl	800716a <USBD_CtlError>
            err++;
 8006c70:	7afb      	ldrb	r3, [r7, #11]
 8006c72:	3301      	adds	r3, #1
 8006c74:	72fb      	strb	r3, [r7, #11]
          break;
 8006c76:	e03b      	b.n	8006cf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c7e:	695b      	ldr	r3, [r3, #20]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00b      	beq.n	8006c9c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c8a:	695b      	ldr	r3, [r3, #20]
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	7c12      	ldrb	r2, [r2, #16]
 8006c90:	f107 0108 	add.w	r1, r7, #8
 8006c94:	4610      	mov	r0, r2
 8006c96:	4798      	blx	r3
 8006c98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c9a:	e029      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c9c:	6839      	ldr	r1, [r7, #0]
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fa63 	bl	800716a <USBD_CtlError>
            err++;
 8006ca4:	7afb      	ldrb	r3, [r7, #11]
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	72fb      	strb	r3, [r7, #11]
          break;
 8006caa:	e021      	b.n	8006cf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00b      	beq.n	8006cd0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	7c12      	ldrb	r2, [r2, #16]
 8006cc4:	f107 0108 	add.w	r1, r7, #8
 8006cc8:	4610      	mov	r0, r2
 8006cca:	4798      	blx	r3
 8006ccc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cce:	e00f      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006cd0:	6839      	ldr	r1, [r7, #0]
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 fa49 	bl	800716a <USBD_CtlError>
            err++;
 8006cd8:	7afb      	ldrb	r3, [r7, #11]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	72fb      	strb	r3, [r7, #11]
          break;
 8006cde:	e007      	b.n	8006cf0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006ce0:	6839      	ldr	r1, [r7, #0]
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 fa41 	bl	800716a <USBD_CtlError>
          err++;
 8006ce8:	7afb      	ldrb	r3, [r7, #11]
 8006cea:	3301      	adds	r3, #1
 8006cec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006cee:	bf00      	nop
      }
      break;
 8006cf0:	e037      	b.n	8006d62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	7c1b      	ldrb	r3, [r3, #16]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d109      	bne.n	8006d0e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d02:	f107 0208 	add.w	r2, r7, #8
 8006d06:	4610      	mov	r0, r2
 8006d08:	4798      	blx	r3
 8006d0a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d0c:	e029      	b.n	8006d62 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006d0e:	6839      	ldr	r1, [r7, #0]
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 fa2a 	bl	800716a <USBD_CtlError>
        err++;
 8006d16:	7afb      	ldrb	r3, [r7, #11]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	72fb      	strb	r3, [r7, #11]
      break;
 8006d1c:	e021      	b.n	8006d62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	7c1b      	ldrb	r3, [r3, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10d      	bne.n	8006d42 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2e:	f107 0208 	add.w	r2, r7, #8
 8006d32:	4610      	mov	r0, r2
 8006d34:	4798      	blx	r3
 8006d36:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	2207      	movs	r2, #7
 8006d3e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d40:	e00f      	b.n	8006d62 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006d42:	6839      	ldr	r1, [r7, #0]
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 fa10 	bl	800716a <USBD_CtlError>
        err++;
 8006d4a:	7afb      	ldrb	r3, [r7, #11]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	72fb      	strb	r3, [r7, #11]
      break;
 8006d50:	e007      	b.n	8006d62 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006d52:	6839      	ldr	r1, [r7, #0]
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 fa08 	bl	800716a <USBD_CtlError>
      err++;
 8006d5a:	7afb      	ldrb	r3, [r7, #11]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	72fb      	strb	r3, [r7, #11]
      break;
 8006d60:	bf00      	nop
  }

  if (err != 0U)
 8006d62:	7afb      	ldrb	r3, [r7, #11]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d11e      	bne.n	8006da6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	88db      	ldrh	r3, [r3, #6]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d016      	beq.n	8006d9e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006d70:	893b      	ldrh	r3, [r7, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00e      	beq.n	8006d94 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	88da      	ldrh	r2, [r3, #6]
 8006d7a:	893b      	ldrh	r3, [r7, #8]
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	bf28      	it	cs
 8006d80:	4613      	movcs	r3, r2
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006d86:	893b      	ldrh	r3, [r7, #8]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	68f9      	ldr	r1, [r7, #12]
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 fa69 	bl	8007264 <USBD_CtlSendData>
 8006d92:	e009      	b.n	8006da8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006d94:	6839      	ldr	r1, [r7, #0]
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 f9e7 	bl	800716a <USBD_CtlError>
 8006d9c:	e004      	b.n	8006da8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fac1 	bl	8007326 <USBD_CtlSendStatus>
 8006da4:	e000      	b.n	8006da8 <USBD_GetDescriptor+0x2cc>
    return;
 8006da6:	bf00      	nop
  }
}
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop

08006db0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	889b      	ldrh	r3, [r3, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d131      	bne.n	8006e26 <USBD_SetAddress+0x76>
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	88db      	ldrh	r3, [r3, #6]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d12d      	bne.n	8006e26 <USBD_SetAddress+0x76>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	885b      	ldrh	r3, [r3, #2]
 8006dce:	2b7f      	cmp	r3, #127	@ 0x7f
 8006dd0:	d829      	bhi.n	8006e26 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	885b      	ldrh	r3, [r3, #2]
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ddc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b03      	cmp	r3, #3
 8006de8:	d104      	bne.n	8006df4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006dea:	6839      	ldr	r1, [r7, #0]
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 f9bc 	bl	800716a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006df2:	e01d      	b.n	8006e30 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	7bfa      	ldrb	r2, [r7, #15]
 8006df8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f003 fd07 	bl	800a814 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fa8d 	bl	8007326 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006e0c:	7bfb      	ldrb	r3, [r7, #15]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d004      	beq.n	8006e1c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2202      	movs	r2, #2
 8006e16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e1a:	e009      	b.n	8006e30 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e24:	e004      	b.n	8006e30 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006e26:	6839      	ldr	r1, [r7, #0]
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 f99e 	bl	800716a <USBD_CtlError>
  }
}
 8006e2e:	bf00      	nop
 8006e30:	bf00      	nop
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	885b      	ldrh	r3, [r3, #2]
 8006e4a:	b2da      	uxtb	r2, r3
 8006e4c:	4b4e      	ldr	r3, [pc, #312]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006e4e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006e50:	4b4d      	ldr	r3, [pc, #308]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d905      	bls.n	8006e64 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f985 	bl	800716a <USBD_CtlError>
    return USBD_FAIL;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e08c      	b.n	8006f7e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d002      	beq.n	8006e76 <USBD_SetConfig+0x3e>
 8006e70:	2b03      	cmp	r3, #3
 8006e72:	d029      	beq.n	8006ec8 <USBD_SetConfig+0x90>
 8006e74:	e075      	b.n	8006f62 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006e76:	4b44      	ldr	r3, [pc, #272]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d020      	beq.n	8006ec0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006e7e:	4b42      	ldr	r3, [pc, #264]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	461a      	mov	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006e88:	4b3f      	ldr	r3, [pc, #252]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7fe ffcd 	bl	8005e2e <USBD_SetClassConfig>
 8006e94:	4603      	mov	r3, r0
 8006e96:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006e98:	7bfb      	ldrb	r3, [r7, #15]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d008      	beq.n	8006eb0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006e9e:	6839      	ldr	r1, [r7, #0]
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f962 	bl	800716a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006eae:	e065      	b.n	8006f7c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 fa38 	bl	8007326 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2203      	movs	r2, #3
 8006eba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006ebe:	e05d      	b.n	8006f7c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fa30 	bl	8007326 <USBD_CtlSendStatus>
      break;
 8006ec6:	e059      	b.n	8006f7c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d112      	bne.n	8006ef6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	461a      	mov	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006ee2:	4b29      	ldr	r3, [pc, #164]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f7fe ffbc 	bl	8005e66 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fa19 	bl	8007326 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006ef4:	e042      	b.n	8006f7c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006ef6:	4b24      	ldr	r3, [pc, #144]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	461a      	mov	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d02a      	beq.n	8006f5a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7fe ffaa 	bl	8005e66 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006f12:	4b1d      	ldr	r3, [pc, #116]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	461a      	mov	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	4619      	mov	r1, r3
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f7fe ff83 	bl	8005e2e <USBD_SetClassConfig>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006f2c:	7bfb      	ldrb	r3, [r7, #15]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00f      	beq.n	8006f52 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006f32:	6839      	ldr	r1, [r7, #0]
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 f918 	bl	800716a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	4619      	mov	r1, r3
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7fe ff8f 	bl	8005e66 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006f50:	e014      	b.n	8006f7c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f9e7 	bl	8007326 <USBD_CtlSendStatus>
      break;
 8006f58:	e010      	b.n	8006f7c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f9e3 	bl	8007326 <USBD_CtlSendStatus>
      break;
 8006f60:	e00c      	b.n	8006f7c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006f62:	6839      	ldr	r1, [r7, #0]
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 f900 	bl	800716a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006f6a:	4b07      	ldr	r3, [pc, #28]	@ (8006f88 <USBD_SetConfig+0x150>)
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	4619      	mov	r1, r3
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f7fe ff78 	bl	8005e66 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006f76:	2303      	movs	r3, #3
 8006f78:	73fb      	strb	r3, [r7, #15]
      break;
 8006f7a:	bf00      	nop
  }

  return ret;
 8006f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop
 8006f88:	2000030c 	.word	0x2000030c

08006f8c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	88db      	ldrh	r3, [r3, #6]
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d004      	beq.n	8006fa8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006f9e:	6839      	ldr	r1, [r7, #0]
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f8e2 	bl	800716a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006fa6:	e023      	b.n	8006ff0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b02      	cmp	r3, #2
 8006fb2:	dc02      	bgt.n	8006fba <USBD_GetConfig+0x2e>
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	dc03      	bgt.n	8006fc0 <USBD_GetConfig+0x34>
 8006fb8:	e015      	b.n	8006fe6 <USBD_GetConfig+0x5a>
 8006fba:	2b03      	cmp	r3, #3
 8006fbc:	d00b      	beq.n	8006fd6 <USBD_GetConfig+0x4a>
 8006fbe:	e012      	b.n	8006fe6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	3308      	adds	r3, #8
 8006fca:	2201      	movs	r2, #1
 8006fcc:	4619      	mov	r1, r3
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f948 	bl	8007264 <USBD_CtlSendData>
        break;
 8006fd4:	e00c      	b.n	8006ff0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	3304      	adds	r3, #4
 8006fda:	2201      	movs	r2, #1
 8006fdc:	4619      	mov	r1, r3
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f940 	bl	8007264 <USBD_CtlSendData>
        break;
 8006fe4:	e004      	b.n	8006ff0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006fe6:	6839      	ldr	r1, [r7, #0]
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 f8be 	bl	800716a <USBD_CtlError>
        break;
 8006fee:	bf00      	nop
}
 8006ff0:	bf00      	nop
 8006ff2:	3708      	adds	r7, #8
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007008:	b2db      	uxtb	r3, r3
 800700a:	3b01      	subs	r3, #1
 800700c:	2b02      	cmp	r3, #2
 800700e:	d81e      	bhi.n	800704e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	88db      	ldrh	r3, [r3, #6]
 8007014:	2b02      	cmp	r3, #2
 8007016:	d004      	beq.n	8007022 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007018:	6839      	ldr	r1, [r7, #0]
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f8a5 	bl	800716a <USBD_CtlError>
        break;
 8007020:	e01a      	b.n	8007058 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2201      	movs	r2, #1
 8007026:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800702e:	2b00      	cmp	r3, #0
 8007030:	d005      	beq.n	800703e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f043 0202 	orr.w	r2, r3, #2
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	330c      	adds	r3, #12
 8007042:	2202      	movs	r2, #2
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f90c 	bl	8007264 <USBD_CtlSendData>
      break;
 800704c:	e004      	b.n	8007058 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800704e:	6839      	ldr	r1, [r7, #0]
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f88a 	bl	800716a <USBD_CtlError>
      break;
 8007056:	bf00      	nop
  }
}
 8007058:	bf00      	nop
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	885b      	ldrh	r3, [r3, #2]
 800706e:	2b01      	cmp	r3, #1
 8007070:	d107      	bne.n	8007082 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2201      	movs	r2, #1
 8007076:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f953 	bl	8007326 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007080:	e013      	b.n	80070aa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	885b      	ldrh	r3, [r3, #2]
 8007086:	2b02      	cmp	r3, #2
 8007088:	d10b      	bne.n	80070a2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	889b      	ldrh	r3, [r3, #4]
 800708e:	0a1b      	lsrs	r3, r3, #8
 8007090:	b29b      	uxth	r3, r3
 8007092:	b2da      	uxtb	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f943 	bl	8007326 <USBD_CtlSendStatus>
}
 80070a0:	e003      	b.n	80070aa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80070a2:	6839      	ldr	r1, [r7, #0]
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 f860 	bl	800716a <USBD_CtlError>
}
 80070aa:	bf00      	nop
 80070ac:	3708      	adds	r7, #8
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b082      	sub	sp, #8
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
 80070ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	3b01      	subs	r3, #1
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d80b      	bhi.n	80070e2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	885b      	ldrh	r3, [r3, #2]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d10c      	bne.n	80070ec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f923 	bl	8007326 <USBD_CtlSendStatus>
      }
      break;
 80070e0:	e004      	b.n	80070ec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80070e2:	6839      	ldr	r1, [r7, #0]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 f840 	bl	800716a <USBD_CtlError>
      break;
 80070ea:	e000      	b.n	80070ee <USBD_ClrFeature+0x3c>
      break;
 80070ec:	bf00      	nop
  }
}
 80070ee:	bf00      	nop
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b084      	sub	sp, #16
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
 80070fe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	781a      	ldrb	r2, [r3, #0]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	3301      	adds	r3, #1
 8007110:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	781a      	ldrb	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	3301      	adds	r3, #1
 800711e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f7ff fa3d 	bl	80065a0 <SWAPBYTE>
 8007126:	4603      	mov	r3, r0
 8007128:	461a      	mov	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	3301      	adds	r3, #1
 8007132:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	3301      	adds	r3, #1
 8007138:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800713a:	68f8      	ldr	r0, [r7, #12]
 800713c:	f7ff fa30 	bl	80065a0 <SWAPBYTE>
 8007140:	4603      	mov	r3, r0
 8007142:	461a      	mov	r2, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	3301      	adds	r3, #1
 800714c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	3301      	adds	r3, #1
 8007152:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f7ff fa23 	bl	80065a0 <SWAPBYTE>
 800715a:	4603      	mov	r3, r0
 800715c:	461a      	mov	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	80da      	strh	r2, [r3, #6]
}
 8007162:	bf00      	nop
 8007164:	3710      	adds	r7, #16
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b082      	sub	sp, #8
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
 8007172:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007174:	2180      	movs	r1, #128	@ 0x80
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f003 fae2 	bl	800a740 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800717c:	2100      	movs	r1, #0
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f003 fade 	bl	800a740 <USBD_LL_StallEP>
}
 8007184:	bf00      	nop
 8007186:	3708      	adds	r7, #8
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007198:	2300      	movs	r3, #0
 800719a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d042      	beq.n	8007228 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80071a6:	6938      	ldr	r0, [r7, #16]
 80071a8:	f000 f842 	bl	8007230 <USBD_GetLen>
 80071ac:	4603      	mov	r3, r0
 80071ae:	3301      	adds	r3, #1
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071b6:	d808      	bhi.n	80071ca <USBD_GetString+0x3e>
 80071b8:	6938      	ldr	r0, [r7, #16]
 80071ba:	f000 f839 	bl	8007230 <USBD_GetLen>
 80071be:	4603      	mov	r3, r0
 80071c0:	3301      	adds	r3, #1
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	e001      	b.n	80071ce <USBD_GetString+0x42>
 80071ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80071d2:	7dfb      	ldrb	r3, [r7, #23]
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	4413      	add	r3, r2
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	7812      	ldrb	r2, [r2, #0]
 80071dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80071de:	7dfb      	ldrb	r3, [r7, #23]
 80071e0:	3301      	adds	r3, #1
 80071e2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80071e4:	7dfb      	ldrb	r3, [r7, #23]
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	4413      	add	r3, r2
 80071ea:	2203      	movs	r2, #3
 80071ec:	701a      	strb	r2, [r3, #0]
  idx++;
 80071ee:	7dfb      	ldrb	r3, [r7, #23]
 80071f0:	3301      	adds	r3, #1
 80071f2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80071f4:	e013      	b.n	800721e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80071f6:	7dfb      	ldrb	r3, [r7, #23]
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	4413      	add	r3, r2
 80071fc:	693a      	ldr	r2, [r7, #16]
 80071fe:	7812      	ldrb	r2, [r2, #0]
 8007200:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	3301      	adds	r3, #1
 8007206:	613b      	str	r3, [r7, #16]
    idx++;
 8007208:	7dfb      	ldrb	r3, [r7, #23]
 800720a:	3301      	adds	r3, #1
 800720c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800720e:	7dfb      	ldrb	r3, [r7, #23]
 8007210:	68ba      	ldr	r2, [r7, #8]
 8007212:	4413      	add	r3, r2
 8007214:	2200      	movs	r2, #0
 8007216:	701a      	strb	r2, [r3, #0]
    idx++;
 8007218:	7dfb      	ldrb	r3, [r7, #23]
 800721a:	3301      	adds	r3, #1
 800721c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1e7      	bne.n	80071f6 <USBD_GetString+0x6a>
 8007226:	e000      	b.n	800722a <USBD_GetString+0x9e>
    return;
 8007228:	bf00      	nop
  }
}
 800722a:	3718      	adds	r7, #24
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007238:	2300      	movs	r3, #0
 800723a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007240:	e005      	b.n	800724e <USBD_GetLen+0x1e>
  {
    len++;
 8007242:	7bfb      	ldrb	r3, [r7, #15]
 8007244:	3301      	adds	r3, #1
 8007246:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	3301      	adds	r3, #1
 800724c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1f5      	bne.n	8007242 <USBD_GetLen+0x12>
  }

  return len;
 8007256:	7bfb      	ldrb	r3, [r7, #15]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3714      	adds	r7, #20
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2202      	movs	r2, #2
 8007274:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	68ba      	ldr	r2, [r7, #8]
 800728e:	2100      	movs	r1, #0
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f003 fade 	bl	800a852 <USBD_LL_Transmit>

  return USBD_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	68ba      	ldr	r2, [r7, #8]
 80072b0:	2100      	movs	r1, #0
 80072b2:	68f8      	ldr	r0, [r7, #12]
 80072b4:	f003 facd 	bl	800a852 <USBD_LL_Transmit>

  return USBD_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3710      	adds	r7, #16
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b084      	sub	sp, #16
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	60f8      	str	r0, [r7, #12]
 80072ca:	60b9      	str	r1, [r7, #8]
 80072cc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2203      	movs	r2, #3
 80072d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	2100      	movs	r1, #0
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f003 facd 	bl	800a894 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3710      	adds	r7, #16
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b084      	sub	sp, #16
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	2100      	movs	r1, #0
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	f003 fabc 	bl	800a894 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b082      	sub	sp, #8
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2204      	movs	r2, #4
 8007332:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007336:	2300      	movs	r3, #0
 8007338:	2200      	movs	r2, #0
 800733a:	2100      	movs	r1, #0
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f003 fa88 	bl	800a852 <USBD_LL_Transmit>

  return USBD_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2205      	movs	r2, #5
 8007358:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800735c:	2300      	movs	r3, #0
 800735e:	2200      	movs	r2, #0
 8007360:	2100      	movs	r1, #0
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f003 fa96 	bl	800a894 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
	...

08007374 <__NVIC_SetPriority>:
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	4603      	mov	r3, r0
 800737c:	6039      	str	r1, [r7, #0]
 800737e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007384:	2b00      	cmp	r3, #0
 8007386:	db0a      	blt.n	800739e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	b2da      	uxtb	r2, r3
 800738c:	490c      	ldr	r1, [pc, #48]	@ (80073c0 <__NVIC_SetPriority+0x4c>)
 800738e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007392:	0112      	lsls	r2, r2, #4
 8007394:	b2d2      	uxtb	r2, r2
 8007396:	440b      	add	r3, r1
 8007398:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800739c:	e00a      	b.n	80073b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	b2da      	uxtb	r2, r3
 80073a2:	4908      	ldr	r1, [pc, #32]	@ (80073c4 <__NVIC_SetPriority+0x50>)
 80073a4:	79fb      	ldrb	r3, [r7, #7]
 80073a6:	f003 030f 	and.w	r3, r3, #15
 80073aa:	3b04      	subs	r3, #4
 80073ac:	0112      	lsls	r2, r2, #4
 80073ae:	b2d2      	uxtb	r2, r2
 80073b0:	440b      	add	r3, r1
 80073b2:	761a      	strb	r2, [r3, #24]
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	e000e100 	.word	0xe000e100
 80073c4:	e000ed00 	.word	0xe000ed00

080073c8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80073c8:	b580      	push	{r7, lr}
 80073ca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80073cc:	4b05      	ldr	r3, [pc, #20]	@ (80073e4 <SysTick_Handler+0x1c>)
 80073ce:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80073d0:	f001 fd46 	bl	8008e60 <xTaskGetSchedulerState>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d001      	beq.n	80073de <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80073da:	f002 fb3d 	bl	8009a58 <xPortSysTickHandler>
  }
}
 80073de:	bf00      	nop
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	e000e010 	.word	0xe000e010

080073e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80073e8:	b580      	push	{r7, lr}
 80073ea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80073ec:	2100      	movs	r1, #0
 80073ee:	f06f 0004 	mvn.w	r0, #4
 80073f2:	f7ff ffbf 	bl	8007374 <__NVIC_SetPriority>
#endif
}
 80073f6:	bf00      	nop
 80073f8:	bd80      	pop	{r7, pc}
	...

080073fc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007402:	f3ef 8305 	mrs	r3, IPSR
 8007406:	603b      	str	r3, [r7, #0]
  return(result);
 8007408:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800740a:	2b00      	cmp	r3, #0
 800740c:	d003      	beq.n	8007416 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800740e:	f06f 0305 	mvn.w	r3, #5
 8007412:	607b      	str	r3, [r7, #4]
 8007414:	e00c      	b.n	8007430 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007416:	4b0a      	ldr	r3, [pc, #40]	@ (8007440 <osKernelInitialize+0x44>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d105      	bne.n	800742a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800741e:	4b08      	ldr	r3, [pc, #32]	@ (8007440 <osKernelInitialize+0x44>)
 8007420:	2201      	movs	r2, #1
 8007422:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007424:	2300      	movs	r3, #0
 8007426:	607b      	str	r3, [r7, #4]
 8007428:	e002      	b.n	8007430 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800742a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800742e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007430:	687b      	ldr	r3, [r7, #4]
}
 8007432:	4618      	mov	r0, r3
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	20000310 	.word	0x20000310

08007444 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800744a:	f3ef 8305 	mrs	r3, IPSR
 800744e:	603b      	str	r3, [r7, #0]
  return(result);
 8007450:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007456:	f06f 0305 	mvn.w	r3, #5
 800745a:	607b      	str	r3, [r7, #4]
 800745c:	e010      	b.n	8007480 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800745e:	4b0b      	ldr	r3, [pc, #44]	@ (800748c <osKernelStart+0x48>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d109      	bne.n	800747a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007466:	f7ff ffbf 	bl	80073e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800746a:	4b08      	ldr	r3, [pc, #32]	@ (800748c <osKernelStart+0x48>)
 800746c:	2202      	movs	r2, #2
 800746e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007470:	f001 f892 	bl	8008598 <vTaskStartScheduler>
      stat = osOK;
 8007474:	2300      	movs	r3, #0
 8007476:	607b      	str	r3, [r7, #4]
 8007478:	e002      	b.n	8007480 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800747a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800747e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007480:	687b      	ldr	r3, [r7, #4]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3708      	adds	r7, #8
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	20000310 	.word	0x20000310

08007490 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007490:	b580      	push	{r7, lr}
 8007492:	b08e      	sub	sp, #56	@ 0x38
 8007494:	af04      	add	r7, sp, #16
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800749c:	2300      	movs	r3, #0
 800749e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074a0:	f3ef 8305 	mrs	r3, IPSR
 80074a4:	617b      	str	r3, [r7, #20]
  return(result);
 80074a6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d17e      	bne.n	80075aa <osThreadNew+0x11a>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d07b      	beq.n	80075aa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80074b2:	2380      	movs	r3, #128	@ 0x80
 80074b4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80074b6:	2318      	movs	r3, #24
 80074b8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80074ba:	2300      	movs	r3, #0
 80074bc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80074be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80074c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d045      	beq.n	8007556 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d002      	beq.n	80074d8 <osThreadNew+0x48>
        name = attr->name;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d008      	beq.n	80074fe <osThreadNew+0x6e>
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	2b38      	cmp	r3, #56	@ 0x38
 80074f0:	d805      	bhi.n	80074fe <osThreadNew+0x6e>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <osThreadNew+0x72>
        return (NULL);
 80074fe:	2300      	movs	r3, #0
 8007500:	e054      	b.n	80075ac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	695b      	ldr	r3, [r3, #20]
 800750e:	089b      	lsrs	r3, r3, #2
 8007510:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00e      	beq.n	8007538 <osThreadNew+0xa8>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	2ba7      	cmp	r3, #167	@ 0xa7
 8007520:	d90a      	bls.n	8007538 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007526:	2b00      	cmp	r3, #0
 8007528:	d006      	beq.n	8007538 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d002      	beq.n	8007538 <osThreadNew+0xa8>
        mem = 1;
 8007532:	2301      	movs	r3, #1
 8007534:	61bb      	str	r3, [r7, #24]
 8007536:	e010      	b.n	800755a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d10c      	bne.n	800755a <osThreadNew+0xca>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d108      	bne.n	800755a <osThreadNew+0xca>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d104      	bne.n	800755a <osThreadNew+0xca>
          mem = 0;
 8007550:	2300      	movs	r3, #0
 8007552:	61bb      	str	r3, [r7, #24]
 8007554:	e001      	b.n	800755a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d110      	bne.n	8007582 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007568:	9202      	str	r2, [sp, #8]
 800756a:	9301      	str	r3, [sp, #4]
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	6a3a      	ldr	r2, [r7, #32]
 8007574:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f000 fe1a 	bl	80081b0 <xTaskCreateStatic>
 800757c:	4603      	mov	r3, r0
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	e013      	b.n	80075aa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d110      	bne.n	80075aa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	b29a      	uxth	r2, r3
 800758c:	f107 0310 	add.w	r3, r7, #16
 8007590:	9301      	str	r3, [sp, #4]
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f000 fe68 	bl	8008270 <xTaskCreate>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d001      	beq.n	80075aa <osThreadNew+0x11a>
            hTask = NULL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80075aa:	693b      	ldr	r3, [r7, #16]
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3728      	adds	r7, #40	@ 0x28
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075bc:	f3ef 8305 	mrs	r3, IPSR
 80075c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80075c2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <osDelay+0x1c>
    stat = osErrorISR;
 80075c8:	f06f 0305 	mvn.w	r3, #5
 80075cc:	60fb      	str	r3, [r7, #12]
 80075ce:	e007      	b.n	80075e0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d002      	beq.n	80075e0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 ffa6 	bl	800852c <vTaskDelay>
    }
  }

  return (stat);
 80075e0:	68fb      	ldr	r3, [r7, #12]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
	...

080075ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4a07      	ldr	r2, [pc, #28]	@ (8007618 <vApplicationGetIdleTaskMemory+0x2c>)
 80075fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	4a06      	ldr	r2, [pc, #24]	@ (800761c <vApplicationGetIdleTaskMemory+0x30>)
 8007602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2280      	movs	r2, #128	@ 0x80
 8007608:	601a      	str	r2, [r3, #0]
}
 800760a:	bf00      	nop
 800760c:	3714      	adds	r7, #20
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	20000314 	.word	0x20000314
 800761c:	200003bc 	.word	0x200003bc

08007620 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	4a07      	ldr	r2, [pc, #28]	@ (800764c <vApplicationGetTimerTaskMemory+0x2c>)
 8007630:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	4a06      	ldr	r2, [pc, #24]	@ (8007650 <vApplicationGetTimerTaskMemory+0x30>)
 8007636:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800763e:	601a      	str	r2, [r3, #0]
}
 8007640:	bf00      	nop
 8007642:	3714      	adds	r7, #20
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	200005bc 	.word	0x200005bc
 8007650:	20000664 	.word	0x20000664

08007654 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f103 0208 	add.w	r2, r3, #8
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800766c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f103 0208 	add.w	r2, r3, #8
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f103 0208 	add.w	r2, r3, #8
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80076a2:	bf00      	nop
 80076a4:	370c      	adds	r7, #12
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076ae:	b480      	push	{r7}
 80076b0:	b085      	sub	sp, #20
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	683a      	ldr	r2, [r7, #0]
 80076d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	683a      	ldr	r2, [r7, #0]
 80076d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	1c5a      	adds	r2, r3, #1
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	601a      	str	r2, [r3, #0]
}
 80076ea:	bf00      	nop
 80076ec:	3714      	adds	r7, #20
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076f6:	b480      	push	{r7}
 80076f8:	b085      	sub	sp, #20
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
 80076fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800770c:	d103      	bne.n	8007716 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	60fb      	str	r3, [r7, #12]
 8007714:	e00c      	b.n	8007730 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	3308      	adds	r3, #8
 800771a:	60fb      	str	r3, [r7, #12]
 800771c:	e002      	b.n	8007724 <vListInsert+0x2e>
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	60fb      	str	r3, [r7, #12]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	429a      	cmp	r2, r3
 800772e:	d2f6      	bcs.n	800771e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	683a      	ldr	r2, [r7, #0]
 800773e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	683a      	ldr	r2, [r7, #0]
 800774a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	601a      	str	r2, [r3, #0]
}
 800775c:	bf00      	nop
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007768:	b480      	push	{r7}
 800776a:	b085      	sub	sp, #20
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	6892      	ldr	r2, [r2, #8]
 800777e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	6852      	ldr	r2, [r2, #4]
 8007788:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	429a      	cmp	r2, r3
 8007792:	d103      	bne.n	800779c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	689a      	ldr	r2, [r3, #8]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	1e5a      	subs	r2, r3, #1
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10b      	bne.n	80077e8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077e2:	bf00      	nop
 80077e4:	bf00      	nop
 80077e6:	e7fd      	b.n	80077e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80077e8:	f002 f8a6 	bl	8009938 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077f4:	68f9      	ldr	r1, [r7, #12]
 80077f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077f8:	fb01 f303 	mul.w	r3, r1, r3
 80077fc:	441a      	add	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007818:	3b01      	subs	r3, #1
 800781a:	68f9      	ldr	r1, [r7, #12]
 800781c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800781e:	fb01 f303 	mul.w	r3, r1, r3
 8007822:	441a      	add	r2, r3
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	22ff      	movs	r2, #255	@ 0xff
 800782c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	22ff      	movs	r2, #255	@ 0xff
 8007834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d114      	bne.n	8007868 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d01a      	beq.n	800787c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3310      	adds	r3, #16
 800784a:	4618      	mov	r0, r3
 800784c:	f001 f942 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d012      	beq.n	800787c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007856:	4b0d      	ldr	r3, [pc, #52]	@ (800788c <xQueueGenericReset+0xd0>)
 8007858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800785c:	601a      	str	r2, [r3, #0]
 800785e:	f3bf 8f4f 	dsb	sy
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	e009      	b.n	800787c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	3310      	adds	r3, #16
 800786c:	4618      	mov	r0, r3
 800786e:	f7ff fef1 	bl	8007654 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	3324      	adds	r3, #36	@ 0x24
 8007876:	4618      	mov	r0, r3
 8007878:	f7ff feec 	bl	8007654 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800787c:	f002 f88e 	bl	800999c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007880:	2301      	movs	r3, #1
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	e000ed04 	.word	0xe000ed04

08007890 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08e      	sub	sp, #56	@ 0x38
 8007894:	af02      	add	r7, sp, #8
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
 800789c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10b      	bne.n	80078bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a8:	f383 8811 	msr	BASEPRI, r3
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f3bf 8f4f 	dsb	sy
 80078b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078b6:	bf00      	nop
 80078b8:	bf00      	nop
 80078ba:	e7fd      	b.n	80078b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10b      	bne.n	80078da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop
 80078d8:	e7fd      	b.n	80078d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <xQueueGenericCreateStatic+0x56>
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <xQueueGenericCreateStatic+0x5a>
 80078e6:	2301      	movs	r3, #1
 80078e8:	e000      	b.n	80078ec <xQueueGenericCreateStatic+0x5c>
 80078ea:	2300      	movs	r3, #0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	623b      	str	r3, [r7, #32]
}
 8007902:	bf00      	nop
 8007904:	bf00      	nop
 8007906:	e7fd      	b.n	8007904 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d102      	bne.n	8007914 <xQueueGenericCreateStatic+0x84>
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <xQueueGenericCreateStatic+0x88>
 8007914:	2301      	movs	r3, #1
 8007916:	e000      	b.n	800791a <xQueueGenericCreateStatic+0x8a>
 8007918:	2300      	movs	r3, #0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10b      	bne.n	8007936 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	61fb      	str	r3, [r7, #28]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007936:	2350      	movs	r3, #80	@ 0x50
 8007938:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	2b50      	cmp	r3, #80	@ 0x50
 800793e:	d00b      	beq.n	8007958 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	61bb      	str	r3, [r7, #24]
}
 8007952:	bf00      	nop
 8007954:	bf00      	nop
 8007956:	e7fd      	b.n	8007954 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007958:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800795e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00d      	beq.n	8007980 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007966:	2201      	movs	r2, #1
 8007968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800796c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	4613      	mov	r3, r2
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 f805 	bl	800798a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007982:	4618      	mov	r0, r3
 8007984:	3730      	adds	r7, #48	@ 0x30
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b084      	sub	sp, #16
 800798e:	af00      	add	r7, sp, #0
 8007990:	60f8      	str	r0, [r7, #12]
 8007992:	60b9      	str	r1, [r7, #8]
 8007994:	607a      	str	r2, [r7, #4]
 8007996:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d103      	bne.n	80079a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	69ba      	ldr	r2, [r7, #24]
 80079a2:	601a      	str	r2, [r3, #0]
 80079a4:	e002      	b.n	80079ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80079b8:	2101      	movs	r1, #1
 80079ba:	69b8      	ldr	r0, [r7, #24]
 80079bc:	f7ff fefe 	bl	80077bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	78fa      	ldrb	r2, [r7, #3]
 80079c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80079c8:	bf00      	nop
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b08e      	sub	sp, #56	@ 0x38
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80079de:	2300      	movs	r3, #0
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80079e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10b      	bne.n	8007a04 <xQueueGenericSend+0x34>
	__asm volatile
 80079ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f0:	f383 8811 	msr	BASEPRI, r3
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079fe:	bf00      	nop
 8007a00:	bf00      	nop
 8007a02:	e7fd      	b.n	8007a00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d103      	bne.n	8007a12 <xQueueGenericSend+0x42>
 8007a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d101      	bne.n	8007a16 <xQueueGenericSend+0x46>
 8007a12:	2301      	movs	r3, #1
 8007a14:	e000      	b.n	8007a18 <xQueueGenericSend+0x48>
 8007a16:	2300      	movs	r3, #0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d10b      	bne.n	8007a34 <xQueueGenericSend+0x64>
	__asm volatile
 8007a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a20:	f383 8811 	msr	BASEPRI, r3
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a2e:	bf00      	nop
 8007a30:	bf00      	nop
 8007a32:	e7fd      	b.n	8007a30 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d103      	bne.n	8007a42 <xQueueGenericSend+0x72>
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d101      	bne.n	8007a46 <xQueueGenericSend+0x76>
 8007a42:	2301      	movs	r3, #1
 8007a44:	e000      	b.n	8007a48 <xQueueGenericSend+0x78>
 8007a46:	2300      	movs	r3, #0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10b      	bne.n	8007a64 <xQueueGenericSend+0x94>
	__asm volatile
 8007a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a50:	f383 8811 	msr	BASEPRI, r3
 8007a54:	f3bf 8f6f 	isb	sy
 8007a58:	f3bf 8f4f 	dsb	sy
 8007a5c:	623b      	str	r3, [r7, #32]
}
 8007a5e:	bf00      	nop
 8007a60:	bf00      	nop
 8007a62:	e7fd      	b.n	8007a60 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a64:	f001 f9fc 	bl	8008e60 <xTaskGetSchedulerState>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d102      	bne.n	8007a74 <xQueueGenericSend+0xa4>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d101      	bne.n	8007a78 <xQueueGenericSend+0xa8>
 8007a74:	2301      	movs	r3, #1
 8007a76:	e000      	b.n	8007a7a <xQueueGenericSend+0xaa>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10b      	bne.n	8007a96 <xQueueGenericSend+0xc6>
	__asm volatile
 8007a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	61fb      	str	r3, [r7, #28]
}
 8007a90:	bf00      	nop
 8007a92:	bf00      	nop
 8007a94:	e7fd      	b.n	8007a92 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a96:	f001 ff4f 	bl	8009938 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d302      	bcc.n	8007aac <xQueueGenericSend+0xdc>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d129      	bne.n	8007b00 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	68b9      	ldr	r1, [r7, #8]
 8007ab0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ab2:	f000 fa0f 	bl	8007ed4 <prvCopyDataToQueue>
 8007ab6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d010      	beq.n	8007ae2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac2:	3324      	adds	r3, #36	@ 0x24
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f001 f805 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007aca:	4603      	mov	r3, r0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d013      	beq.n	8007af8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ad0:	4b3f      	ldr	r3, [pc, #252]	@ (8007bd0 <xQueueGenericSend+0x200>)
 8007ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	f3bf 8f4f 	dsb	sy
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	e00a      	b.n	8007af8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d007      	beq.n	8007af8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ae8:	4b39      	ldr	r3, [pc, #228]	@ (8007bd0 <xQueueGenericSend+0x200>)
 8007aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007af8:	f001 ff50 	bl	800999c <vPortExitCritical>
				return pdPASS;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e063      	b.n	8007bc8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d103      	bne.n	8007b0e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b06:	f001 ff49 	bl	800999c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e05c      	b.n	8007bc8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d106      	bne.n	8007b22 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b14:	f107 0314 	add.w	r3, r7, #20
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f001 f83f 	bl	8008b9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b22:	f001 ff3b 	bl	800999c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b26:	f000 fda7 	bl	8008678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b2a:	f001 ff05 	bl	8009938 <vPortEnterCritical>
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b34:	b25b      	sxtb	r3, r3
 8007b36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b3a:	d103      	bne.n	8007b44 <xQueueGenericSend+0x174>
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b4a:	b25b      	sxtb	r3, r3
 8007b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b50:	d103      	bne.n	8007b5a <xQueueGenericSend+0x18a>
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	2200      	movs	r2, #0
 8007b56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b5a:	f001 ff1f 	bl	800999c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b5e:	1d3a      	adds	r2, r7, #4
 8007b60:	f107 0314 	add.w	r3, r7, #20
 8007b64:	4611      	mov	r1, r2
 8007b66:	4618      	mov	r0, r3
 8007b68:	f001 f82e 	bl	8008bc8 <xTaskCheckForTimeOut>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d124      	bne.n	8007bbc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b74:	f000 faa6 	bl	80080c4 <prvIsQueueFull>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d018      	beq.n	8007bb0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b80:	3310      	adds	r3, #16
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	4611      	mov	r1, r2
 8007b86:	4618      	mov	r0, r3
 8007b88:	f000 ff52 	bl	8008a30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b8e:	f000 fa31 	bl	8007ff4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b92:	f000 fd7f 	bl	8008694 <xTaskResumeAll>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f47f af7c 	bne.w	8007a96 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd0 <xQueueGenericSend+0x200>)
 8007ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	e772      	b.n	8007a96 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007bb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bb2:	f000 fa1f 	bl	8007ff4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bb6:	f000 fd6d 	bl	8008694 <xTaskResumeAll>
 8007bba:	e76c      	b.n	8007a96 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007bbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bbe:	f000 fa19 	bl	8007ff4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bc2:	f000 fd67 	bl	8008694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007bc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3738      	adds	r7, #56	@ 0x38
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	e000ed04 	.word	0xe000ed04

08007bd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b090      	sub	sp, #64	@ 0x40
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
 8007be0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10b      	bne.n	8007c04 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007bfe:	bf00      	nop
 8007c00:	bf00      	nop
 8007c02:	e7fd      	b.n	8007c00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d103      	bne.n	8007c12 <xQueueGenericSendFromISR+0x3e>
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <xQueueGenericSendFromISR+0x42>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e000      	b.n	8007c18 <xQueueGenericSendFromISR+0x44>
 8007c16:	2300      	movs	r3, #0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d10b      	bne.n	8007c34 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c2e:	bf00      	nop
 8007c30:	bf00      	nop
 8007c32:	e7fd      	b.n	8007c30 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d103      	bne.n	8007c42 <xQueueGenericSendFromISR+0x6e>
 8007c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d101      	bne.n	8007c46 <xQueueGenericSendFromISR+0x72>
 8007c42:	2301      	movs	r3, #1
 8007c44:	e000      	b.n	8007c48 <xQueueGenericSendFromISR+0x74>
 8007c46:	2300      	movs	r3, #0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10b      	bne.n	8007c64 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c50:	f383 8811 	msr	BASEPRI, r3
 8007c54:	f3bf 8f6f 	isb	sy
 8007c58:	f3bf 8f4f 	dsb	sy
 8007c5c:	623b      	str	r3, [r7, #32]
}
 8007c5e:	bf00      	nop
 8007c60:	bf00      	nop
 8007c62:	e7fd      	b.n	8007c60 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c64:	f001 ff48 	bl	8009af8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c68:	f3ef 8211 	mrs	r2, BASEPRI
 8007c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	61fa      	str	r2, [r7, #28]
 8007c7e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c80:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c82:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d302      	bcc.n	8007c96 <xQueueGenericSendFromISR+0xc2>
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d12f      	bne.n	8007cf6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	68b9      	ldr	r1, [r7, #8]
 8007caa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007cac:	f000 f912 	bl	8007ed4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cb0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007cb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cb8:	d112      	bne.n	8007ce0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d016      	beq.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc4:	3324      	adds	r3, #36	@ 0x24
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 ff04 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00e      	beq.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00b      	beq.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	601a      	str	r2, [r3, #0]
 8007cde:	e007      	b.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ce0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	b25a      	sxtb	r2, r3
 8007cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007cf4:	e001      	b.n	8007cfa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d04:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3740      	adds	r7, #64	@ 0x40
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b08c      	sub	sp, #48	@ 0x30
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10b      	bne.n	8007d42 <xQueueReceive+0x32>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	623b      	str	r3, [r7, #32]
}
 8007d3c:	bf00      	nop
 8007d3e:	bf00      	nop
 8007d40:	e7fd      	b.n	8007d3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d103      	bne.n	8007d50 <xQueueReceive+0x40>
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d101      	bne.n	8007d54 <xQueueReceive+0x44>
 8007d50:	2301      	movs	r3, #1
 8007d52:	e000      	b.n	8007d56 <xQueueReceive+0x46>
 8007d54:	2300      	movs	r3, #0
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10b      	bne.n	8007d72 <xQueueReceive+0x62>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	61fb      	str	r3, [r7, #28]
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	e7fd      	b.n	8007d6e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d72:	f001 f875 	bl	8008e60 <xTaskGetSchedulerState>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d102      	bne.n	8007d82 <xQueueReceive+0x72>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <xQueueReceive+0x76>
 8007d82:	2301      	movs	r3, #1
 8007d84:	e000      	b.n	8007d88 <xQueueReceive+0x78>
 8007d86:	2300      	movs	r3, #0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10b      	bne.n	8007da4 <xQueueReceive+0x94>
	__asm volatile
 8007d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d90:	f383 8811 	msr	BASEPRI, r3
 8007d94:	f3bf 8f6f 	isb	sy
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	61bb      	str	r3, [r7, #24]
}
 8007d9e:	bf00      	nop
 8007da0:	bf00      	nop
 8007da2:	e7fd      	b.n	8007da0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007da4:	f001 fdc8 	bl	8009938 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d01f      	beq.n	8007df4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007db4:	68b9      	ldr	r1, [r7, #8]
 8007db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007db8:	f000 f8f6 	bl	8007fa8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbe:	1e5a      	subs	r2, r3, #1
 8007dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00f      	beq.n	8007dec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dce:	3310      	adds	r3, #16
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f000 fe7f 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d007      	beq.n	8007dec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ddc:	4b3c      	ldr	r3, [pc, #240]	@ (8007ed0 <xQueueReceive+0x1c0>)
 8007dde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007de2:	601a      	str	r2, [r3, #0]
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007dec:	f001 fdd6 	bl	800999c <vPortExitCritical>
				return pdPASS;
 8007df0:	2301      	movs	r3, #1
 8007df2:	e069      	b.n	8007ec8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d103      	bne.n	8007e02 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dfa:	f001 fdcf 	bl	800999c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e062      	b.n	8007ec8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d106      	bne.n	8007e16 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e08:	f107 0310 	add.w	r3, r7, #16
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f000 fec5 	bl	8008b9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e12:	2301      	movs	r3, #1
 8007e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e16:	f001 fdc1 	bl	800999c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e1a:	f000 fc2d 	bl	8008678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e1e:	f001 fd8b 	bl	8009938 <vPortEnterCritical>
 8007e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e28:	b25b      	sxtb	r3, r3
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e2e:	d103      	bne.n	8007e38 <xQueueReceive+0x128>
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e3e:	b25b      	sxtb	r3, r3
 8007e40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e44:	d103      	bne.n	8007e4e <xQueueReceive+0x13e>
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e4e:	f001 fda5 	bl	800999c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e52:	1d3a      	adds	r2, r7, #4
 8007e54:	f107 0310 	add.w	r3, r7, #16
 8007e58:	4611      	mov	r1, r2
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 feb4 	bl	8008bc8 <xTaskCheckForTimeOut>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d123      	bne.n	8007eae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e68:	f000 f916 	bl	8008098 <prvIsQueueEmpty>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d017      	beq.n	8007ea2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e74:	3324      	adds	r3, #36	@ 0x24
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	4611      	mov	r1, r2
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f000 fdd8 	bl	8008a30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e82:	f000 f8b7 	bl	8007ff4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e86:	f000 fc05 	bl	8008694 <xTaskResumeAll>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d189      	bne.n	8007da4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007e90:	4b0f      	ldr	r3, [pc, #60]	@ (8007ed0 <xQueueReceive+0x1c0>)
 8007e92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	e780      	b.n	8007da4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ea2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ea4:	f000 f8a6 	bl	8007ff4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ea8:	f000 fbf4 	bl	8008694 <xTaskResumeAll>
 8007eac:	e77a      	b.n	8007da4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007eae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eb0:	f000 f8a0 	bl	8007ff4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007eb4:	f000 fbee 	bl	8008694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007eb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eba:	f000 f8ed 	bl	8008098 <prvIsQueueEmpty>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f43f af6f 	beq.w	8007da4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ec6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3730      	adds	r7, #48	@ 0x30
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	e000ed04 	.word	0xe000ed04

08007ed4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b086      	sub	sp, #24
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10d      	bne.n	8007f0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d14d      	bne.n	8007f96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	4618      	mov	r0, r3
 8007f00:	f000 ffcc 	bl	8008e9c <xTaskPriorityDisinherit>
 8007f04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	609a      	str	r2, [r3, #8]
 8007f0c:	e043      	b.n	8007f96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d119      	bne.n	8007f48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6858      	ldr	r0, [r3, #4]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	68b9      	ldr	r1, [r7, #8]
 8007f20:	f002 fdac 	bl	800aa7c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f2c:	441a      	add	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	685a      	ldr	r2, [r3, #4]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d32b      	bcc.n	8007f96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	605a      	str	r2, [r3, #4]
 8007f46:	e026      	b.n	8007f96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	68d8      	ldr	r0, [r3, #12]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f50:	461a      	mov	r2, r3
 8007f52:	68b9      	ldr	r1, [r7, #8]
 8007f54:	f002 fd92 	bl	800aa7c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	68da      	ldr	r2, [r3, #12]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f60:	425b      	negs	r3, r3
 8007f62:	441a      	add	r2, r3
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	68da      	ldr	r2, [r3, #12]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d207      	bcs.n	8007f84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f7c:	425b      	negs	r3, r3
 8007f7e:	441a      	add	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	d105      	bne.n	8007f96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	1c5a      	adds	r2, r3, #1
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007f9e:	697b      	ldr	r3, [r7, #20]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d018      	beq.n	8007fec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc2:	441a      	add	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	68da      	ldr	r2, [r3, #12]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d303      	bcc.n	8007fdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68d9      	ldr	r1, [r3, #12]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6838      	ldr	r0, [r7, #0]
 8007fe8:	f002 fd48 	bl	800aa7c <memcpy>
	}
}
 8007fec:	bf00      	nop
 8007fee:	3708      	adds	r7, #8
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007ffc:	f001 fc9c 	bl	8009938 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008006:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008008:	e011      	b.n	800802e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800e:	2b00      	cmp	r3, #0
 8008010:	d012      	beq.n	8008038 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3324      	adds	r3, #36	@ 0x24
 8008016:	4618      	mov	r0, r3
 8008018:	f000 fd5c 	bl	8008ad4 <xTaskRemoveFromEventList>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d001      	beq.n	8008026 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008022:	f000 fe35 	bl	8008c90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008026:	7bfb      	ldrb	r3, [r7, #15]
 8008028:	3b01      	subs	r3, #1
 800802a:	b2db      	uxtb	r3, r3
 800802c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800802e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008032:	2b00      	cmp	r3, #0
 8008034:	dce9      	bgt.n	800800a <prvUnlockQueue+0x16>
 8008036:	e000      	b.n	800803a <prvUnlockQueue+0x46>
					break;
 8008038:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	22ff      	movs	r2, #255	@ 0xff
 800803e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008042:	f001 fcab 	bl	800999c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008046:	f001 fc77 	bl	8009938 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008050:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008052:	e011      	b.n	8008078 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d012      	beq.n	8008082 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3310      	adds	r3, #16
 8008060:	4618      	mov	r0, r3
 8008062:	f000 fd37 	bl	8008ad4 <xTaskRemoveFromEventList>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d001      	beq.n	8008070 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800806c:	f000 fe10 	bl	8008c90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008070:	7bbb      	ldrb	r3, [r7, #14]
 8008072:	3b01      	subs	r3, #1
 8008074:	b2db      	uxtb	r3, r3
 8008076:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008078:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800807c:	2b00      	cmp	r3, #0
 800807e:	dce9      	bgt.n	8008054 <prvUnlockQueue+0x60>
 8008080:	e000      	b.n	8008084 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008082:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	22ff      	movs	r2, #255	@ 0xff
 8008088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800808c:	f001 fc86 	bl	800999c <vPortExitCritical>
}
 8008090:	bf00      	nop
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80080a0:	f001 fc4a 	bl	8009938 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80080ac:	2301      	movs	r3, #1
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	e001      	b.n	80080b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80080b2:	2300      	movs	r3, #0
 80080b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80080b6:	f001 fc71 	bl	800999c <vPortExitCritical>

	return xReturn;
 80080ba:	68fb      	ldr	r3, [r7, #12]
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80080cc:	f001 fc34 	bl	8009938 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080d8:	429a      	cmp	r2, r3
 80080da:	d102      	bne.n	80080e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80080dc:	2301      	movs	r3, #1
 80080de:	60fb      	str	r3, [r7, #12]
 80080e0:	e001      	b.n	80080e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80080e2:	2300      	movs	r3, #0
 80080e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80080e6:	f001 fc59 	bl	800999c <vPortExitCritical>

	return xReturn;
 80080ea:	68fb      	ldr	r3, [r7, #12]
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80080fe:	2300      	movs	r3, #0
 8008100:	60fb      	str	r3, [r7, #12]
 8008102:	e014      	b.n	800812e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008104:	4a0f      	ldr	r2, [pc, #60]	@ (8008144 <vQueueAddToRegistry+0x50>)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10b      	bne.n	8008128 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008110:	490c      	ldr	r1, [pc, #48]	@ (8008144 <vQueueAddToRegistry+0x50>)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800811a:	4a0a      	ldr	r2, [pc, #40]	@ (8008144 <vQueueAddToRegistry+0x50>)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	00db      	lsls	r3, r3, #3
 8008120:	4413      	add	r3, r2
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008126:	e006      	b.n	8008136 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	3301      	adds	r3, #1
 800812c:	60fb      	str	r3, [r7, #12]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2b07      	cmp	r3, #7
 8008132:	d9e7      	bls.n	8008104 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008134:	bf00      	nop
 8008136:	bf00      	nop
 8008138:	3714      	adds	r7, #20
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop
 8008144:	20000a64 	.word	0x20000a64

08008148 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008158:	f001 fbee 	bl	8009938 <vPortEnterCritical>
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008162:	b25b      	sxtb	r3, r3
 8008164:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008168:	d103      	bne.n	8008172 <vQueueWaitForMessageRestricted+0x2a>
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	2200      	movs	r2, #0
 800816e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008178:	b25b      	sxtb	r3, r3
 800817a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800817e:	d103      	bne.n	8008188 <vQueueWaitForMessageRestricted+0x40>
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008188:	f001 fc08 	bl	800999c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008190:	2b00      	cmp	r3, #0
 8008192:	d106      	bne.n	80081a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	3324      	adds	r3, #36	@ 0x24
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	68b9      	ldr	r1, [r7, #8]
 800819c:	4618      	mov	r0, r3
 800819e:	f000 fc6d 	bl	8008a7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80081a2:	6978      	ldr	r0, [r7, #20]
 80081a4:	f7ff ff26 	bl	8007ff4 <prvUnlockQueue>
	}
 80081a8:	bf00      	nop
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08e      	sub	sp, #56	@ 0x38
 80081b4:	af04      	add	r7, sp, #16
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
 80081bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80081be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d10b      	bne.n	80081dc <xTaskCreateStatic+0x2c>
	__asm volatile
 80081c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c8:	f383 8811 	msr	BASEPRI, r3
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f3bf 8f4f 	dsb	sy
 80081d4:	623b      	str	r3, [r7, #32]
}
 80081d6:	bf00      	nop
 80081d8:	bf00      	nop
 80081da:	e7fd      	b.n	80081d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80081dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d10b      	bne.n	80081fa <xTaskCreateStatic+0x4a>
	__asm volatile
 80081e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e6:	f383 8811 	msr	BASEPRI, r3
 80081ea:	f3bf 8f6f 	isb	sy
 80081ee:	f3bf 8f4f 	dsb	sy
 80081f2:	61fb      	str	r3, [r7, #28]
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	e7fd      	b.n	80081f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80081fa:	23a8      	movs	r3, #168	@ 0xa8
 80081fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	2ba8      	cmp	r3, #168	@ 0xa8
 8008202:	d00b      	beq.n	800821c <xTaskCreateStatic+0x6c>
	__asm volatile
 8008204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008208:	f383 8811 	msr	BASEPRI, r3
 800820c:	f3bf 8f6f 	isb	sy
 8008210:	f3bf 8f4f 	dsb	sy
 8008214:	61bb      	str	r3, [r7, #24]
}
 8008216:	bf00      	nop
 8008218:	bf00      	nop
 800821a:	e7fd      	b.n	8008218 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800821c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800821e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008220:	2b00      	cmp	r3, #0
 8008222:	d01e      	beq.n	8008262 <xTaskCreateStatic+0xb2>
 8008224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008226:	2b00      	cmp	r3, #0
 8008228:	d01b      	beq.n	8008262 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800822a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800822c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008230:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008232:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008236:	2202      	movs	r2, #2
 8008238:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800823c:	2300      	movs	r3, #0
 800823e:	9303      	str	r3, [sp, #12]
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	9302      	str	r3, [sp, #8]
 8008244:	f107 0314 	add.w	r3, r7, #20
 8008248:	9301      	str	r3, [sp, #4]
 800824a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	68b9      	ldr	r1, [r7, #8]
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f000 f851 	bl	80082fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800825a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800825c:	f000 f8f6 	bl	800844c <prvAddNewTaskToReadyList>
 8008260:	e001      	b.n	8008266 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008262:	2300      	movs	r3, #0
 8008264:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008266:	697b      	ldr	r3, [r7, #20]
	}
 8008268:	4618      	mov	r0, r3
 800826a:	3728      	adds	r7, #40	@ 0x28
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008270:	b580      	push	{r7, lr}
 8008272:	b08c      	sub	sp, #48	@ 0x30
 8008274:	af04      	add	r7, sp, #16
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	603b      	str	r3, [r7, #0]
 800827c:	4613      	mov	r3, r2
 800827e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008280:	88fb      	ldrh	r3, [r7, #6]
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4618      	mov	r0, r3
 8008286:	f001 fc79 	bl	8009b7c <pvPortMalloc>
 800828a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00e      	beq.n	80082b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008292:	20a8      	movs	r0, #168	@ 0xa8
 8008294:	f001 fc72 	bl	8009b7c <pvPortMalloc>
 8008298:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d003      	beq.n	80082a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80082a6:	e005      	b.n	80082b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80082a8:	6978      	ldr	r0, [r7, #20]
 80082aa:	f001 fd35 	bl	8009d18 <vPortFree>
 80082ae:	e001      	b.n	80082b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80082b0:	2300      	movs	r3, #0
 80082b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d017      	beq.n	80082ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80082c2:	88fa      	ldrh	r2, [r7, #6]
 80082c4:	2300      	movs	r3, #0
 80082c6:	9303      	str	r3, [sp, #12]
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	9302      	str	r3, [sp, #8]
 80082cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ce:	9301      	str	r3, [sp, #4]
 80082d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f000 f80f 	bl	80082fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80082de:	69f8      	ldr	r0, [r7, #28]
 80082e0:	f000 f8b4 	bl	800844c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80082e4:	2301      	movs	r3, #1
 80082e6:	61bb      	str	r3, [r7, #24]
 80082e8:	e002      	b.n	80082f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80082ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80082ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80082f0:	69bb      	ldr	r3, [r7, #24]
	}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3720      	adds	r7, #32
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b088      	sub	sp, #32
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
 8008308:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	461a      	mov	r2, r3
 8008314:	21a5      	movs	r1, #165	@ 0xa5
 8008316:	f002 fb35 	bl	800a984 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008324:	3b01      	subs	r3, #1
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	4413      	add	r3, r2
 800832a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	f023 0307 	bic.w	r3, r3, #7
 8008332:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	f003 0307 	and.w	r3, r3, #7
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00b      	beq.n	8008356 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	617b      	str	r3, [r7, #20]
}
 8008350:	bf00      	nop
 8008352:	bf00      	nop
 8008354:	e7fd      	b.n	8008352 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d01f      	beq.n	800839c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800835c:	2300      	movs	r3, #0
 800835e:	61fb      	str	r3, [r7, #28]
 8008360:	e012      	b.n	8008388 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008362:	68ba      	ldr	r2, [r7, #8]
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	4413      	add	r3, r2
 8008368:	7819      	ldrb	r1, [r3, #0]
 800836a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	4413      	add	r3, r2
 8008370:	3334      	adds	r3, #52	@ 0x34
 8008372:	460a      	mov	r2, r1
 8008374:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	4413      	add	r3, r2
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d006      	beq.n	8008390 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	3301      	adds	r3, #1
 8008386:	61fb      	str	r3, [r7, #28]
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	2b0f      	cmp	r3, #15
 800838c:	d9e9      	bls.n	8008362 <prvInitialiseNewTask+0x66>
 800838e:	e000      	b.n	8008392 <prvInitialiseNewTask+0x96>
			{
				break;
 8008390:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	2200      	movs	r2, #0
 8008396:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800839a:	e003      	b.n	80083a4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800839c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800839e:	2200      	movs	r2, #0
 80083a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a6:	2b37      	cmp	r3, #55	@ 0x37
 80083a8:	d901      	bls.n	80083ae <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083aa:	2337      	movs	r3, #55	@ 0x37
 80083ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80083b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083b8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80083ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083bc:	2200      	movs	r2, #0
 80083be:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	3304      	adds	r3, #4
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7ff f965 	bl	8007694 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80083ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083cc:	3318      	adds	r3, #24
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7ff f960 	bl	8007694 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80083d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80083e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80083e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083e8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80083ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ec:	2200      	movs	r2, #0
 80083ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80083f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80083fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fc:	3354      	adds	r3, #84	@ 0x54
 80083fe:	224c      	movs	r2, #76	@ 0x4c
 8008400:	2100      	movs	r1, #0
 8008402:	4618      	mov	r0, r3
 8008404:	f002 fabe 	bl	800a984 <memset>
 8008408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840a:	4a0d      	ldr	r2, [pc, #52]	@ (8008440 <prvInitialiseNewTask+0x144>)
 800840c:	659a      	str	r2, [r3, #88]	@ 0x58
 800840e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008410:	4a0c      	ldr	r2, [pc, #48]	@ (8008444 <prvInitialiseNewTask+0x148>)
 8008412:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008416:	4a0c      	ldr	r2, [pc, #48]	@ (8008448 <prvInitialiseNewTask+0x14c>)
 8008418:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	68f9      	ldr	r1, [r7, #12]
 800841e:	69b8      	ldr	r0, [r7, #24]
 8008420:	f001 f95a 	bl	80096d8 <pxPortInitialiseStack>
 8008424:	4602      	mov	r2, r0
 8008426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008428:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800842a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842c:	2b00      	cmp	r3, #0
 800842e:	d002      	beq.n	8008436 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008434:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008436:	bf00      	nop
 8008438:	3720      	adds	r7, #32
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	200068d8 	.word	0x200068d8
 8008444:	20006940 	.word	0x20006940
 8008448:	200069a8 	.word	0x200069a8

0800844c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008454:	f001 fa70 	bl	8009938 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008458:	4b2d      	ldr	r3, [pc, #180]	@ (8008510 <prvAddNewTaskToReadyList+0xc4>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	3301      	adds	r3, #1
 800845e:	4a2c      	ldr	r2, [pc, #176]	@ (8008510 <prvAddNewTaskToReadyList+0xc4>)
 8008460:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008462:	4b2c      	ldr	r3, [pc, #176]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d109      	bne.n	800847e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800846a:	4a2a      	ldr	r2, [pc, #168]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008470:	4b27      	ldr	r3, [pc, #156]	@ (8008510 <prvAddNewTaskToReadyList+0xc4>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d110      	bne.n	800849a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008478:	f000 fc2e 	bl	8008cd8 <prvInitialiseTaskLists>
 800847c:	e00d      	b.n	800849a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800847e:	4b26      	ldr	r3, [pc, #152]	@ (8008518 <prvAddNewTaskToReadyList+0xcc>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d109      	bne.n	800849a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008486:	4b23      	ldr	r3, [pc, #140]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008490:	429a      	cmp	r2, r3
 8008492:	d802      	bhi.n	800849a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008494:	4a1f      	ldr	r2, [pc, #124]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800849a:	4b20      	ldr	r3, [pc, #128]	@ (800851c <prvAddNewTaskToReadyList+0xd0>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3301      	adds	r3, #1
 80084a0:	4a1e      	ldr	r2, [pc, #120]	@ (800851c <prvAddNewTaskToReadyList+0xd0>)
 80084a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80084a4:	4b1d      	ldr	r3, [pc, #116]	@ (800851c <prvAddNewTaskToReadyList+0xd0>)
 80084a6:	681a      	ldr	r2, [r3, #0]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b0:	4b1b      	ldr	r3, [pc, #108]	@ (8008520 <prvAddNewTaskToReadyList+0xd4>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d903      	bls.n	80084c0 <prvAddNewTaskToReadyList+0x74>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084bc:	4a18      	ldr	r2, [pc, #96]	@ (8008520 <prvAddNewTaskToReadyList+0xd4>)
 80084be:	6013      	str	r3, [r2, #0]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	4a15      	ldr	r2, [pc, #84]	@ (8008524 <prvAddNewTaskToReadyList+0xd8>)
 80084ce:	441a      	add	r2, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	3304      	adds	r3, #4
 80084d4:	4619      	mov	r1, r3
 80084d6:	4610      	mov	r0, r2
 80084d8:	f7ff f8e9 	bl	80076ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80084dc:	f001 fa5e 	bl	800999c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80084e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008518 <prvAddNewTaskToReadyList+0xcc>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00e      	beq.n	8008506 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80084e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d207      	bcs.n	8008506 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80084f6:	4b0c      	ldr	r3, [pc, #48]	@ (8008528 <prvAddNewTaskToReadyList+0xdc>)
 80084f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084fc:	601a      	str	r2, [r3, #0]
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008506:	bf00      	nop
 8008508:	3708      	adds	r7, #8
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	20000f78 	.word	0x20000f78
 8008514:	20000aa4 	.word	0x20000aa4
 8008518:	20000f84 	.word	0x20000f84
 800851c:	20000f94 	.word	0x20000f94
 8008520:	20000f80 	.word	0x20000f80
 8008524:	20000aa8 	.word	0x20000aa8
 8008528:	e000ed04 	.word	0xe000ed04

0800852c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008534:	2300      	movs	r3, #0
 8008536:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d018      	beq.n	8008570 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800853e:	4b14      	ldr	r3, [pc, #80]	@ (8008590 <vTaskDelay+0x64>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00b      	beq.n	800855e <vTaskDelay+0x32>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	60bb      	str	r3, [r7, #8]
}
 8008558:	bf00      	nop
 800855a:	bf00      	nop
 800855c:	e7fd      	b.n	800855a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800855e:	f000 f88b 	bl	8008678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008562:	2100      	movs	r1, #0
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f000 fd09 	bl	8008f7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800856a:	f000 f893 	bl	8008694 <xTaskResumeAll>
 800856e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d107      	bne.n	8008586 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008576:	4b07      	ldr	r3, [pc, #28]	@ (8008594 <vTaskDelay+0x68>)
 8008578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008586:	bf00      	nop
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	20000fa0 	.word	0x20000fa0
 8008594:	e000ed04 	.word	0xe000ed04

08008598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08a      	sub	sp, #40	@ 0x28
 800859c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800859e:	2300      	movs	r3, #0
 80085a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80085a2:	2300      	movs	r3, #0
 80085a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80085a6:	463a      	mov	r2, r7
 80085a8:	1d39      	adds	r1, r7, #4
 80085aa:	f107 0308 	add.w	r3, r7, #8
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7ff f81c 	bl	80075ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80085b4:	6839      	ldr	r1, [r7, #0]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	9202      	str	r2, [sp, #8]
 80085bc:	9301      	str	r3, [sp, #4]
 80085be:	2300      	movs	r3, #0
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	2300      	movs	r3, #0
 80085c4:	460a      	mov	r2, r1
 80085c6:	4924      	ldr	r1, [pc, #144]	@ (8008658 <vTaskStartScheduler+0xc0>)
 80085c8:	4824      	ldr	r0, [pc, #144]	@ (800865c <vTaskStartScheduler+0xc4>)
 80085ca:	f7ff fdf1 	bl	80081b0 <xTaskCreateStatic>
 80085ce:	4603      	mov	r3, r0
 80085d0:	4a23      	ldr	r2, [pc, #140]	@ (8008660 <vTaskStartScheduler+0xc8>)
 80085d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80085d4:	4b22      	ldr	r3, [pc, #136]	@ (8008660 <vTaskStartScheduler+0xc8>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d002      	beq.n	80085e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80085dc:	2301      	movs	r3, #1
 80085de:	617b      	str	r3, [r7, #20]
 80085e0:	e001      	b.n	80085e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80085e2:	2300      	movs	r3, #0
 80085e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d102      	bne.n	80085f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80085ec:	f000 fd1a 	bl	8009024 <xTimerCreateTimerTask>
 80085f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d11b      	bne.n	8008630 <vTaskStartScheduler+0x98>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fc:	f383 8811 	msr	BASEPRI, r3
 8008600:	f3bf 8f6f 	isb	sy
 8008604:	f3bf 8f4f 	dsb	sy
 8008608:	613b      	str	r3, [r7, #16]
}
 800860a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800860c:	4b15      	ldr	r3, [pc, #84]	@ (8008664 <vTaskStartScheduler+0xcc>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3354      	adds	r3, #84	@ 0x54
 8008612:	4a15      	ldr	r2, [pc, #84]	@ (8008668 <vTaskStartScheduler+0xd0>)
 8008614:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008616:	4b15      	ldr	r3, [pc, #84]	@ (800866c <vTaskStartScheduler+0xd4>)
 8008618:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800861c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800861e:	4b14      	ldr	r3, [pc, #80]	@ (8008670 <vTaskStartScheduler+0xd8>)
 8008620:	2201      	movs	r2, #1
 8008622:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008624:	4b13      	ldr	r3, [pc, #76]	@ (8008674 <vTaskStartScheduler+0xdc>)
 8008626:	2200      	movs	r2, #0
 8008628:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800862a:	f001 f8e1 	bl	80097f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800862e:	e00f      	b.n	8008650 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008636:	d10b      	bne.n	8008650 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863c:	f383 8811 	msr	BASEPRI, r3
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	f3bf 8f4f 	dsb	sy
 8008648:	60fb      	str	r3, [r7, #12]
}
 800864a:	bf00      	nop
 800864c:	bf00      	nop
 800864e:	e7fd      	b.n	800864c <vTaskStartScheduler+0xb4>
}
 8008650:	bf00      	nop
 8008652:	3718      	adds	r7, #24
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}
 8008658:	0800b2ec 	.word	0x0800b2ec
 800865c:	08008ca9 	.word	0x08008ca9
 8008660:	20000f9c 	.word	0x20000f9c
 8008664:	20000aa4 	.word	0x20000aa4
 8008668:	20000100 	.word	0x20000100
 800866c:	20000f98 	.word	0x20000f98
 8008670:	20000f84 	.word	0x20000f84
 8008674:	20000f7c 	.word	0x20000f7c

08008678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008678:	b480      	push	{r7}
 800867a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800867c:	4b04      	ldr	r3, [pc, #16]	@ (8008690 <vTaskSuspendAll+0x18>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	3301      	adds	r3, #1
 8008682:	4a03      	ldr	r2, [pc, #12]	@ (8008690 <vTaskSuspendAll+0x18>)
 8008684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008686:	bf00      	nop
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr
 8008690:	20000fa0 	.word	0x20000fa0

08008694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800869a:	2300      	movs	r3, #0
 800869c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800869e:	2300      	movs	r3, #0
 80086a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80086a2:	4b42      	ldr	r3, [pc, #264]	@ (80087ac <xTaskResumeAll+0x118>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10b      	bne.n	80086c2 <xTaskResumeAll+0x2e>
	__asm volatile
 80086aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ae:	f383 8811 	msr	BASEPRI, r3
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	f3bf 8f4f 	dsb	sy
 80086ba:	603b      	str	r3, [r7, #0]
}
 80086bc:	bf00      	nop
 80086be:	bf00      	nop
 80086c0:	e7fd      	b.n	80086be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80086c2:	f001 f939 	bl	8009938 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80086c6:	4b39      	ldr	r3, [pc, #228]	@ (80087ac <xTaskResumeAll+0x118>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3b01      	subs	r3, #1
 80086cc:	4a37      	ldr	r2, [pc, #220]	@ (80087ac <xTaskResumeAll+0x118>)
 80086ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086d0:	4b36      	ldr	r3, [pc, #216]	@ (80087ac <xTaskResumeAll+0x118>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d162      	bne.n	800879e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80086d8:	4b35      	ldr	r3, [pc, #212]	@ (80087b0 <xTaskResumeAll+0x11c>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d05e      	beq.n	800879e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086e0:	e02f      	b.n	8008742 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086e2:	4b34      	ldr	r3, [pc, #208]	@ (80087b4 <xTaskResumeAll+0x120>)
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	3318      	adds	r3, #24
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7ff f83a 	bl	8007768 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3304      	adds	r3, #4
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7ff f835 	bl	8007768 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008702:	4b2d      	ldr	r3, [pc, #180]	@ (80087b8 <xTaskResumeAll+0x124>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	429a      	cmp	r2, r3
 8008708:	d903      	bls.n	8008712 <xTaskResumeAll+0x7e>
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870e:	4a2a      	ldr	r2, [pc, #168]	@ (80087b8 <xTaskResumeAll+0x124>)
 8008710:	6013      	str	r3, [r2, #0]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008716:	4613      	mov	r3, r2
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	4413      	add	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4a27      	ldr	r2, [pc, #156]	@ (80087bc <xTaskResumeAll+0x128>)
 8008720:	441a      	add	r2, r3
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	3304      	adds	r3, #4
 8008726:	4619      	mov	r1, r3
 8008728:	4610      	mov	r0, r2
 800872a:	f7fe ffc0 	bl	80076ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008732:	4b23      	ldr	r3, [pc, #140]	@ (80087c0 <xTaskResumeAll+0x12c>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008738:	429a      	cmp	r2, r3
 800873a:	d302      	bcc.n	8008742 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800873c:	4b21      	ldr	r3, [pc, #132]	@ (80087c4 <xTaskResumeAll+0x130>)
 800873e:	2201      	movs	r2, #1
 8008740:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008742:	4b1c      	ldr	r3, [pc, #112]	@ (80087b4 <xTaskResumeAll+0x120>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1cb      	bne.n	80086e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d001      	beq.n	8008754 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008750:	f000 fb66 	bl	8008e20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008754:	4b1c      	ldr	r3, [pc, #112]	@ (80087c8 <xTaskResumeAll+0x134>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d010      	beq.n	8008782 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008760:	f000 f846 	bl	80087f0 <xTaskIncrementTick>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800876a:	4b16      	ldr	r3, [pc, #88]	@ (80087c4 <xTaskResumeAll+0x130>)
 800876c:	2201      	movs	r2, #1
 800876e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	3b01      	subs	r3, #1
 8008774:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d1f1      	bne.n	8008760 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800877c:	4b12      	ldr	r3, [pc, #72]	@ (80087c8 <xTaskResumeAll+0x134>)
 800877e:	2200      	movs	r2, #0
 8008780:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008782:	4b10      	ldr	r3, [pc, #64]	@ (80087c4 <xTaskResumeAll+0x130>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d009      	beq.n	800879e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800878a:	2301      	movs	r3, #1
 800878c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800878e:	4b0f      	ldr	r3, [pc, #60]	@ (80087cc <xTaskResumeAll+0x138>)
 8008790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008794:	601a      	str	r2, [r3, #0]
 8008796:	f3bf 8f4f 	dsb	sy
 800879a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800879e:	f001 f8fd 	bl	800999c <vPortExitCritical>

	return xAlreadyYielded;
 80087a2:	68bb      	ldr	r3, [r7, #8]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	20000fa0 	.word	0x20000fa0
 80087b0:	20000f78 	.word	0x20000f78
 80087b4:	20000f38 	.word	0x20000f38
 80087b8:	20000f80 	.word	0x20000f80
 80087bc:	20000aa8 	.word	0x20000aa8
 80087c0:	20000aa4 	.word	0x20000aa4
 80087c4:	20000f8c 	.word	0x20000f8c
 80087c8:	20000f88 	.word	0x20000f88
 80087cc:	e000ed04 	.word	0xe000ed04

080087d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80087d6:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <xTaskGetTickCount+0x1c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80087dc:	687b      	ldr	r3, [r7, #4]
}
 80087de:	4618      	mov	r0, r3
 80087e0:	370c      	adds	r7, #12
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	20000f7c 	.word	0x20000f7c

080087f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b086      	sub	sp, #24
 80087f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80087f6:	2300      	movs	r3, #0
 80087f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087fa:	4b4f      	ldr	r3, [pc, #316]	@ (8008938 <xTaskIncrementTick+0x148>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	f040 8090 	bne.w	8008924 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008804:	4b4d      	ldr	r3, [pc, #308]	@ (800893c <xTaskIncrementTick+0x14c>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3301      	adds	r3, #1
 800880a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800880c:	4a4b      	ldr	r2, [pc, #300]	@ (800893c <xTaskIncrementTick+0x14c>)
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d121      	bne.n	800885c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008818:	4b49      	ldr	r3, [pc, #292]	@ (8008940 <xTaskIncrementTick+0x150>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00b      	beq.n	800883a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008826:	f383 8811 	msr	BASEPRI, r3
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	f3bf 8f4f 	dsb	sy
 8008832:	603b      	str	r3, [r7, #0]
}
 8008834:	bf00      	nop
 8008836:	bf00      	nop
 8008838:	e7fd      	b.n	8008836 <xTaskIncrementTick+0x46>
 800883a:	4b41      	ldr	r3, [pc, #260]	@ (8008940 <xTaskIncrementTick+0x150>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	60fb      	str	r3, [r7, #12]
 8008840:	4b40      	ldr	r3, [pc, #256]	@ (8008944 <xTaskIncrementTick+0x154>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a3e      	ldr	r2, [pc, #248]	@ (8008940 <xTaskIncrementTick+0x150>)
 8008846:	6013      	str	r3, [r2, #0]
 8008848:	4a3e      	ldr	r2, [pc, #248]	@ (8008944 <xTaskIncrementTick+0x154>)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6013      	str	r3, [r2, #0]
 800884e:	4b3e      	ldr	r3, [pc, #248]	@ (8008948 <xTaskIncrementTick+0x158>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	3301      	adds	r3, #1
 8008854:	4a3c      	ldr	r2, [pc, #240]	@ (8008948 <xTaskIncrementTick+0x158>)
 8008856:	6013      	str	r3, [r2, #0]
 8008858:	f000 fae2 	bl	8008e20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800885c:	4b3b      	ldr	r3, [pc, #236]	@ (800894c <xTaskIncrementTick+0x15c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	429a      	cmp	r2, r3
 8008864:	d349      	bcc.n	80088fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008866:	4b36      	ldr	r3, [pc, #216]	@ (8008940 <xTaskIncrementTick+0x150>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d104      	bne.n	800887a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008870:	4b36      	ldr	r3, [pc, #216]	@ (800894c <xTaskIncrementTick+0x15c>)
 8008872:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008876:	601a      	str	r2, [r3, #0]
					break;
 8008878:	e03f      	b.n	80088fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800887a:	4b31      	ldr	r3, [pc, #196]	@ (8008940 <xTaskIncrementTick+0x150>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	429a      	cmp	r2, r3
 8008890:	d203      	bcs.n	800889a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008892:	4a2e      	ldr	r2, [pc, #184]	@ (800894c <xTaskIncrementTick+0x15c>)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008898:	e02f      	b.n	80088fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	3304      	adds	r3, #4
 800889e:	4618      	mov	r0, r3
 80088a0:	f7fe ff62 	bl	8007768 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d004      	beq.n	80088b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	3318      	adds	r3, #24
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7fe ff59 	bl	8007768 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ba:	4b25      	ldr	r3, [pc, #148]	@ (8008950 <xTaskIncrementTick+0x160>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d903      	bls.n	80088ca <xTaskIncrementTick+0xda>
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c6:	4a22      	ldr	r2, [pc, #136]	@ (8008950 <xTaskIncrementTick+0x160>)
 80088c8:	6013      	str	r3, [r2, #0]
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ce:	4613      	mov	r3, r2
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	4413      	add	r3, r2
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4a1f      	ldr	r2, [pc, #124]	@ (8008954 <xTaskIncrementTick+0x164>)
 80088d8:	441a      	add	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	3304      	adds	r3, #4
 80088de:	4619      	mov	r1, r3
 80088e0:	4610      	mov	r0, r2
 80088e2:	f7fe fee4 	bl	80076ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008958 <xTaskIncrementTick+0x168>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d3b8      	bcc.n	8008866 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80088f4:	2301      	movs	r3, #1
 80088f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088f8:	e7b5      	b.n	8008866 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80088fa:	4b17      	ldr	r3, [pc, #92]	@ (8008958 <xTaskIncrementTick+0x168>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008900:	4914      	ldr	r1, [pc, #80]	@ (8008954 <xTaskIncrementTick+0x164>)
 8008902:	4613      	mov	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	440b      	add	r3, r1
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2b01      	cmp	r3, #1
 8008910:	d901      	bls.n	8008916 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008912:	2301      	movs	r3, #1
 8008914:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008916:	4b11      	ldr	r3, [pc, #68]	@ (800895c <xTaskIncrementTick+0x16c>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d007      	beq.n	800892e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800891e:	2301      	movs	r3, #1
 8008920:	617b      	str	r3, [r7, #20]
 8008922:	e004      	b.n	800892e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008924:	4b0e      	ldr	r3, [pc, #56]	@ (8008960 <xTaskIncrementTick+0x170>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	3301      	adds	r3, #1
 800892a:	4a0d      	ldr	r2, [pc, #52]	@ (8008960 <xTaskIncrementTick+0x170>)
 800892c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800892e:	697b      	ldr	r3, [r7, #20]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3718      	adds	r7, #24
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}
 8008938:	20000fa0 	.word	0x20000fa0
 800893c:	20000f7c 	.word	0x20000f7c
 8008940:	20000f30 	.word	0x20000f30
 8008944:	20000f34 	.word	0x20000f34
 8008948:	20000f90 	.word	0x20000f90
 800894c:	20000f98 	.word	0x20000f98
 8008950:	20000f80 	.word	0x20000f80
 8008954:	20000aa8 	.word	0x20000aa8
 8008958:	20000aa4 	.word	0x20000aa4
 800895c:	20000f8c 	.word	0x20000f8c
 8008960:	20000f88 	.word	0x20000f88

08008964 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800896a:	4b2b      	ldr	r3, [pc, #172]	@ (8008a18 <vTaskSwitchContext+0xb4>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008972:	4b2a      	ldr	r3, [pc, #168]	@ (8008a1c <vTaskSwitchContext+0xb8>)
 8008974:	2201      	movs	r2, #1
 8008976:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008978:	e047      	b.n	8008a0a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800897a:	4b28      	ldr	r3, [pc, #160]	@ (8008a1c <vTaskSwitchContext+0xb8>)
 800897c:	2200      	movs	r2, #0
 800897e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008980:	4b27      	ldr	r3, [pc, #156]	@ (8008a20 <vTaskSwitchContext+0xbc>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	60fb      	str	r3, [r7, #12]
 8008986:	e011      	b.n	80089ac <vTaskSwitchContext+0x48>
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10b      	bne.n	80089a6 <vTaskSwitchContext+0x42>
	__asm volatile
 800898e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008992:	f383 8811 	msr	BASEPRI, r3
 8008996:	f3bf 8f6f 	isb	sy
 800899a:	f3bf 8f4f 	dsb	sy
 800899e:	607b      	str	r3, [r7, #4]
}
 80089a0:	bf00      	nop
 80089a2:	bf00      	nop
 80089a4:	e7fd      	b.n	80089a2 <vTaskSwitchContext+0x3e>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	3b01      	subs	r3, #1
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	491d      	ldr	r1, [pc, #116]	@ (8008a24 <vTaskSwitchContext+0xc0>)
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	4613      	mov	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4413      	add	r3, r2
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	440b      	add	r3, r1
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d0e3      	beq.n	8008988 <vTaskSwitchContext+0x24>
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	4613      	mov	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4a16      	ldr	r2, [pc, #88]	@ (8008a24 <vTaskSwitchContext+0xc0>)
 80089cc:	4413      	add	r3, r2
 80089ce:	60bb      	str	r3, [r7, #8]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	605a      	str	r2, [r3, #4]
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	685a      	ldr	r2, [r3, #4]
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	3308      	adds	r3, #8
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d104      	bne.n	80089f0 <vTaskSwitchContext+0x8c>
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	605a      	str	r2, [r3, #4]
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008a28 <vTaskSwitchContext+0xc4>)
 80089f8:	6013      	str	r3, [r2, #0]
 80089fa:	4a09      	ldr	r2, [pc, #36]	@ (8008a20 <vTaskSwitchContext+0xbc>)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a00:	4b09      	ldr	r3, [pc, #36]	@ (8008a28 <vTaskSwitchContext+0xc4>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	3354      	adds	r3, #84	@ 0x54
 8008a06:	4a09      	ldr	r2, [pc, #36]	@ (8008a2c <vTaskSwitchContext+0xc8>)
 8008a08:	6013      	str	r3, [r2, #0]
}
 8008a0a:	bf00      	nop
 8008a0c:	3714      	adds	r7, #20
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop
 8008a18:	20000fa0 	.word	0x20000fa0
 8008a1c:	20000f8c 	.word	0x20000f8c
 8008a20:	20000f80 	.word	0x20000f80
 8008a24:	20000aa8 	.word	0x20000aa8
 8008a28:	20000aa4 	.word	0x20000aa4
 8008a2c:	20000100 	.word	0x20000100

08008a30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10b      	bne.n	8008a58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	60fb      	str	r3, [r7, #12]
}
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008a58:	4b07      	ldr	r3, [pc, #28]	@ (8008a78 <vTaskPlaceOnEventList+0x48>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3318      	adds	r3, #24
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7fe fe48 	bl	80076f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008a66:	2101      	movs	r1, #1
 8008a68:	6838      	ldr	r0, [r7, #0]
 8008a6a:	f000 fa87 	bl	8008f7c <prvAddCurrentTaskToDelayedList>
}
 8008a6e:	bf00      	nop
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20000aa4 	.word	0x20000aa4

08008a7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b086      	sub	sp, #24
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d10b      	bne.n	8008aa6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	617b      	str	r3, [r7, #20]
}
 8008aa0:	bf00      	nop
 8008aa2:	bf00      	nop
 8008aa4:	e7fd      	b.n	8008aa2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	3318      	adds	r3, #24
 8008aac:	4619      	mov	r1, r3
 8008aae:	68f8      	ldr	r0, [r7, #12]
 8008ab0:	f7fe fdfd 	bl	80076ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d002      	beq.n	8008ac0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008aba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008abe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ac0:	6879      	ldr	r1, [r7, #4]
 8008ac2:	68b8      	ldr	r0, [r7, #8]
 8008ac4:	f000 fa5a 	bl	8008f7c <prvAddCurrentTaskToDelayedList>
	}
 8008ac8:	bf00      	nop
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	20000aa4 	.word	0x20000aa4

08008ad4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10b      	bne.n	8008b02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aee:	f383 8811 	msr	BASEPRI, r3
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	60fb      	str	r3, [r7, #12]
}
 8008afc:	bf00      	nop
 8008afe:	bf00      	nop
 8008b00:	e7fd      	b.n	8008afe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	3318      	adds	r3, #24
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7fe fe2e 	bl	8007768 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008b84 <xTaskRemoveFromEventList+0xb0>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11d      	bne.n	8008b50 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	3304      	adds	r3, #4
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7fe fe25 	bl	8007768 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b22:	4b19      	ldr	r3, [pc, #100]	@ (8008b88 <xTaskRemoveFromEventList+0xb4>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d903      	bls.n	8008b32 <xTaskRemoveFromEventList+0x5e>
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2e:	4a16      	ldr	r2, [pc, #88]	@ (8008b88 <xTaskRemoveFromEventList+0xb4>)
 8008b30:	6013      	str	r3, [r2, #0]
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b36:	4613      	mov	r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4413      	add	r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4a13      	ldr	r2, [pc, #76]	@ (8008b8c <xTaskRemoveFromEventList+0xb8>)
 8008b40:	441a      	add	r2, r3
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	3304      	adds	r3, #4
 8008b46:	4619      	mov	r1, r3
 8008b48:	4610      	mov	r0, r2
 8008b4a:	f7fe fdb0 	bl	80076ae <vListInsertEnd>
 8008b4e:	e005      	b.n	8008b5c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	3318      	adds	r3, #24
 8008b54:	4619      	mov	r1, r3
 8008b56:	480e      	ldr	r0, [pc, #56]	@ (8008b90 <xTaskRemoveFromEventList+0xbc>)
 8008b58:	f7fe fda9 	bl	80076ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b60:	4b0c      	ldr	r3, [pc, #48]	@ (8008b94 <xTaskRemoveFromEventList+0xc0>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d905      	bls.n	8008b76 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <xTaskRemoveFromEventList+0xc4>)
 8008b70:	2201      	movs	r2, #1
 8008b72:	601a      	str	r2, [r3, #0]
 8008b74:	e001      	b.n	8008b7a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008b76:	2300      	movs	r3, #0
 8008b78:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008b7a:	697b      	ldr	r3, [r7, #20]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3718      	adds	r7, #24
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	20000fa0 	.word	0x20000fa0
 8008b88:	20000f80 	.word	0x20000f80
 8008b8c:	20000aa8 	.word	0x20000aa8
 8008b90:	20000f38 	.word	0x20000f38
 8008b94:	20000aa4 	.word	0x20000aa4
 8008b98:	20000f8c 	.word	0x20000f8c

08008b9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008ba4:	4b06      	ldr	r3, [pc, #24]	@ (8008bc0 <vTaskInternalSetTimeOutState+0x24>)
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008bac:	4b05      	ldr	r3, [pc, #20]	@ (8008bc4 <vTaskInternalSetTimeOutState+0x28>)
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	605a      	str	r2, [r3, #4]
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr
 8008bc0:	20000f90 	.word	0x20000f90
 8008bc4:	20000f7c 	.word	0x20000f7c

08008bc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b088      	sub	sp, #32
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10b      	bne.n	8008bf0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	613b      	str	r3, [r7, #16]
}
 8008bea:	bf00      	nop
 8008bec:	bf00      	nop
 8008bee:	e7fd      	b.n	8008bec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	60fb      	str	r3, [r7, #12]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008c0e:	f000 fe93 	bl	8009938 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008c12:	4b1d      	ldr	r3, [pc, #116]	@ (8008c88 <xTaskCheckForTimeOut+0xc0>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	69ba      	ldr	r2, [r7, #24]
 8008c1e:	1ad3      	subs	r3, r2, r3
 8008c20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c2a:	d102      	bne.n	8008c32 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	61fb      	str	r3, [r7, #28]
 8008c30:	e023      	b.n	8008c7a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	4b15      	ldr	r3, [pc, #84]	@ (8008c8c <xTaskCheckForTimeOut+0xc4>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d007      	beq.n	8008c4e <xTaskCheckForTimeOut+0x86>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	69ba      	ldr	r2, [r7, #24]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d302      	bcc.n	8008c4e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	61fb      	str	r3, [r7, #28]
 8008c4c:	e015      	b.n	8008c7a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	697a      	ldr	r2, [r7, #20]
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d20b      	bcs.n	8008c70 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	1ad2      	subs	r2, r2, r3
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7ff ff99 	bl	8008b9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	61fb      	str	r3, [r7, #28]
 8008c6e:	e004      	b.n	8008c7a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	2200      	movs	r2, #0
 8008c74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008c76:	2301      	movs	r3, #1
 8008c78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008c7a:	f000 fe8f 	bl	800999c <vPortExitCritical>

	return xReturn;
 8008c7e:	69fb      	ldr	r3, [r7, #28]
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3720      	adds	r7, #32
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}
 8008c88:	20000f7c 	.word	0x20000f7c
 8008c8c:	20000f90 	.word	0x20000f90

08008c90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008c90:	b480      	push	{r7}
 8008c92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008c94:	4b03      	ldr	r3, [pc, #12]	@ (8008ca4 <vTaskMissedYield+0x14>)
 8008c96:	2201      	movs	r2, #1
 8008c98:	601a      	str	r2, [r3, #0]
}
 8008c9a:	bf00      	nop
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr
 8008ca4:	20000f8c 	.word	0x20000f8c

08008ca8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008cb0:	f000 f852 	bl	8008d58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008cb4:	4b06      	ldr	r3, [pc, #24]	@ (8008cd0 <prvIdleTask+0x28>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d9f9      	bls.n	8008cb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008cbc:	4b05      	ldr	r3, [pc, #20]	@ (8008cd4 <prvIdleTask+0x2c>)
 8008cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ccc:	e7f0      	b.n	8008cb0 <prvIdleTask+0x8>
 8008cce:	bf00      	nop
 8008cd0:	20000aa8 	.word	0x20000aa8
 8008cd4:	e000ed04 	.word	0xe000ed04

08008cd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008cde:	2300      	movs	r3, #0
 8008ce0:	607b      	str	r3, [r7, #4]
 8008ce2:	e00c      	b.n	8008cfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4413      	add	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4a12      	ldr	r2, [pc, #72]	@ (8008d38 <prvInitialiseTaskLists+0x60>)
 8008cf0:	4413      	add	r3, r2
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe fcae 	bl	8007654 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	607b      	str	r3, [r7, #4]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b37      	cmp	r3, #55	@ 0x37
 8008d02:	d9ef      	bls.n	8008ce4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008d04:	480d      	ldr	r0, [pc, #52]	@ (8008d3c <prvInitialiseTaskLists+0x64>)
 8008d06:	f7fe fca5 	bl	8007654 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008d0a:	480d      	ldr	r0, [pc, #52]	@ (8008d40 <prvInitialiseTaskLists+0x68>)
 8008d0c:	f7fe fca2 	bl	8007654 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008d10:	480c      	ldr	r0, [pc, #48]	@ (8008d44 <prvInitialiseTaskLists+0x6c>)
 8008d12:	f7fe fc9f 	bl	8007654 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008d16:	480c      	ldr	r0, [pc, #48]	@ (8008d48 <prvInitialiseTaskLists+0x70>)
 8008d18:	f7fe fc9c 	bl	8007654 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008d1c:	480b      	ldr	r0, [pc, #44]	@ (8008d4c <prvInitialiseTaskLists+0x74>)
 8008d1e:	f7fe fc99 	bl	8007654 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008d22:	4b0b      	ldr	r3, [pc, #44]	@ (8008d50 <prvInitialiseTaskLists+0x78>)
 8008d24:	4a05      	ldr	r2, [pc, #20]	@ (8008d3c <prvInitialiseTaskLists+0x64>)
 8008d26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008d28:	4b0a      	ldr	r3, [pc, #40]	@ (8008d54 <prvInitialiseTaskLists+0x7c>)
 8008d2a:	4a05      	ldr	r2, [pc, #20]	@ (8008d40 <prvInitialiseTaskLists+0x68>)
 8008d2c:	601a      	str	r2, [r3, #0]
}
 8008d2e:	bf00      	nop
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	20000aa8 	.word	0x20000aa8
 8008d3c:	20000f08 	.word	0x20000f08
 8008d40:	20000f1c 	.word	0x20000f1c
 8008d44:	20000f38 	.word	0x20000f38
 8008d48:	20000f4c 	.word	0x20000f4c
 8008d4c:	20000f64 	.word	0x20000f64
 8008d50:	20000f30 	.word	0x20000f30
 8008d54:	20000f34 	.word	0x20000f34

08008d58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d5e:	e019      	b.n	8008d94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008d60:	f000 fdea 	bl	8009938 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d64:	4b10      	ldr	r3, [pc, #64]	@ (8008da8 <prvCheckTasksWaitingTermination+0x50>)
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7fe fcf9 	bl	8007768 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008d76:	4b0d      	ldr	r3, [pc, #52]	@ (8008dac <prvCheckTasksWaitingTermination+0x54>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8008dac <prvCheckTasksWaitingTermination+0x54>)
 8008d7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008d80:	4b0b      	ldr	r3, [pc, #44]	@ (8008db0 <prvCheckTasksWaitingTermination+0x58>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3b01      	subs	r3, #1
 8008d86:	4a0a      	ldr	r2, [pc, #40]	@ (8008db0 <prvCheckTasksWaitingTermination+0x58>)
 8008d88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008d8a:	f000 fe07 	bl	800999c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 f810 	bl	8008db4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d94:	4b06      	ldr	r3, [pc, #24]	@ (8008db0 <prvCheckTasksWaitingTermination+0x58>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d1e1      	bne.n	8008d60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008d9c:	bf00      	nop
 8008d9e:	bf00      	nop
 8008da0:	3708      	adds	r7, #8
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop
 8008da8:	20000f4c 	.word	0x20000f4c
 8008dac:	20000f78 	.word	0x20000f78
 8008db0:	20000f60 	.word	0x20000f60

08008db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	3354      	adds	r3, #84	@ 0x54
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f002 f9cd 	bl	800b160 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d108      	bne.n	8008de2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f000 ff9f 	bl	8009d18 <vPortFree>
				vPortFree( pxTCB );
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 ff9c 	bl	8009d18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008de0:	e019      	b.n	8008e16 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d103      	bne.n	8008df4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 ff93 	bl	8009d18 <vPortFree>
	}
 8008df2:	e010      	b.n	8008e16 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d00b      	beq.n	8008e16 <prvDeleteTCB+0x62>
	__asm volatile
 8008dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e02:	f383 8811 	msr	BASEPRI, r3
 8008e06:	f3bf 8f6f 	isb	sy
 8008e0a:	f3bf 8f4f 	dsb	sy
 8008e0e:	60fb      	str	r3, [r7, #12]
}
 8008e10:	bf00      	nop
 8008e12:	bf00      	nop
 8008e14:	e7fd      	b.n	8008e12 <prvDeleteTCB+0x5e>
	}
 8008e16:	bf00      	nop
 8008e18:	3710      	adds	r7, #16
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
	...

08008e20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e26:	4b0c      	ldr	r3, [pc, #48]	@ (8008e58 <prvResetNextTaskUnblockTime+0x38>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d104      	bne.n	8008e3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008e30:	4b0a      	ldr	r3, [pc, #40]	@ (8008e5c <prvResetNextTaskUnblockTime+0x3c>)
 8008e32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008e38:	e008      	b.n	8008e4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e3a:	4b07      	ldr	r3, [pc, #28]	@ (8008e58 <prvResetNextTaskUnblockTime+0x38>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	4a04      	ldr	r2, [pc, #16]	@ (8008e5c <prvResetNextTaskUnblockTime+0x3c>)
 8008e4a:	6013      	str	r3, [r2, #0]
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr
 8008e58:	20000f30 	.word	0x20000f30
 8008e5c:	20000f98 	.word	0x20000f98

08008e60 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008e66:	4b0b      	ldr	r3, [pc, #44]	@ (8008e94 <xTaskGetSchedulerState+0x34>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d102      	bne.n	8008e74 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	607b      	str	r3, [r7, #4]
 8008e72:	e008      	b.n	8008e86 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e74:	4b08      	ldr	r3, [pc, #32]	@ (8008e98 <xTaskGetSchedulerState+0x38>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d102      	bne.n	8008e82 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008e7c:	2302      	movs	r3, #2
 8008e7e:	607b      	str	r3, [r7, #4]
 8008e80:	e001      	b.n	8008e86 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008e82:	2300      	movs	r3, #0
 8008e84:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008e86:	687b      	ldr	r3, [r7, #4]
	}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr
 8008e94:	20000f84 	.word	0x20000f84
 8008e98:	20000fa0 	.word	0x20000fa0

08008e9c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d058      	beq.n	8008f64 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8008f70 <xTaskPriorityDisinherit+0xd4>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d00b      	beq.n	8008ed4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec0:	f383 8811 	msr	BASEPRI, r3
 8008ec4:	f3bf 8f6f 	isb	sy
 8008ec8:	f3bf 8f4f 	dsb	sy
 8008ecc:	60fb      	str	r3, [r7, #12]
}
 8008ece:	bf00      	nop
 8008ed0:	bf00      	nop
 8008ed2:	e7fd      	b.n	8008ed0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d10b      	bne.n	8008ef4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	60bb      	str	r3, [r7, #8]
}
 8008eee:	bf00      	nop
 8008ef0:	bf00      	nop
 8008ef2:	e7fd      	b.n	8008ef0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ef8:	1e5a      	subs	r2, r3, #1
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d02c      	beq.n	8008f64 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d128      	bne.n	8008f64 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	3304      	adds	r3, #4
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fe fc26 	bl	8007768 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f28:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f34:	4b0f      	ldr	r3, [pc, #60]	@ (8008f74 <xTaskPriorityDisinherit+0xd8>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d903      	bls.n	8008f44 <xTaskPriorityDisinherit+0xa8>
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f40:	4a0c      	ldr	r2, [pc, #48]	@ (8008f74 <xTaskPriorityDisinherit+0xd8>)
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f48:	4613      	mov	r3, r2
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4a09      	ldr	r2, [pc, #36]	@ (8008f78 <xTaskPriorityDisinherit+0xdc>)
 8008f52:	441a      	add	r2, r3
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	f7fe fba7 	bl	80076ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f60:	2301      	movs	r3, #1
 8008f62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f64:	697b      	ldr	r3, [r7, #20]
	}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3718      	adds	r7, #24
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	20000aa4 	.word	0x20000aa4
 8008f74:	20000f80 	.word	0x20000f80
 8008f78:	20000aa8 	.word	0x20000aa8

08008f7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008f86:	4b21      	ldr	r3, [pc, #132]	@ (800900c <prvAddCurrentTaskToDelayedList+0x90>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f8c:	4b20      	ldr	r3, [pc, #128]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3304      	adds	r3, #4
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fe fbe8 	bl	8007768 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f9e:	d10a      	bne.n	8008fb6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d007      	beq.n	8008fb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	3304      	adds	r3, #4
 8008fac:	4619      	mov	r1, r3
 8008fae:	4819      	ldr	r0, [pc, #100]	@ (8009014 <prvAddCurrentTaskToDelayedList+0x98>)
 8008fb0:	f7fe fb7d 	bl	80076ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008fb4:	e026      	b.n	8009004 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4413      	add	r3, r2
 8008fbc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008fbe:	4b14      	ldr	r3, [pc, #80]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d209      	bcs.n	8008fe2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fce:	4b12      	ldr	r3, [pc, #72]	@ (8009018 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	4619      	mov	r1, r3
 8008fda:	4610      	mov	r0, r2
 8008fdc:	f7fe fb8b 	bl	80076f6 <vListInsert>
}
 8008fe0:	e010      	b.n	8009004 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800901c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3304      	adds	r3, #4
 8008fec:	4619      	mov	r1, r3
 8008fee:	4610      	mov	r0, r2
 8008ff0:	f7fe fb81 	bl	80076f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8009020 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d202      	bcs.n	8009004 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008ffe:	4a08      	ldr	r2, [pc, #32]	@ (8009020 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	6013      	str	r3, [r2, #0]
}
 8009004:	bf00      	nop
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	20000f7c 	.word	0x20000f7c
 8009010:	20000aa4 	.word	0x20000aa4
 8009014:	20000f64 	.word	0x20000f64
 8009018:	20000f34 	.word	0x20000f34
 800901c:	20000f30 	.word	0x20000f30
 8009020:	20000f98 	.word	0x20000f98

08009024 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b08a      	sub	sp, #40	@ 0x28
 8009028:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800902a:	2300      	movs	r3, #0
 800902c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800902e:	f000 fb13 	bl	8009658 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009032:	4b1d      	ldr	r3, [pc, #116]	@ (80090a8 <xTimerCreateTimerTask+0x84>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d021      	beq.n	800907e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800903a:	2300      	movs	r3, #0
 800903c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800903e:	2300      	movs	r3, #0
 8009040:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009042:	1d3a      	adds	r2, r7, #4
 8009044:	f107 0108 	add.w	r1, r7, #8
 8009048:	f107 030c 	add.w	r3, r7, #12
 800904c:	4618      	mov	r0, r3
 800904e:	f7fe fae7 	bl	8007620 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009052:	6879      	ldr	r1, [r7, #4]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	9202      	str	r2, [sp, #8]
 800905a:	9301      	str	r3, [sp, #4]
 800905c:	2302      	movs	r3, #2
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	2300      	movs	r3, #0
 8009062:	460a      	mov	r2, r1
 8009064:	4911      	ldr	r1, [pc, #68]	@ (80090ac <xTimerCreateTimerTask+0x88>)
 8009066:	4812      	ldr	r0, [pc, #72]	@ (80090b0 <xTimerCreateTimerTask+0x8c>)
 8009068:	f7ff f8a2 	bl	80081b0 <xTaskCreateStatic>
 800906c:	4603      	mov	r3, r0
 800906e:	4a11      	ldr	r2, [pc, #68]	@ (80090b4 <xTimerCreateTimerTask+0x90>)
 8009070:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009072:	4b10      	ldr	r3, [pc, #64]	@ (80090b4 <xTimerCreateTimerTask+0x90>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800907a:	2301      	movs	r3, #1
 800907c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d10b      	bne.n	800909c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009088:	f383 8811 	msr	BASEPRI, r3
 800908c:	f3bf 8f6f 	isb	sy
 8009090:	f3bf 8f4f 	dsb	sy
 8009094:	613b      	str	r3, [r7, #16]
}
 8009096:	bf00      	nop
 8009098:	bf00      	nop
 800909a:	e7fd      	b.n	8009098 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800909c:	697b      	ldr	r3, [r7, #20]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3718      	adds	r7, #24
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	20000fd4 	.word	0x20000fd4
 80090ac:	0800b2f4 	.word	0x0800b2f4
 80090b0:	080091f1 	.word	0x080091f1
 80090b4:	20000fd8 	.word	0x20000fd8

080090b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b08a      	sub	sp, #40	@ 0x28
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	607a      	str	r2, [r7, #4]
 80090c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80090c6:	2300      	movs	r3, #0
 80090c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10b      	bne.n	80090e8 <xTimerGenericCommand+0x30>
	__asm volatile
 80090d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d4:	f383 8811 	msr	BASEPRI, r3
 80090d8:	f3bf 8f6f 	isb	sy
 80090dc:	f3bf 8f4f 	dsb	sy
 80090e0:	623b      	str	r3, [r7, #32]
}
 80090e2:	bf00      	nop
 80090e4:	bf00      	nop
 80090e6:	e7fd      	b.n	80090e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80090e8:	4b19      	ldr	r3, [pc, #100]	@ (8009150 <xTimerGenericCommand+0x98>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d02a      	beq.n	8009146 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	2b05      	cmp	r3, #5
 8009100:	dc18      	bgt.n	8009134 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009102:	f7ff fead 	bl	8008e60 <xTaskGetSchedulerState>
 8009106:	4603      	mov	r3, r0
 8009108:	2b02      	cmp	r3, #2
 800910a:	d109      	bne.n	8009120 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800910c:	4b10      	ldr	r3, [pc, #64]	@ (8009150 <xTimerGenericCommand+0x98>)
 800910e:	6818      	ldr	r0, [r3, #0]
 8009110:	f107 0110 	add.w	r1, r7, #16
 8009114:	2300      	movs	r3, #0
 8009116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009118:	f7fe fc5a 	bl	80079d0 <xQueueGenericSend>
 800911c:	6278      	str	r0, [r7, #36]	@ 0x24
 800911e:	e012      	b.n	8009146 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009120:	4b0b      	ldr	r3, [pc, #44]	@ (8009150 <xTimerGenericCommand+0x98>)
 8009122:	6818      	ldr	r0, [r3, #0]
 8009124:	f107 0110 	add.w	r1, r7, #16
 8009128:	2300      	movs	r3, #0
 800912a:	2200      	movs	r2, #0
 800912c:	f7fe fc50 	bl	80079d0 <xQueueGenericSend>
 8009130:	6278      	str	r0, [r7, #36]	@ 0x24
 8009132:	e008      	b.n	8009146 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009134:	4b06      	ldr	r3, [pc, #24]	@ (8009150 <xTimerGenericCommand+0x98>)
 8009136:	6818      	ldr	r0, [r3, #0]
 8009138:	f107 0110 	add.w	r1, r7, #16
 800913c:	2300      	movs	r3, #0
 800913e:	683a      	ldr	r2, [r7, #0]
 8009140:	f7fe fd48 	bl	8007bd4 <xQueueGenericSendFromISR>
 8009144:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009148:	4618      	mov	r0, r3
 800914a:	3728      	adds	r7, #40	@ 0x28
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}
 8009150:	20000fd4 	.word	0x20000fd4

08009154 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b088      	sub	sp, #32
 8009158:	af02      	add	r7, sp, #8
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800915e:	4b23      	ldr	r3, [pc, #140]	@ (80091ec <prvProcessExpiredTimer+0x98>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	68db      	ldr	r3, [r3, #12]
 8009164:	68db      	ldr	r3, [r3, #12]
 8009166:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	3304      	adds	r3, #4
 800916c:	4618      	mov	r0, r3
 800916e:	f7fe fafb 	bl	8007768 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009178:	f003 0304 	and.w	r3, r3, #4
 800917c:	2b00      	cmp	r3, #0
 800917e:	d023      	beq.n	80091c8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	699a      	ldr	r2, [r3, #24]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	18d1      	adds	r1, r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	6978      	ldr	r0, [r7, #20]
 800918e:	f000 f8d5 	bl	800933c <prvInsertTimerInActiveList>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d020      	beq.n	80091da <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009198:	2300      	movs	r3, #0
 800919a:	9300      	str	r3, [sp, #0]
 800919c:	2300      	movs	r3, #0
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	2100      	movs	r1, #0
 80091a2:	6978      	ldr	r0, [r7, #20]
 80091a4:	f7ff ff88 	bl	80090b8 <xTimerGenericCommand>
 80091a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d114      	bne.n	80091da <prvProcessExpiredTimer+0x86>
	__asm volatile
 80091b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	60fb      	str	r3, [r7, #12]
}
 80091c2:	bf00      	nop
 80091c4:	bf00      	nop
 80091c6:	e7fd      	b.n	80091c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091ce:	f023 0301 	bic.w	r3, r3, #1
 80091d2:	b2da      	uxtb	r2, r3
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	6978      	ldr	r0, [r7, #20]
 80091e0:	4798      	blx	r3
}
 80091e2:	bf00      	nop
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	20000fcc 	.word	0x20000fcc

080091f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80091f8:	f107 0308 	add.w	r3, r7, #8
 80091fc:	4618      	mov	r0, r3
 80091fe:	f000 f859 	bl	80092b4 <prvGetNextExpireTime>
 8009202:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	4619      	mov	r1, r3
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f000 f805 	bl	8009218 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800920e:	f000 f8d7 	bl	80093c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009212:	bf00      	nop
 8009214:	e7f0      	b.n	80091f8 <prvTimerTask+0x8>
	...

08009218 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009222:	f7ff fa29 	bl	8008678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009226:	f107 0308 	add.w	r3, r7, #8
 800922a:	4618      	mov	r0, r3
 800922c:	f000 f866 	bl	80092fc <prvSampleTimeNow>
 8009230:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d130      	bne.n	800929a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d10a      	bne.n	8009254 <prvProcessTimerOrBlockTask+0x3c>
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	429a      	cmp	r2, r3
 8009244:	d806      	bhi.n	8009254 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009246:	f7ff fa25 	bl	8008694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800924a:	68f9      	ldr	r1, [r7, #12]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f7ff ff81 	bl	8009154 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009252:	e024      	b.n	800929e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d008      	beq.n	800926c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800925a:	4b13      	ldr	r3, [pc, #76]	@ (80092a8 <prvProcessTimerOrBlockTask+0x90>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d101      	bne.n	8009268 <prvProcessTimerOrBlockTask+0x50>
 8009264:	2301      	movs	r3, #1
 8009266:	e000      	b.n	800926a <prvProcessTimerOrBlockTask+0x52>
 8009268:	2300      	movs	r3, #0
 800926a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800926c:	4b0f      	ldr	r3, [pc, #60]	@ (80092ac <prvProcessTimerOrBlockTask+0x94>)
 800926e:	6818      	ldr	r0, [r3, #0]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	4619      	mov	r1, r3
 800927a:	f7fe ff65 	bl	8008148 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800927e:	f7ff fa09 	bl	8008694 <xTaskResumeAll>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10a      	bne.n	800929e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009288:	4b09      	ldr	r3, [pc, #36]	@ (80092b0 <prvProcessTimerOrBlockTask+0x98>)
 800928a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800928e:	601a      	str	r2, [r3, #0]
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	f3bf 8f6f 	isb	sy
}
 8009298:	e001      	b.n	800929e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800929a:	f7ff f9fb 	bl	8008694 <xTaskResumeAll>
}
 800929e:	bf00      	nop
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	20000fd0 	.word	0x20000fd0
 80092ac:	20000fd4 	.word	0x20000fd4
 80092b0:	e000ed04 	.word	0xe000ed04

080092b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80092b4:	b480      	push	{r7}
 80092b6:	b085      	sub	sp, #20
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80092bc:	4b0e      	ldr	r3, [pc, #56]	@ (80092f8 <prvGetNextExpireTime+0x44>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <prvGetNextExpireTime+0x16>
 80092c6:	2201      	movs	r2, #1
 80092c8:	e000      	b.n	80092cc <prvGetNextExpireTime+0x18>
 80092ca:	2200      	movs	r2, #0
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d105      	bne.n	80092e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80092d8:	4b07      	ldr	r3, [pc, #28]	@ (80092f8 <prvGetNextExpireTime+0x44>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68db      	ldr	r3, [r3, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	60fb      	str	r3, [r7, #12]
 80092e2:	e001      	b.n	80092e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80092e4:	2300      	movs	r3, #0
 80092e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80092e8:	68fb      	ldr	r3, [r7, #12]
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3714      	adds	r7, #20
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr
 80092f6:	bf00      	nop
 80092f8:	20000fcc 	.word	0x20000fcc

080092fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009304:	f7ff fa64 	bl	80087d0 <xTaskGetTickCount>
 8009308:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800930a:	4b0b      	ldr	r3, [pc, #44]	@ (8009338 <prvSampleTimeNow+0x3c>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	429a      	cmp	r2, r3
 8009312:	d205      	bcs.n	8009320 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009314:	f000 f93a 	bl	800958c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	e002      	b.n	8009326 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009326:	4a04      	ldr	r2, [pc, #16]	@ (8009338 <prvSampleTimeNow+0x3c>)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800932c:	68fb      	ldr	r3, [r7, #12]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20000fdc 	.word	0x20000fdc

0800933c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	607a      	str	r2, [r7, #4]
 8009348:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800934a:	2300      	movs	r3, #0
 800934c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	68ba      	ldr	r2, [r7, #8]
 8009352:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	68fa      	ldr	r2, [r7, #12]
 8009358:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	429a      	cmp	r2, r3
 8009360:	d812      	bhi.n	8009388 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	1ad2      	subs	r2, r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	429a      	cmp	r2, r3
 800936e:	d302      	bcc.n	8009376 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009370:	2301      	movs	r3, #1
 8009372:	617b      	str	r3, [r7, #20]
 8009374:	e01b      	b.n	80093ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009376:	4b10      	ldr	r3, [pc, #64]	@ (80093b8 <prvInsertTimerInActiveList+0x7c>)
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	3304      	adds	r3, #4
 800937e:	4619      	mov	r1, r3
 8009380:	4610      	mov	r0, r2
 8009382:	f7fe f9b8 	bl	80076f6 <vListInsert>
 8009386:	e012      	b.n	80093ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	429a      	cmp	r2, r3
 800938e:	d206      	bcs.n	800939e <prvInsertTimerInActiveList+0x62>
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	429a      	cmp	r2, r3
 8009396:	d302      	bcc.n	800939e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009398:	2301      	movs	r3, #1
 800939a:	617b      	str	r3, [r7, #20]
 800939c:	e007      	b.n	80093ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800939e:	4b07      	ldr	r3, [pc, #28]	@ (80093bc <prvInsertTimerInActiveList+0x80>)
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	3304      	adds	r3, #4
 80093a6:	4619      	mov	r1, r3
 80093a8:	4610      	mov	r0, r2
 80093aa:	f7fe f9a4 	bl	80076f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80093ae:	697b      	ldr	r3, [r7, #20]
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3718      	adds	r7, #24
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	20000fd0 	.word	0x20000fd0
 80093bc:	20000fcc 	.word	0x20000fcc

080093c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b08e      	sub	sp, #56	@ 0x38
 80093c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80093c6:	e0ce      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	da19      	bge.n	8009402 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80093ce:	1d3b      	adds	r3, r7, #4
 80093d0:	3304      	adds	r3, #4
 80093d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80093d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10b      	bne.n	80093f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	61fb      	str	r3, [r7, #28]
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80093f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093f8:	6850      	ldr	r0, [r2, #4]
 80093fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093fc:	6892      	ldr	r2, [r2, #8]
 80093fe:	4611      	mov	r1, r2
 8009400:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	f2c0 80ae 	blt.w	8009566 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800940e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d004      	beq.n	8009420 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009418:	3304      	adds	r3, #4
 800941a:	4618      	mov	r0, r3
 800941c:	f7fe f9a4 	bl	8007768 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009420:	463b      	mov	r3, r7
 8009422:	4618      	mov	r0, r3
 8009424:	f7ff ff6a 	bl	80092fc <prvSampleTimeNow>
 8009428:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b09      	cmp	r3, #9
 800942e:	f200 8097 	bhi.w	8009560 <prvProcessReceivedCommands+0x1a0>
 8009432:	a201      	add	r2, pc, #4	@ (adr r2, 8009438 <prvProcessReceivedCommands+0x78>)
 8009434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009438:	08009461 	.word	0x08009461
 800943c:	08009461 	.word	0x08009461
 8009440:	08009461 	.word	0x08009461
 8009444:	080094d7 	.word	0x080094d7
 8009448:	080094eb 	.word	0x080094eb
 800944c:	08009537 	.word	0x08009537
 8009450:	08009461 	.word	0x08009461
 8009454:	08009461 	.word	0x08009461
 8009458:	080094d7 	.word	0x080094d7
 800945c:	080094eb 	.word	0x080094eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009466:	f043 0301 	orr.w	r3, r3, #1
 800946a:	b2da      	uxtb	r2, r3
 800946c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	18d1      	adds	r1, r2, r3
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800947e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009480:	f7ff ff5c 	bl	800933c <prvInsertTimerInActiveList>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d06c      	beq.n	8009564 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800948a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009490:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009494:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b00      	cmp	r3, #0
 800949e:	d061      	beq.n	8009564 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80094a0:	68ba      	ldr	r2, [r7, #8]
 80094a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	441a      	add	r2, r3
 80094a8:	2300      	movs	r3, #0
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	2300      	movs	r3, #0
 80094ae:	2100      	movs	r1, #0
 80094b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094b2:	f7ff fe01 	bl	80090b8 <xTimerGenericCommand>
 80094b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80094b8:	6a3b      	ldr	r3, [r7, #32]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d152      	bne.n	8009564 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80094be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	61bb      	str	r3, [r7, #24]
}
 80094d0:	bf00      	nop
 80094d2:	bf00      	nop
 80094d4:	e7fd      	b.n	80094d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094dc:	f023 0301 	bic.w	r3, r3, #1
 80094e0:	b2da      	uxtb	r2, r3
 80094e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80094e8:	e03d      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80094ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094f0:	f043 0301 	orr.w	r3, r3, #1
 80094f4:	b2da      	uxtb	r2, r3
 80094f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80094fc:	68ba      	ldr	r2, [r7, #8]
 80094fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009500:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10b      	bne.n	8009522 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800950a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950e:	f383 8811 	msr	BASEPRI, r3
 8009512:	f3bf 8f6f 	isb	sy
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	617b      	str	r3, [r7, #20]
}
 800951c:	bf00      	nop
 800951e:	bf00      	nop
 8009520:	e7fd      	b.n	800951e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009524:	699a      	ldr	r2, [r3, #24]
 8009526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009528:	18d1      	adds	r1, r2, r3
 800952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800952e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009530:	f7ff ff04 	bl	800933c <prvInsertTimerInActiveList>
					break;
 8009534:	e017      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800953c:	f003 0302 	and.w	r3, r3, #2
 8009540:	2b00      	cmp	r3, #0
 8009542:	d103      	bne.n	800954c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009544:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009546:	f000 fbe7 	bl	8009d18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800954a:	e00c      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800954c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009552:	f023 0301 	bic.w	r3, r3, #1
 8009556:	b2da      	uxtb	r2, r3
 8009558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800955e:	e002      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009560:	bf00      	nop
 8009562:	e000      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
					break;
 8009564:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009566:	4b08      	ldr	r3, [pc, #32]	@ (8009588 <prvProcessReceivedCommands+0x1c8>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	1d39      	adds	r1, r7, #4
 800956c:	2200      	movs	r2, #0
 800956e:	4618      	mov	r0, r3
 8009570:	f7fe fbce 	bl	8007d10 <xQueueReceive>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	f47f af26 	bne.w	80093c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800957c:	bf00      	nop
 800957e:	bf00      	nop
 8009580:	3730      	adds	r7, #48	@ 0x30
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
 8009586:	bf00      	nop
 8009588:	20000fd4 	.word	0x20000fd4

0800958c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b088      	sub	sp, #32
 8009590:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009592:	e049      	b.n	8009628 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009594:	4b2e      	ldr	r3, [pc, #184]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800959e:	4b2c      	ldr	r3, [pc, #176]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	3304      	adds	r3, #4
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7fe f8db 	bl	8007768 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6a1b      	ldr	r3, [r3, #32]
 80095b6:	68f8      	ldr	r0, [r7, #12]
 80095b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095c0:	f003 0304 	and.w	r3, r3, #4
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d02f      	beq.n	8009628 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	4413      	add	r3, r2
 80095d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80095d2:	68ba      	ldr	r2, [r7, #8]
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d90e      	bls.n	80095f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	68ba      	ldr	r2, [r7, #8]
 80095de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80095e6:	4b1a      	ldr	r3, [pc, #104]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	3304      	adds	r3, #4
 80095ee:	4619      	mov	r1, r3
 80095f0:	4610      	mov	r0, r2
 80095f2:	f7fe f880 	bl	80076f6 <vListInsert>
 80095f6:	e017      	b.n	8009628 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80095f8:	2300      	movs	r3, #0
 80095fa:	9300      	str	r3, [sp, #0]
 80095fc:	2300      	movs	r3, #0
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	2100      	movs	r1, #0
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f7ff fd58 	bl	80090b8 <xTimerGenericCommand>
 8009608:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10b      	bne.n	8009628 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	603b      	str	r3, [r7, #0]
}
 8009622:	bf00      	nop
 8009624:	bf00      	nop
 8009626:	e7fd      	b.n	8009624 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009628:	4b09      	ldr	r3, [pc, #36]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1b0      	bne.n	8009594 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009632:	4b07      	ldr	r3, [pc, #28]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009638:	4b06      	ldr	r3, [pc, #24]	@ (8009654 <prvSwitchTimerLists+0xc8>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a04      	ldr	r2, [pc, #16]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 800963e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009640:	4a04      	ldr	r2, [pc, #16]	@ (8009654 <prvSwitchTimerLists+0xc8>)
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	6013      	str	r3, [r2, #0]
}
 8009646:	bf00      	nop
 8009648:	3718      	adds	r7, #24
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	20000fcc 	.word	0x20000fcc
 8009654:	20000fd0 	.word	0x20000fd0

08009658 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800965e:	f000 f96b 	bl	8009938 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009662:	4b15      	ldr	r3, [pc, #84]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d120      	bne.n	80096ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800966a:	4814      	ldr	r0, [pc, #80]	@ (80096bc <prvCheckForValidListAndQueue+0x64>)
 800966c:	f7fd fff2 	bl	8007654 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009670:	4813      	ldr	r0, [pc, #76]	@ (80096c0 <prvCheckForValidListAndQueue+0x68>)
 8009672:	f7fd ffef 	bl	8007654 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009676:	4b13      	ldr	r3, [pc, #76]	@ (80096c4 <prvCheckForValidListAndQueue+0x6c>)
 8009678:	4a10      	ldr	r2, [pc, #64]	@ (80096bc <prvCheckForValidListAndQueue+0x64>)
 800967a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800967c:	4b12      	ldr	r3, [pc, #72]	@ (80096c8 <prvCheckForValidListAndQueue+0x70>)
 800967e:	4a10      	ldr	r2, [pc, #64]	@ (80096c0 <prvCheckForValidListAndQueue+0x68>)
 8009680:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009682:	2300      	movs	r3, #0
 8009684:	9300      	str	r3, [sp, #0]
 8009686:	4b11      	ldr	r3, [pc, #68]	@ (80096cc <prvCheckForValidListAndQueue+0x74>)
 8009688:	4a11      	ldr	r2, [pc, #68]	@ (80096d0 <prvCheckForValidListAndQueue+0x78>)
 800968a:	2110      	movs	r1, #16
 800968c:	200a      	movs	r0, #10
 800968e:	f7fe f8ff 	bl	8007890 <xQueueGenericCreateStatic>
 8009692:	4603      	mov	r3, r0
 8009694:	4a08      	ldr	r2, [pc, #32]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 8009696:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009698:	4b07      	ldr	r3, [pc, #28]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d005      	beq.n	80096ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80096a0:	4b05      	ldr	r3, [pc, #20]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	490b      	ldr	r1, [pc, #44]	@ (80096d4 <prvCheckForValidListAndQueue+0x7c>)
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fe fd24 	bl	80080f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80096ac:	f000 f976 	bl	800999c <vPortExitCritical>
}
 80096b0:	bf00      	nop
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	20000fd4 	.word	0x20000fd4
 80096bc:	20000fa4 	.word	0x20000fa4
 80096c0:	20000fb8 	.word	0x20000fb8
 80096c4:	20000fcc 	.word	0x20000fcc
 80096c8:	20000fd0 	.word	0x20000fd0
 80096cc:	20001080 	.word	0x20001080
 80096d0:	20000fe0 	.word	0x20000fe0
 80096d4:	0800b2fc 	.word	0x0800b2fc

080096d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	60f8      	str	r0, [r7, #12]
 80096e0:	60b9      	str	r1, [r7, #8]
 80096e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3b04      	subs	r3, #4
 80096e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80096f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	3b04      	subs	r3, #4
 80096f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	f023 0201 	bic.w	r2, r3, #1
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	3b04      	subs	r3, #4
 8009706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009708:	4a0c      	ldr	r2, [pc, #48]	@ (800973c <pxPortInitialiseStack+0x64>)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	3b14      	subs	r3, #20
 8009712:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	3b04      	subs	r3, #4
 800971e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f06f 0202 	mvn.w	r2, #2
 8009726:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	3b20      	subs	r3, #32
 800972c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800972e:	68fb      	ldr	r3, [r7, #12]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3714      	adds	r7, #20
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr
 800973c:	08009741 	.word	0x08009741

08009740 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800974a:	4b13      	ldr	r3, [pc, #76]	@ (8009798 <prvTaskExitError+0x58>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009752:	d00b      	beq.n	800976c <prvTaskExitError+0x2c>
	__asm volatile
 8009754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009758:	f383 8811 	msr	BASEPRI, r3
 800975c:	f3bf 8f6f 	isb	sy
 8009760:	f3bf 8f4f 	dsb	sy
 8009764:	60fb      	str	r3, [r7, #12]
}
 8009766:	bf00      	nop
 8009768:	bf00      	nop
 800976a:	e7fd      	b.n	8009768 <prvTaskExitError+0x28>
	__asm volatile
 800976c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009770:	f383 8811 	msr	BASEPRI, r3
 8009774:	f3bf 8f6f 	isb	sy
 8009778:	f3bf 8f4f 	dsb	sy
 800977c:	60bb      	str	r3, [r7, #8]
}
 800977e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009780:	bf00      	nop
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d0fc      	beq.n	8009782 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009788:	bf00      	nop
 800978a:	bf00      	nop
 800978c:	3714      	adds	r7, #20
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	20000098 	.word	0x20000098
 800979c:	00000000 	.word	0x00000000

080097a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80097a0:	4b07      	ldr	r3, [pc, #28]	@ (80097c0 <pxCurrentTCBConst2>)
 80097a2:	6819      	ldr	r1, [r3, #0]
 80097a4:	6808      	ldr	r0, [r1, #0]
 80097a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097aa:	f380 8809 	msr	PSP, r0
 80097ae:	f3bf 8f6f 	isb	sy
 80097b2:	f04f 0000 	mov.w	r0, #0
 80097b6:	f380 8811 	msr	BASEPRI, r0
 80097ba:	4770      	bx	lr
 80097bc:	f3af 8000 	nop.w

080097c0 <pxCurrentTCBConst2>:
 80097c0:	20000aa4 	.word	0x20000aa4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80097c4:	bf00      	nop
 80097c6:	bf00      	nop

080097c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80097c8:	4808      	ldr	r0, [pc, #32]	@ (80097ec <prvPortStartFirstTask+0x24>)
 80097ca:	6800      	ldr	r0, [r0, #0]
 80097cc:	6800      	ldr	r0, [r0, #0]
 80097ce:	f380 8808 	msr	MSP, r0
 80097d2:	f04f 0000 	mov.w	r0, #0
 80097d6:	f380 8814 	msr	CONTROL, r0
 80097da:	b662      	cpsie	i
 80097dc:	b661      	cpsie	f
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	df00      	svc	0
 80097e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80097ea:	bf00      	nop
 80097ec:	e000ed08 	.word	0xe000ed08

080097f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80097f6:	4b47      	ldr	r3, [pc, #284]	@ (8009914 <xPortStartScheduler+0x124>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a47      	ldr	r2, [pc, #284]	@ (8009918 <xPortStartScheduler+0x128>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d10b      	bne.n	8009818 <xPortStartScheduler+0x28>
	__asm volatile
 8009800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	60fb      	str	r3, [r7, #12]
}
 8009812:	bf00      	nop
 8009814:	bf00      	nop
 8009816:	e7fd      	b.n	8009814 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009818:	4b3e      	ldr	r3, [pc, #248]	@ (8009914 <xPortStartScheduler+0x124>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a3f      	ldr	r2, [pc, #252]	@ (800991c <xPortStartScheduler+0x12c>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d10b      	bne.n	800983a <xPortStartScheduler+0x4a>
	__asm volatile
 8009822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009826:	f383 8811 	msr	BASEPRI, r3
 800982a:	f3bf 8f6f 	isb	sy
 800982e:	f3bf 8f4f 	dsb	sy
 8009832:	613b      	str	r3, [r7, #16]
}
 8009834:	bf00      	nop
 8009836:	bf00      	nop
 8009838:	e7fd      	b.n	8009836 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800983a:	4b39      	ldr	r3, [pc, #228]	@ (8009920 <xPortStartScheduler+0x130>)
 800983c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	b2db      	uxtb	r3, r3
 8009844:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	22ff      	movs	r2, #255	@ 0xff
 800984a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	b2db      	uxtb	r3, r3
 8009852:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009854:	78fb      	ldrb	r3, [r7, #3]
 8009856:	b2db      	uxtb	r3, r3
 8009858:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800985c:	b2da      	uxtb	r2, r3
 800985e:	4b31      	ldr	r3, [pc, #196]	@ (8009924 <xPortStartScheduler+0x134>)
 8009860:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009862:	4b31      	ldr	r3, [pc, #196]	@ (8009928 <xPortStartScheduler+0x138>)
 8009864:	2207      	movs	r2, #7
 8009866:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009868:	e009      	b.n	800987e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800986a:	4b2f      	ldr	r3, [pc, #188]	@ (8009928 <xPortStartScheduler+0x138>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3b01      	subs	r3, #1
 8009870:	4a2d      	ldr	r2, [pc, #180]	@ (8009928 <xPortStartScheduler+0x138>)
 8009872:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009874:	78fb      	ldrb	r3, [r7, #3]
 8009876:	b2db      	uxtb	r3, r3
 8009878:	005b      	lsls	r3, r3, #1
 800987a:	b2db      	uxtb	r3, r3
 800987c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800987e:	78fb      	ldrb	r3, [r7, #3]
 8009880:	b2db      	uxtb	r3, r3
 8009882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009886:	2b80      	cmp	r3, #128	@ 0x80
 8009888:	d0ef      	beq.n	800986a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800988a:	4b27      	ldr	r3, [pc, #156]	@ (8009928 <xPortStartScheduler+0x138>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f1c3 0307 	rsb	r3, r3, #7
 8009892:	2b04      	cmp	r3, #4
 8009894:	d00b      	beq.n	80098ae <xPortStartScheduler+0xbe>
	__asm volatile
 8009896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	60bb      	str	r3, [r7, #8]
}
 80098a8:	bf00      	nop
 80098aa:	bf00      	nop
 80098ac:	e7fd      	b.n	80098aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80098ae:	4b1e      	ldr	r3, [pc, #120]	@ (8009928 <xPortStartScheduler+0x138>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	021b      	lsls	r3, r3, #8
 80098b4:	4a1c      	ldr	r2, [pc, #112]	@ (8009928 <xPortStartScheduler+0x138>)
 80098b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80098b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009928 <xPortStartScheduler+0x138>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80098c0:	4a19      	ldr	r2, [pc, #100]	@ (8009928 <xPortStartScheduler+0x138>)
 80098c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	b2da      	uxtb	r2, r3
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80098cc:	4b17      	ldr	r3, [pc, #92]	@ (800992c <xPortStartScheduler+0x13c>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a16      	ldr	r2, [pc, #88]	@ (800992c <xPortStartScheduler+0x13c>)
 80098d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80098d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80098d8:	4b14      	ldr	r3, [pc, #80]	@ (800992c <xPortStartScheduler+0x13c>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a13      	ldr	r2, [pc, #76]	@ (800992c <xPortStartScheduler+0x13c>)
 80098de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80098e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80098e4:	f000 f8da 	bl	8009a9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80098e8:	4b11      	ldr	r3, [pc, #68]	@ (8009930 <xPortStartScheduler+0x140>)
 80098ea:	2200      	movs	r2, #0
 80098ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80098ee:	f000 f8f9 	bl	8009ae4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80098f2:	4b10      	ldr	r3, [pc, #64]	@ (8009934 <xPortStartScheduler+0x144>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a0f      	ldr	r2, [pc, #60]	@ (8009934 <xPortStartScheduler+0x144>)
 80098f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80098fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80098fe:	f7ff ff63 	bl	80097c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009902:	f7ff f82f 	bl	8008964 <vTaskSwitchContext>
	prvTaskExitError();
 8009906:	f7ff ff1b 	bl	8009740 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800990a:	2300      	movs	r3, #0
}
 800990c:	4618      	mov	r0, r3
 800990e:	3718      	adds	r7, #24
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	e000ed00 	.word	0xe000ed00
 8009918:	410fc271 	.word	0x410fc271
 800991c:	410fc270 	.word	0x410fc270
 8009920:	e000e400 	.word	0xe000e400
 8009924:	200010d0 	.word	0x200010d0
 8009928:	200010d4 	.word	0x200010d4
 800992c:	e000ed20 	.word	0xe000ed20
 8009930:	20000098 	.word	0x20000098
 8009934:	e000ef34 	.word	0xe000ef34

08009938 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
	__asm volatile
 800993e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009942:	f383 8811 	msr	BASEPRI, r3
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	f3bf 8f4f 	dsb	sy
 800994e:	607b      	str	r3, [r7, #4]
}
 8009950:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009952:	4b10      	ldr	r3, [pc, #64]	@ (8009994 <vPortEnterCritical+0x5c>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	3301      	adds	r3, #1
 8009958:	4a0e      	ldr	r2, [pc, #56]	@ (8009994 <vPortEnterCritical+0x5c>)
 800995a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800995c:	4b0d      	ldr	r3, [pc, #52]	@ (8009994 <vPortEnterCritical+0x5c>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2b01      	cmp	r3, #1
 8009962:	d110      	bne.n	8009986 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009964:	4b0c      	ldr	r3, [pc, #48]	@ (8009998 <vPortEnterCritical+0x60>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	b2db      	uxtb	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d00b      	beq.n	8009986 <vPortEnterCritical+0x4e>
	__asm volatile
 800996e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009972:	f383 8811 	msr	BASEPRI, r3
 8009976:	f3bf 8f6f 	isb	sy
 800997a:	f3bf 8f4f 	dsb	sy
 800997e:	603b      	str	r3, [r7, #0]
}
 8009980:	bf00      	nop
 8009982:	bf00      	nop
 8009984:	e7fd      	b.n	8009982 <vPortEnterCritical+0x4a>
	}
}
 8009986:	bf00      	nop
 8009988:	370c      	adds	r7, #12
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop
 8009994:	20000098 	.word	0x20000098
 8009998:	e000ed04 	.word	0xe000ed04

0800999c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80099a2:	4b12      	ldr	r3, [pc, #72]	@ (80099ec <vPortExitCritical+0x50>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d10b      	bne.n	80099c2 <vPortExitCritical+0x26>
	__asm volatile
 80099aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ae:	f383 8811 	msr	BASEPRI, r3
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	607b      	str	r3, [r7, #4]
}
 80099bc:	bf00      	nop
 80099be:	bf00      	nop
 80099c0:	e7fd      	b.n	80099be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80099c2:	4b0a      	ldr	r3, [pc, #40]	@ (80099ec <vPortExitCritical+0x50>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	3b01      	subs	r3, #1
 80099c8:	4a08      	ldr	r2, [pc, #32]	@ (80099ec <vPortExitCritical+0x50>)
 80099ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80099cc:	4b07      	ldr	r3, [pc, #28]	@ (80099ec <vPortExitCritical+0x50>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d105      	bne.n	80099e0 <vPortExitCritical+0x44>
 80099d4:	2300      	movs	r3, #0
 80099d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	f383 8811 	msr	BASEPRI, r3
}
 80099de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr
 80099ec:	20000098 	.word	0x20000098

080099f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80099f0:	f3ef 8009 	mrs	r0, PSP
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	4b15      	ldr	r3, [pc, #84]	@ (8009a50 <pxCurrentTCBConst>)
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	f01e 0f10 	tst.w	lr, #16
 8009a00:	bf08      	it	eq
 8009a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a0a:	6010      	str	r0, [r2, #0]
 8009a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009a10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009a14:	f380 8811 	msr	BASEPRI, r0
 8009a18:	f3bf 8f4f 	dsb	sy
 8009a1c:	f3bf 8f6f 	isb	sy
 8009a20:	f7fe ffa0 	bl	8008964 <vTaskSwitchContext>
 8009a24:	f04f 0000 	mov.w	r0, #0
 8009a28:	f380 8811 	msr	BASEPRI, r0
 8009a2c:	bc09      	pop	{r0, r3}
 8009a2e:	6819      	ldr	r1, [r3, #0]
 8009a30:	6808      	ldr	r0, [r1, #0]
 8009a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a36:	f01e 0f10 	tst.w	lr, #16
 8009a3a:	bf08      	it	eq
 8009a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009a40:	f380 8809 	msr	PSP, r0
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	f3af 8000 	nop.w

08009a50 <pxCurrentTCBConst>:
 8009a50:	20000aa4 	.word	0x20000aa4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009a54:	bf00      	nop
 8009a56:	bf00      	nop

08009a58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b082      	sub	sp, #8
 8009a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a62:	f383 8811 	msr	BASEPRI, r3
 8009a66:	f3bf 8f6f 	isb	sy
 8009a6a:	f3bf 8f4f 	dsb	sy
 8009a6e:	607b      	str	r3, [r7, #4]
}
 8009a70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009a72:	f7fe febd 	bl	80087f0 <xTaskIncrementTick>
 8009a76:	4603      	mov	r3, r0
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d003      	beq.n	8009a84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009a7c:	4b06      	ldr	r3, [pc, #24]	@ (8009a98 <xPortSysTickHandler+0x40>)
 8009a7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a82:	601a      	str	r2, [r3, #0]
 8009a84:	2300      	movs	r3, #0
 8009a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	f383 8811 	msr	BASEPRI, r3
}
 8009a8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009a90:	bf00      	nop
 8009a92:	3708      	adds	r7, #8
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}
 8009a98:	e000ed04 	.word	0xe000ed04

08009a9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad0 <vPortSetupTimerInterrupt+0x34>)
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad4 <vPortSetupTimerInterrupt+0x38>)
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009aac:	4b0a      	ldr	r3, [pc, #40]	@ (8009ad8 <vPortSetupTimerInterrupt+0x3c>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a0a      	ldr	r2, [pc, #40]	@ (8009adc <vPortSetupTimerInterrupt+0x40>)
 8009ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab6:	099b      	lsrs	r3, r3, #6
 8009ab8:	4a09      	ldr	r2, [pc, #36]	@ (8009ae0 <vPortSetupTimerInterrupt+0x44>)
 8009aba:	3b01      	subs	r3, #1
 8009abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009abe:	4b04      	ldr	r3, [pc, #16]	@ (8009ad0 <vPortSetupTimerInterrupt+0x34>)
 8009ac0:	2207      	movs	r2, #7
 8009ac2:	601a      	str	r2, [r3, #0]
}
 8009ac4:	bf00      	nop
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	e000e010 	.word	0xe000e010
 8009ad4:	e000e018 	.word	0xe000e018
 8009ad8:	20000000 	.word	0x20000000
 8009adc:	10624dd3 	.word	0x10624dd3
 8009ae0:	e000e014 	.word	0xe000e014

08009ae4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ae4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009af4 <vPortEnableVFP+0x10>
 8009ae8:	6801      	ldr	r1, [r0, #0]
 8009aea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009aee:	6001      	str	r1, [r0, #0]
 8009af0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009af2:	bf00      	nop
 8009af4:	e000ed88 	.word	0xe000ed88

08009af8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009afe:	f3ef 8305 	mrs	r3, IPSR
 8009b02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2b0f      	cmp	r3, #15
 8009b08:	d915      	bls.n	8009b36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009b0a:	4a18      	ldr	r2, [pc, #96]	@ (8009b6c <vPortValidateInterruptPriority+0x74>)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	4413      	add	r3, r2
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009b14:	4b16      	ldr	r3, [pc, #88]	@ (8009b70 <vPortValidateInterruptPriority+0x78>)
 8009b16:	781b      	ldrb	r3, [r3, #0]
 8009b18:	7afa      	ldrb	r2, [r7, #11]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d20b      	bcs.n	8009b36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	607b      	str	r3, [r7, #4]
}
 8009b30:	bf00      	nop
 8009b32:	bf00      	nop
 8009b34:	e7fd      	b.n	8009b32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009b36:	4b0f      	ldr	r3, [pc, #60]	@ (8009b74 <vPortValidateInterruptPriority+0x7c>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8009b78 <vPortValidateInterruptPriority+0x80>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d90b      	bls.n	8009b5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b4a:	f383 8811 	msr	BASEPRI, r3
 8009b4e:	f3bf 8f6f 	isb	sy
 8009b52:	f3bf 8f4f 	dsb	sy
 8009b56:	603b      	str	r3, [r7, #0]
}
 8009b58:	bf00      	nop
 8009b5a:	bf00      	nop
 8009b5c:	e7fd      	b.n	8009b5a <vPortValidateInterruptPriority+0x62>
	}
 8009b5e:	bf00      	nop
 8009b60:	3714      	adds	r7, #20
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	e000e3f0 	.word	0xe000e3f0
 8009b70:	200010d0 	.word	0x200010d0
 8009b74:	e000ed0c 	.word	0xe000ed0c
 8009b78:	200010d4 	.word	0x200010d4

08009b7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b08a      	sub	sp, #40	@ 0x28
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009b84:	2300      	movs	r3, #0
 8009b86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009b88:	f7fe fd76 	bl	8008678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009b8c:	4b5c      	ldr	r3, [pc, #368]	@ (8009d00 <pvPortMalloc+0x184>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d101      	bne.n	8009b98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009b94:	f000 f924 	bl	8009de0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009b98:	4b5a      	ldr	r3, [pc, #360]	@ (8009d04 <pvPortMalloc+0x188>)
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	f040 8095 	bne.w	8009cd0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d01e      	beq.n	8009bea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009bac:	2208      	movs	r2, #8
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4413      	add	r3, r2
 8009bb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f003 0307 	and.w	r3, r3, #7
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d015      	beq.n	8009bea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f023 0307 	bic.w	r3, r3, #7
 8009bc4:	3308      	adds	r3, #8
 8009bc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f003 0307 	and.w	r3, r3, #7
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00b      	beq.n	8009bea <pvPortMalloc+0x6e>
	__asm volatile
 8009bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd6:	f383 8811 	msr	BASEPRI, r3
 8009bda:	f3bf 8f6f 	isb	sy
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	617b      	str	r3, [r7, #20]
}
 8009be4:	bf00      	nop
 8009be6:	bf00      	nop
 8009be8:	e7fd      	b.n	8009be6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d06f      	beq.n	8009cd0 <pvPortMalloc+0x154>
 8009bf0:	4b45      	ldr	r3, [pc, #276]	@ (8009d08 <pvPortMalloc+0x18c>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d86a      	bhi.n	8009cd0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009bfa:	4b44      	ldr	r3, [pc, #272]	@ (8009d0c <pvPortMalloc+0x190>)
 8009bfc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009bfe:	4b43      	ldr	r3, [pc, #268]	@ (8009d0c <pvPortMalloc+0x190>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c04:	e004      	b.n	8009c10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	687a      	ldr	r2, [r7, #4]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d903      	bls.n	8009c22 <pvPortMalloc+0xa6>
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1f1      	bne.n	8009c06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009c22:	4b37      	ldr	r3, [pc, #220]	@ (8009d00 <pvPortMalloc+0x184>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d051      	beq.n	8009cd0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009c2c:	6a3b      	ldr	r3, [r7, #32]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2208      	movs	r2, #8
 8009c32:	4413      	add	r3, r2
 8009c34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	6a3b      	ldr	r3, [r7, #32]
 8009c3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c40:	685a      	ldr	r2, [r3, #4]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	1ad2      	subs	r2, r2, r3
 8009c46:	2308      	movs	r3, #8
 8009c48:	005b      	lsls	r3, r3, #1
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d920      	bls.n	8009c90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4413      	add	r3, r2
 8009c54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c56:	69bb      	ldr	r3, [r7, #24]
 8009c58:	f003 0307 	and.w	r3, r3, #7
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d00b      	beq.n	8009c78 <pvPortMalloc+0xfc>
	__asm volatile
 8009c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c64:	f383 8811 	msr	BASEPRI, r3
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	f3bf 8f4f 	dsb	sy
 8009c70:	613b      	str	r3, [r7, #16]
}
 8009c72:	bf00      	nop
 8009c74:	bf00      	nop
 8009c76:	e7fd      	b.n	8009c74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	1ad2      	subs	r2, r2, r3
 8009c80:	69bb      	ldr	r3, [r7, #24]
 8009c82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c86:	687a      	ldr	r2, [r7, #4]
 8009c88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009c8a:	69b8      	ldr	r0, [r7, #24]
 8009c8c:	f000 f90a 	bl	8009ea4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009c90:	4b1d      	ldr	r3, [pc, #116]	@ (8009d08 <pvPortMalloc+0x18c>)
 8009c92:	681a      	ldr	r2, [r3, #0]
 8009c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	1ad3      	subs	r3, r2, r3
 8009c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8009d08 <pvPortMalloc+0x18c>)
 8009c9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8009d08 <pvPortMalloc+0x18c>)
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8009d10 <pvPortMalloc+0x194>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d203      	bcs.n	8009cb2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009caa:	4b17      	ldr	r3, [pc, #92]	@ (8009d08 <pvPortMalloc+0x18c>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4a18      	ldr	r2, [pc, #96]	@ (8009d10 <pvPortMalloc+0x194>)
 8009cb0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	4b13      	ldr	r3, [pc, #76]	@ (8009d04 <pvPortMalloc+0x188>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	431a      	orrs	r2, r3
 8009cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cbe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009cc6:	4b13      	ldr	r3, [pc, #76]	@ (8009d14 <pvPortMalloc+0x198>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	3301      	adds	r3, #1
 8009ccc:	4a11      	ldr	r2, [pc, #68]	@ (8009d14 <pvPortMalloc+0x198>)
 8009cce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009cd0:	f7fe fce0 	bl	8008694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009cd4:	69fb      	ldr	r3, [r7, #28]
 8009cd6:	f003 0307 	and.w	r3, r3, #7
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d00b      	beq.n	8009cf6 <pvPortMalloc+0x17a>
	__asm volatile
 8009cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce2:	f383 8811 	msr	BASEPRI, r3
 8009ce6:	f3bf 8f6f 	isb	sy
 8009cea:	f3bf 8f4f 	dsb	sy
 8009cee:	60fb      	str	r3, [r7, #12]
}
 8009cf0:	bf00      	nop
 8009cf2:	bf00      	nop
 8009cf4:	e7fd      	b.n	8009cf2 <pvPortMalloc+0x176>
	return pvReturn;
 8009cf6:	69fb      	ldr	r3, [r7, #28]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3728      	adds	r7, #40	@ 0x28
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}
 8009d00:	20004ce0 	.word	0x20004ce0
 8009d04:	20004cf4 	.word	0x20004cf4
 8009d08:	20004ce4 	.word	0x20004ce4
 8009d0c:	20004cd8 	.word	0x20004cd8
 8009d10:	20004ce8 	.word	0x20004ce8
 8009d14:	20004cec 	.word	0x20004cec

08009d18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b086      	sub	sp, #24
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d04f      	beq.n	8009dca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009d2a:	2308      	movs	r3, #8
 8009d2c:	425b      	negs	r3, r3
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	4413      	add	r3, r2
 8009d32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	685a      	ldr	r2, [r3, #4]
 8009d3c:	4b25      	ldr	r3, [pc, #148]	@ (8009dd4 <vPortFree+0xbc>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4013      	ands	r3, r2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d10b      	bne.n	8009d5e <vPortFree+0x46>
	__asm volatile
 8009d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d4a:	f383 8811 	msr	BASEPRI, r3
 8009d4e:	f3bf 8f6f 	isb	sy
 8009d52:	f3bf 8f4f 	dsb	sy
 8009d56:	60fb      	str	r3, [r7, #12]
}
 8009d58:	bf00      	nop
 8009d5a:	bf00      	nop
 8009d5c:	e7fd      	b.n	8009d5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00b      	beq.n	8009d7e <vPortFree+0x66>
	__asm volatile
 8009d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d6a:	f383 8811 	msr	BASEPRI, r3
 8009d6e:	f3bf 8f6f 	isb	sy
 8009d72:	f3bf 8f4f 	dsb	sy
 8009d76:	60bb      	str	r3, [r7, #8]
}
 8009d78:	bf00      	nop
 8009d7a:	bf00      	nop
 8009d7c:	e7fd      	b.n	8009d7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	685a      	ldr	r2, [r3, #4]
 8009d82:	4b14      	ldr	r3, [pc, #80]	@ (8009dd4 <vPortFree+0xbc>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4013      	ands	r3, r2
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d01e      	beq.n	8009dca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d11a      	bne.n	8009dca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	685a      	ldr	r2, [r3, #4]
 8009d98:	4b0e      	ldr	r3, [pc, #56]	@ (8009dd4 <vPortFree+0xbc>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	43db      	mvns	r3, r3
 8009d9e:	401a      	ands	r2, r3
 8009da0:	693b      	ldr	r3, [r7, #16]
 8009da2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009da4:	f7fe fc68 	bl	8008678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	685a      	ldr	r2, [r3, #4]
 8009dac:	4b0a      	ldr	r3, [pc, #40]	@ (8009dd8 <vPortFree+0xc0>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4413      	add	r3, r2
 8009db2:	4a09      	ldr	r2, [pc, #36]	@ (8009dd8 <vPortFree+0xc0>)
 8009db4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009db6:	6938      	ldr	r0, [r7, #16]
 8009db8:	f000 f874 	bl	8009ea4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009dbc:	4b07      	ldr	r3, [pc, #28]	@ (8009ddc <vPortFree+0xc4>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	4a06      	ldr	r2, [pc, #24]	@ (8009ddc <vPortFree+0xc4>)
 8009dc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009dc6:	f7fe fc65 	bl	8008694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009dca:	bf00      	nop
 8009dcc:	3718      	adds	r7, #24
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	20004cf4 	.word	0x20004cf4
 8009dd8:	20004ce4 	.word	0x20004ce4
 8009ddc:	20004cf0 	.word	0x20004cf0

08009de0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009de0:	b480      	push	{r7}
 8009de2:	b085      	sub	sp, #20
 8009de4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009de6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009dea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009dec:	4b27      	ldr	r3, [pc, #156]	@ (8009e8c <prvHeapInit+0xac>)
 8009dee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f003 0307 	and.w	r3, r3, #7
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00c      	beq.n	8009e14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3307      	adds	r3, #7
 8009dfe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f023 0307 	bic.w	r3, r3, #7
 8009e06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	1ad3      	subs	r3, r2, r3
 8009e0e:	4a1f      	ldr	r2, [pc, #124]	@ (8009e8c <prvHeapInit+0xac>)
 8009e10:	4413      	add	r3, r2
 8009e12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009e18:	4a1d      	ldr	r2, [pc, #116]	@ (8009e90 <prvHeapInit+0xb0>)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8009e90 <prvHeapInit+0xb0>)
 8009e20:	2200      	movs	r2, #0
 8009e22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	68ba      	ldr	r2, [r7, #8]
 8009e28:	4413      	add	r3, r2
 8009e2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009e2c:	2208      	movs	r2, #8
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	1a9b      	subs	r3, r3, r2
 8009e32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f023 0307 	bic.w	r3, r3, #7
 8009e3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	4a15      	ldr	r2, [pc, #84]	@ (8009e94 <prvHeapInit+0xb4>)
 8009e40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009e42:	4b14      	ldr	r3, [pc, #80]	@ (8009e94 <prvHeapInit+0xb4>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	2200      	movs	r2, #0
 8009e48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009e4a:	4b12      	ldr	r3, [pc, #72]	@ (8009e94 <prvHeapInit+0xb4>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	68fa      	ldr	r2, [r7, #12]
 8009e5a:	1ad2      	subs	r2, r2, r3
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009e60:	4b0c      	ldr	r3, [pc, #48]	@ (8009e94 <prvHeapInit+0xb4>)
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8009e98 <prvHeapInit+0xb8>)
 8009e6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	4a09      	ldr	r2, [pc, #36]	@ (8009e9c <prvHeapInit+0xbc>)
 8009e76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009e78:	4b09      	ldr	r3, [pc, #36]	@ (8009ea0 <prvHeapInit+0xc0>)
 8009e7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009e7e:	601a      	str	r2, [r3, #0]
}
 8009e80:	bf00      	nop
 8009e82:	3714      	adds	r7, #20
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr
 8009e8c:	200010d8 	.word	0x200010d8
 8009e90:	20004cd8 	.word	0x20004cd8
 8009e94:	20004ce0 	.word	0x20004ce0
 8009e98:	20004ce8 	.word	0x20004ce8
 8009e9c:	20004ce4 	.word	0x20004ce4
 8009ea0:	20004cf4 	.word	0x20004cf4

08009ea4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b085      	sub	sp, #20
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009eac:	4b28      	ldr	r3, [pc, #160]	@ (8009f50 <prvInsertBlockIntoFreeList+0xac>)
 8009eae:	60fb      	str	r3, [r7, #12]
 8009eb0:	e002      	b.n	8009eb8 <prvInsertBlockIntoFreeList+0x14>
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	60fb      	str	r3, [r7, #12]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d8f7      	bhi.n	8009eb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	4413      	add	r3, r2
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d108      	bne.n	8009ee6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	685a      	ldr	r2, [r3, #4]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	441a      	add	r2, r3
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	441a      	add	r2, r3
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	d118      	bne.n	8009f2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	4b15      	ldr	r3, [pc, #84]	@ (8009f54 <prvInsertBlockIntoFreeList+0xb0>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d00d      	beq.n	8009f22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	441a      	add	r2, r3
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	601a      	str	r2, [r3, #0]
 8009f20:	e008      	b.n	8009f34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009f22:	4b0c      	ldr	r3, [pc, #48]	@ (8009f54 <prvInsertBlockIntoFreeList+0xb0>)
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	601a      	str	r2, [r3, #0]
 8009f2a:	e003      	b.n	8009f34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009f34:	68fa      	ldr	r2, [r7, #12]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d002      	beq.n	8009f42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f42:	bf00      	nop
 8009f44:	3714      	adds	r7, #20
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	20004cd8 	.word	0x20004cd8
 8009f54:	20004ce0 	.word	0x20004ce0

08009f58 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	4912      	ldr	r1, [pc, #72]	@ (8009fa8 <MX_USB_DEVICE_Init+0x50>)
 8009f60:	4812      	ldr	r0, [pc, #72]	@ (8009fac <MX_USB_DEVICE_Init+0x54>)
 8009f62:	f7fb fee7 	bl	8005d34 <USBD_Init>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d001      	beq.n	8009f70 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009f6c:	f7f6 fb1e 	bl	80005ac <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009f70:	490f      	ldr	r1, [pc, #60]	@ (8009fb0 <MX_USB_DEVICE_Init+0x58>)
 8009f72:	480e      	ldr	r0, [pc, #56]	@ (8009fac <MX_USB_DEVICE_Init+0x54>)
 8009f74:	f7fb ff0e 	bl	8005d94 <USBD_RegisterClass>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d001      	beq.n	8009f82 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009f7e:	f7f6 fb15 	bl	80005ac <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009f82:	490c      	ldr	r1, [pc, #48]	@ (8009fb4 <MX_USB_DEVICE_Init+0x5c>)
 8009f84:	4809      	ldr	r0, [pc, #36]	@ (8009fac <MX_USB_DEVICE_Init+0x54>)
 8009f86:	f7fb fe45 	bl	8005c14 <USBD_CDC_RegisterInterface>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d001      	beq.n	8009f94 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009f90:	f7f6 fb0c 	bl	80005ac <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009f94:	4805      	ldr	r0, [pc, #20]	@ (8009fac <MX_USB_DEVICE_Init+0x54>)
 8009f96:	f7fb ff33 	bl	8005e00 <USBD_Start>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d001      	beq.n	8009fa4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009fa0:	f7f6 fb04 	bl	80005ac <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009fa4:	bf00      	nop
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	200000b0 	.word	0x200000b0
 8009fac:	20004cf8 	.word	0x20004cf8
 8009fb0:	20000018 	.word	0x20000018
 8009fb4:	2000009c 	.word	0x2000009c

08009fb8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	4905      	ldr	r1, [pc, #20]	@ (8009fd4 <CDC_Init_FS+0x1c>)
 8009fc0:	4805      	ldr	r0, [pc, #20]	@ (8009fd8 <CDC_Init_FS+0x20>)
 8009fc2:	f7fb fe41 	bl	8005c48 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009fc6:	4905      	ldr	r1, [pc, #20]	@ (8009fdc <CDC_Init_FS+0x24>)
 8009fc8:	4803      	ldr	r0, [pc, #12]	@ (8009fd8 <CDC_Init_FS+0x20>)
 8009fca:	f7fb fe5f 	bl	8005c8c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009fce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	200057d4 	.word	0x200057d4
 8009fd8:	20004cf8 	.word	0x20004cf8
 8009fdc:	20004fd4 	.word	0x20004fd4

08009fe0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009fe4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	6039      	str	r1, [r7, #0]
 8009ffa:	71fb      	strb	r3, [r7, #7]
 8009ffc:	4613      	mov	r3, r2
 8009ffe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a000:	79fb      	ldrb	r3, [r7, #7]
 800a002:	2b23      	cmp	r3, #35	@ 0x23
 800a004:	d84a      	bhi.n	800a09c <CDC_Control_FS+0xac>
 800a006:	a201      	add	r2, pc, #4	@ (adr r2, 800a00c <CDC_Control_FS+0x1c>)
 800a008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00c:	0800a09d 	.word	0x0800a09d
 800a010:	0800a09d 	.word	0x0800a09d
 800a014:	0800a09d 	.word	0x0800a09d
 800a018:	0800a09d 	.word	0x0800a09d
 800a01c:	0800a09d 	.word	0x0800a09d
 800a020:	0800a09d 	.word	0x0800a09d
 800a024:	0800a09d 	.word	0x0800a09d
 800a028:	0800a09d 	.word	0x0800a09d
 800a02c:	0800a09d 	.word	0x0800a09d
 800a030:	0800a09d 	.word	0x0800a09d
 800a034:	0800a09d 	.word	0x0800a09d
 800a038:	0800a09d 	.word	0x0800a09d
 800a03c:	0800a09d 	.word	0x0800a09d
 800a040:	0800a09d 	.word	0x0800a09d
 800a044:	0800a09d 	.word	0x0800a09d
 800a048:	0800a09d 	.word	0x0800a09d
 800a04c:	0800a09d 	.word	0x0800a09d
 800a050:	0800a09d 	.word	0x0800a09d
 800a054:	0800a09d 	.word	0x0800a09d
 800a058:	0800a09d 	.word	0x0800a09d
 800a05c:	0800a09d 	.word	0x0800a09d
 800a060:	0800a09d 	.word	0x0800a09d
 800a064:	0800a09d 	.word	0x0800a09d
 800a068:	0800a09d 	.word	0x0800a09d
 800a06c:	0800a09d 	.word	0x0800a09d
 800a070:	0800a09d 	.word	0x0800a09d
 800a074:	0800a09d 	.word	0x0800a09d
 800a078:	0800a09d 	.word	0x0800a09d
 800a07c:	0800a09d 	.word	0x0800a09d
 800a080:	0800a09d 	.word	0x0800a09d
 800a084:	0800a09d 	.word	0x0800a09d
 800a088:	0800a09d 	.word	0x0800a09d
 800a08c:	0800a09d 	.word	0x0800a09d
 800a090:	0800a09d 	.word	0x0800a09d
 800a094:	0800a09d 	.word	0x0800a09d
 800a098:	0800a09d 	.word	0x0800a09d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a09c:	bf00      	nop
  }

  return (USBD_OK);
 800a09e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr

0800a0ac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a0b6:	6879      	ldr	r1, [r7, #4]
 800a0b8:	480d      	ldr	r0, [pc, #52]	@ (800a0f0 <CDC_Receive_FS+0x44>)
 800a0ba:	f7fb fde7 	bl	8005c8c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a0be:	480c      	ldr	r0, [pc, #48]	@ (800a0f0 <CDC_Receive_FS+0x44>)
 800a0c0:	f7fb fe02 	bl	8005cc8 <USBD_CDC_ReceivePacket>

  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 800a0c4:	2180      	movs	r1, #128	@ 0x80
 800a0c6:	480b      	ldr	r0, [pc, #44]	@ (800a0f4 <CDC_Receive_FS+0x48>)
 800a0c8:	f7f7 f827 	bl	800111a <HAL_GPIO_TogglePin>

  USB_CDC_RxHandler(UserRxBufferFS, *Len);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	4809      	ldr	r0, [pc, #36]	@ (800a0f8 <CDC_Receive_FS+0x4c>)
 800a0d4:	f7f6 fa32 	bl	800053c <USB_CDC_RxHandler>
  memset(UserRxBufferFS, '\0', *Len);
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	461a      	mov	r2, r3
 800a0de:	2100      	movs	r1, #0
 800a0e0:	4805      	ldr	r0, [pc, #20]	@ (800a0f8 <CDC_Receive_FS+0x4c>)
 800a0e2:	f000 fc4f 	bl	800a984 <memset>

  return (USBD_OK);
 800a0e6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3708      	adds	r7, #8
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}
 800a0f0:	20004cf8 	.word	0x20004cf8
 800a0f4:	40020000 	.word	0x40020000
 800a0f8:	20004fd4 	.word	0x20004fd4

0800a0fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b087      	sub	sp, #28
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	4613      	mov	r3, r2
 800a108:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a10a:	2300      	movs	r3, #0
 800a10c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a10e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a112:	4618      	mov	r0, r3
 800a114:	371c      	adds	r7, #28
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr
	...

0800a120 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	4603      	mov	r3, r0
 800a128:	6039      	str	r1, [r7, #0]
 800a12a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	2212      	movs	r2, #18
 800a130:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a132:	4b03      	ldr	r3, [pc, #12]	@ (800a140 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a134:	4618      	mov	r0, r3
 800a136:	370c      	adds	r7, #12
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr
 800a140:	200000cc 	.word	0x200000cc

0800a144 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	4603      	mov	r3, r0
 800a14c:	6039      	str	r1, [r7, #0]
 800a14e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	2204      	movs	r2, #4
 800a154:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a156:	4b03      	ldr	r3, [pc, #12]	@ (800a164 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a158:	4618      	mov	r0, r3
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr
 800a164:	200000e0 	.word	0x200000e0

0800a168 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	4603      	mov	r3, r0
 800a170:	6039      	str	r1, [r7, #0]
 800a172:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a174:	79fb      	ldrb	r3, [r7, #7]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d105      	bne.n	800a186 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a17a:	683a      	ldr	r2, [r7, #0]
 800a17c:	4907      	ldr	r1, [pc, #28]	@ (800a19c <USBD_FS_ProductStrDescriptor+0x34>)
 800a17e:	4808      	ldr	r0, [pc, #32]	@ (800a1a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a180:	f7fd f804 	bl	800718c <USBD_GetString>
 800a184:	e004      	b.n	800a190 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a186:	683a      	ldr	r2, [r7, #0]
 800a188:	4904      	ldr	r1, [pc, #16]	@ (800a19c <USBD_FS_ProductStrDescriptor+0x34>)
 800a18a:	4805      	ldr	r0, [pc, #20]	@ (800a1a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a18c:	f7fc fffe 	bl	800718c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a190:	4b02      	ldr	r3, [pc, #8]	@ (800a19c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a192:	4618      	mov	r0, r3
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	20005fd4 	.word	0x20005fd4
 800a1a0:	0800b304 	.word	0x0800b304

0800a1a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	6039      	str	r1, [r7, #0]
 800a1ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a1b0:	683a      	ldr	r2, [r7, #0]
 800a1b2:	4904      	ldr	r1, [pc, #16]	@ (800a1c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a1b4:	4804      	ldr	r0, [pc, #16]	@ (800a1c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a1b6:	f7fc ffe9 	bl	800718c <USBD_GetString>
  return USBD_StrDesc;
 800a1ba:	4b02      	ldr	r3, [pc, #8]	@ (800a1c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}
 800a1c4:	20005fd4 	.word	0x20005fd4
 800a1c8:	0800b31c 	.word	0x0800b31c

0800a1cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b082      	sub	sp, #8
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	6039      	str	r1, [r7, #0]
 800a1d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	221a      	movs	r2, #26
 800a1dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a1de:	f000 f843 	bl	800a268 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a1e2:	4b02      	ldr	r3, [pc, #8]	@ (800a1ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3708      	adds	r7, #8
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	200000e4 	.word	0x200000e4

0800a1f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	6039      	str	r1, [r7, #0]
 800a1fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a1fc:	79fb      	ldrb	r3, [r7, #7]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d105      	bne.n	800a20e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a202:	683a      	ldr	r2, [r7, #0]
 800a204:	4907      	ldr	r1, [pc, #28]	@ (800a224 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a206:	4808      	ldr	r0, [pc, #32]	@ (800a228 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a208:	f7fc ffc0 	bl	800718c <USBD_GetString>
 800a20c:	e004      	b.n	800a218 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a20e:	683a      	ldr	r2, [r7, #0]
 800a210:	4904      	ldr	r1, [pc, #16]	@ (800a224 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a212:	4805      	ldr	r0, [pc, #20]	@ (800a228 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a214:	f7fc ffba 	bl	800718c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a218:	4b02      	ldr	r3, [pc, #8]	@ (800a224 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3708      	adds	r7, #8
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	20005fd4 	.word	0x20005fd4
 800a228:	0800b330 	.word	0x0800b330

0800a22c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	4603      	mov	r3, r0
 800a234:	6039      	str	r1, [r7, #0]
 800a236:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a238:	79fb      	ldrb	r3, [r7, #7]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d105      	bne.n	800a24a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a23e:	683a      	ldr	r2, [r7, #0]
 800a240:	4907      	ldr	r1, [pc, #28]	@ (800a260 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a242:	4808      	ldr	r0, [pc, #32]	@ (800a264 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a244:	f7fc ffa2 	bl	800718c <USBD_GetString>
 800a248:	e004      	b.n	800a254 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a24a:	683a      	ldr	r2, [r7, #0]
 800a24c:	4904      	ldr	r1, [pc, #16]	@ (800a260 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a24e:	4805      	ldr	r0, [pc, #20]	@ (800a264 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a250:	f7fc ff9c 	bl	800718c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a254:	4b02      	ldr	r3, [pc, #8]	@ (800a260 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a256:	4618      	mov	r0, r3
 800a258:	3708      	adds	r7, #8
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}
 800a25e:	bf00      	nop
 800a260:	20005fd4 	.word	0x20005fd4
 800a264:	0800b33c 	.word	0x0800b33c

0800a268 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b084      	sub	sp, #16
 800a26c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a26e:	4b0f      	ldr	r3, [pc, #60]	@ (800a2ac <Get_SerialNum+0x44>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a274:	4b0e      	ldr	r3, [pc, #56]	@ (800a2b0 <Get_SerialNum+0x48>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a27a:	4b0e      	ldr	r3, [pc, #56]	@ (800a2b4 <Get_SerialNum+0x4c>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a280:	68fa      	ldr	r2, [r7, #12]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	4413      	add	r3, r2
 800a286:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d009      	beq.n	800a2a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a28e:	2208      	movs	r2, #8
 800a290:	4909      	ldr	r1, [pc, #36]	@ (800a2b8 <Get_SerialNum+0x50>)
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f000 f814 	bl	800a2c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a298:	2204      	movs	r2, #4
 800a29a:	4908      	ldr	r1, [pc, #32]	@ (800a2bc <Get_SerialNum+0x54>)
 800a29c:	68b8      	ldr	r0, [r7, #8]
 800a29e:	f000 f80f 	bl	800a2c0 <IntToUnicode>
  }
}
 800a2a2:	bf00      	nop
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	1fff7a10 	.word	0x1fff7a10
 800a2b0:	1fff7a14 	.word	0x1fff7a14
 800a2b4:	1fff7a18 	.word	0x1fff7a18
 800a2b8:	200000e6 	.word	0x200000e6
 800a2bc:	200000f6 	.word	0x200000f6

0800a2c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b087      	sub	sp, #28
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	60f8      	str	r0, [r7, #12]
 800a2c8:	60b9      	str	r1, [r7, #8]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	75fb      	strb	r3, [r7, #23]
 800a2d6:	e027      	b.n	800a328 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	0f1b      	lsrs	r3, r3, #28
 800a2dc:	2b09      	cmp	r3, #9
 800a2de:	d80b      	bhi.n	800a2f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	0f1b      	lsrs	r3, r3, #28
 800a2e4:	b2da      	uxtb	r2, r3
 800a2e6:	7dfb      	ldrb	r3, [r7, #23]
 800a2e8:	005b      	lsls	r3, r3, #1
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	440b      	add	r3, r1
 800a2f0:	3230      	adds	r2, #48	@ 0x30
 800a2f2:	b2d2      	uxtb	r2, r2
 800a2f4:	701a      	strb	r2, [r3, #0]
 800a2f6:	e00a      	b.n	800a30e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	0f1b      	lsrs	r3, r3, #28
 800a2fc:	b2da      	uxtb	r2, r3
 800a2fe:	7dfb      	ldrb	r3, [r7, #23]
 800a300:	005b      	lsls	r3, r3, #1
 800a302:	4619      	mov	r1, r3
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	440b      	add	r3, r1
 800a308:	3237      	adds	r2, #55	@ 0x37
 800a30a:	b2d2      	uxtb	r2, r2
 800a30c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	011b      	lsls	r3, r3, #4
 800a312:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a314:	7dfb      	ldrb	r3, [r7, #23]
 800a316:	005b      	lsls	r3, r3, #1
 800a318:	3301      	adds	r3, #1
 800a31a:	68ba      	ldr	r2, [r7, #8]
 800a31c:	4413      	add	r3, r2
 800a31e:	2200      	movs	r2, #0
 800a320:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a322:	7dfb      	ldrb	r3, [r7, #23]
 800a324:	3301      	adds	r3, #1
 800a326:	75fb      	strb	r3, [r7, #23]
 800a328:	7dfa      	ldrb	r2, [r7, #23]
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d3d3      	bcc.n	800a2d8 <IntToUnicode+0x18>
  }
}
 800a330:	bf00      	nop
 800a332:	bf00      	nop
 800a334:	371c      	adds	r7, #28
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr
	...

0800a340 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b08a      	sub	sp, #40	@ 0x28
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a348:	f107 0314 	add.w	r3, r7, #20
 800a34c:	2200      	movs	r2, #0
 800a34e:	601a      	str	r2, [r3, #0]
 800a350:	605a      	str	r2, [r3, #4]
 800a352:	609a      	str	r2, [r3, #8]
 800a354:	60da      	str	r2, [r3, #12]
 800a356:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a360:	d147      	bne.n	800a3f2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a362:	2300      	movs	r3, #0
 800a364:	613b      	str	r3, [r7, #16]
 800a366:	4b25      	ldr	r3, [pc, #148]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a36a:	4a24      	ldr	r2, [pc, #144]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a36c:	f043 0301 	orr.w	r3, r3, #1
 800a370:	6313      	str	r3, [r2, #48]	@ 0x30
 800a372:	4b22      	ldr	r3, [pc, #136]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a376:	f003 0301 	and.w	r3, r3, #1
 800a37a:	613b      	str	r3, [r7, #16]
 800a37c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a37e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a384:	2300      	movs	r3, #0
 800a386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a388:	2300      	movs	r3, #0
 800a38a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a38c:	f107 0314 	add.w	r3, r7, #20
 800a390:	4619      	mov	r1, r3
 800a392:	481b      	ldr	r0, [pc, #108]	@ (800a400 <HAL_PCD_MspInit+0xc0>)
 800a394:	f7f6 fd24 	bl	8000de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a398:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a39c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a39e:	2302      	movs	r3, #2
 800a3a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3a6:	2303      	movs	r3, #3
 800a3a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a3aa:	230a      	movs	r3, #10
 800a3ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3ae:	f107 0314 	add.w	r3, r7, #20
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	4812      	ldr	r0, [pc, #72]	@ (800a400 <HAL_PCD_MspInit+0xc0>)
 800a3b6:	f7f6 fd13 	bl	8000de0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a3ba:	4b10      	ldr	r3, [pc, #64]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a3bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3be:	4a0f      	ldr	r2, [pc, #60]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a3c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3c4:	6353      	str	r3, [r2, #52]	@ 0x34
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	60fb      	str	r3, [r7, #12]
 800a3ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a3cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3ce:	4a0b      	ldr	r2, [pc, #44]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a3d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a3d4:	6453      	str	r3, [r2, #68]	@ 0x44
 800a3d6:	4b09      	ldr	r3, [pc, #36]	@ (800a3fc <HAL_PCD_MspInit+0xbc>)
 800a3d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3de:	60fb      	str	r3, [r7, #12]
 800a3e0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	2105      	movs	r1, #5
 800a3e6:	2043      	movs	r0, #67	@ 0x43
 800a3e8:	f7f6 fcd0 	bl	8000d8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a3ec:	2043      	movs	r0, #67	@ 0x43
 800a3ee:	f7f6 fce9 	bl	8000dc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a3f2:	bf00      	nop
 800a3f4:	3728      	adds	r7, #40	@ 0x28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	40023800 	.word	0x40023800
 800a400:	40020000 	.word	0x40020000

0800a404 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a418:	4619      	mov	r1, r3
 800a41a:	4610      	mov	r0, r2
 800a41c:	f7fb fd3d 	bl	8005e9a <USBD_LL_SetupStage>
}
 800a420:	bf00      	nop
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a43a:	78fa      	ldrb	r2, [r7, #3]
 800a43c:	6879      	ldr	r1, [r7, #4]
 800a43e:	4613      	mov	r3, r2
 800a440:	00db      	lsls	r3, r3, #3
 800a442:	4413      	add	r3, r2
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	440b      	add	r3, r1
 800a448:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a44c:	681a      	ldr	r2, [r3, #0]
 800a44e:	78fb      	ldrb	r3, [r7, #3]
 800a450:	4619      	mov	r1, r3
 800a452:	f7fb fd77 	bl	8005f44 <USBD_LL_DataOutStage>
}
 800a456:	bf00      	nop
 800a458:	3708      	adds	r7, #8
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}

0800a45e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a45e:	b580      	push	{r7, lr}
 800a460:	b082      	sub	sp, #8
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
 800a466:	460b      	mov	r3, r1
 800a468:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a470:	78fa      	ldrb	r2, [r7, #3]
 800a472:	6879      	ldr	r1, [r7, #4]
 800a474:	4613      	mov	r3, r2
 800a476:	00db      	lsls	r3, r3, #3
 800a478:	4413      	add	r3, r2
 800a47a:	009b      	lsls	r3, r3, #2
 800a47c:	440b      	add	r3, r1
 800a47e:	3320      	adds	r3, #32
 800a480:	681a      	ldr	r2, [r3, #0]
 800a482:	78fb      	ldrb	r3, [r7, #3]
 800a484:	4619      	mov	r1, r3
 800a486:	f7fb fe19 	bl	80060bc <USBD_LL_DataInStage>
}
 800a48a:	bf00      	nop
 800a48c:	3708      	adds	r7, #8
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}

0800a492 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a492:	b580      	push	{r7, lr}
 800a494:	b082      	sub	sp, #8
 800a496:	af00      	add	r7, sp, #0
 800a498:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f7fb ff5d 	bl	8006360 <USBD_LL_SOF>
}
 800a4a6:	bf00      	nop
 800a4a8:	3708      	adds	r7, #8
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}

0800a4ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b084      	sub	sp, #16
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	79db      	ldrb	r3, [r3, #7]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d102      	bne.n	800a4c8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	73fb      	strb	r3, [r7, #15]
 800a4c6:	e008      	b.n	800a4da <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	79db      	ldrb	r3, [r3, #7]
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d102      	bne.n	800a4d6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	73fb      	strb	r3, [r7, #15]
 800a4d4:	e001      	b.n	800a4da <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a4d6:	f7f6 f869 	bl	80005ac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4e0:	7bfa      	ldrb	r2, [r7, #15]
 800a4e2:	4611      	mov	r1, r2
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7fb fef7 	bl	80062d8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7fb fe9e 	bl	8006232 <USBD_LL_Reset>
}
 800a4f6:	bf00      	nop
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
	...

0800a500 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a50e:	4618      	mov	r0, r3
 800a510:	f7fb fef2 	bl	80062f8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	6812      	ldr	r2, [r2, #0]
 800a522:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a526:	f043 0301 	orr.w	r3, r3, #1
 800a52a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	7adb      	ldrb	r3, [r3, #11]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d005      	beq.n	800a540 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a534:	4b04      	ldr	r3, [pc, #16]	@ (800a548 <HAL_PCD_SuspendCallback+0x48>)
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	4a03      	ldr	r2, [pc, #12]	@ (800a548 <HAL_PCD_SuspendCallback+0x48>)
 800a53a:	f043 0306 	orr.w	r3, r3, #6
 800a53e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a540:	bf00      	nop
 800a542:	3708      	adds	r7, #8
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}
 800a548:	e000ed00 	.word	0xe000ed00

0800a54c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fb fee8 	bl	8006330 <USBD_LL_Resume>
}
 800a560:	bf00      	nop
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	460b      	mov	r3, r1
 800a572:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a57a:	78fa      	ldrb	r2, [r7, #3]
 800a57c:	4611      	mov	r1, r2
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fb ff40 	bl	8006404 <USBD_LL_IsoOUTIncomplete>
}
 800a584:	bf00      	nop
 800a586:	3708      	adds	r7, #8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	460b      	mov	r3, r1
 800a596:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a59e:	78fa      	ldrb	r2, [r7, #3]
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7fb fefc 	bl	80063a0 <USBD_LL_IsoINIncomplete>
}
 800a5a8:	bf00      	nop
 800a5aa:	3708      	adds	r7, #8
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b082      	sub	sp, #8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7fb ff52 	bl	8006468 <USBD_LL_DevConnected>
}
 800a5c4:	bf00      	nop
 800a5c6:	3708      	adds	r7, #8
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b082      	sub	sp, #8
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f7fb ff4f 	bl	800647e <USBD_LL_DevDisconnected>
}
 800a5e0:	bf00      	nop
 800a5e2:	3708      	adds	r7, #8
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d13c      	bne.n	800a672 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a5f8:	4a20      	ldr	r2, [pc, #128]	@ (800a67c <USBD_LL_Init+0x94>)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	4a1e      	ldr	r2, [pc, #120]	@ (800a67c <USBD_LL_Init+0x94>)
 800a604:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a608:	4b1c      	ldr	r3, [pc, #112]	@ (800a67c <USBD_LL_Init+0x94>)
 800a60a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a60e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a610:	4b1a      	ldr	r3, [pc, #104]	@ (800a67c <USBD_LL_Init+0x94>)
 800a612:	2204      	movs	r2, #4
 800a614:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a616:	4b19      	ldr	r3, [pc, #100]	@ (800a67c <USBD_LL_Init+0x94>)
 800a618:	2202      	movs	r2, #2
 800a61a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a61c:	4b17      	ldr	r3, [pc, #92]	@ (800a67c <USBD_LL_Init+0x94>)
 800a61e:	2200      	movs	r2, #0
 800a620:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a622:	4b16      	ldr	r3, [pc, #88]	@ (800a67c <USBD_LL_Init+0x94>)
 800a624:	2202      	movs	r2, #2
 800a626:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a628:	4b14      	ldr	r3, [pc, #80]	@ (800a67c <USBD_LL_Init+0x94>)
 800a62a:	2200      	movs	r2, #0
 800a62c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a62e:	4b13      	ldr	r3, [pc, #76]	@ (800a67c <USBD_LL_Init+0x94>)
 800a630:	2200      	movs	r2, #0
 800a632:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a634:	4b11      	ldr	r3, [pc, #68]	@ (800a67c <USBD_LL_Init+0x94>)
 800a636:	2200      	movs	r2, #0
 800a638:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a63a:	4b10      	ldr	r3, [pc, #64]	@ (800a67c <USBD_LL_Init+0x94>)
 800a63c:	2201      	movs	r2, #1
 800a63e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a640:	4b0e      	ldr	r3, [pc, #56]	@ (800a67c <USBD_LL_Init+0x94>)
 800a642:	2200      	movs	r2, #0
 800a644:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a646:	480d      	ldr	r0, [pc, #52]	@ (800a67c <USBD_LL_Init+0x94>)
 800a648:	f7f6 fd81 	bl	800114e <HAL_PCD_Init>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d001      	beq.n	800a656 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a652:	f7f5 ffab 	bl	80005ac <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a656:	2180      	movs	r1, #128	@ 0x80
 800a658:	4808      	ldr	r0, [pc, #32]	@ (800a67c <USBD_LL_Init+0x94>)
 800a65a:	f7f7 ffae 	bl	80025ba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a65e:	2240      	movs	r2, #64	@ 0x40
 800a660:	2100      	movs	r1, #0
 800a662:	4806      	ldr	r0, [pc, #24]	@ (800a67c <USBD_LL_Init+0x94>)
 800a664:	f7f7 ff62 	bl	800252c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a668:	2280      	movs	r2, #128	@ 0x80
 800a66a:	2101      	movs	r1, #1
 800a66c:	4803      	ldr	r0, [pc, #12]	@ (800a67c <USBD_LL_Init+0x94>)
 800a66e:	f7f7 ff5d 	bl	800252c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a672:	2300      	movs	r3, #0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3708      	adds	r7, #8
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	200061d4 	.word	0x200061d4

0800a680 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a688:	2300      	movs	r3, #0
 800a68a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a68c:	2300      	movs	r3, #0
 800a68e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a696:	4618      	mov	r0, r3
 800a698:	f7f6 fe68 	bl	800136c <HAL_PCD_Start>
 800a69c:	4603      	mov	r3, r0
 800a69e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6a0:	7bfb      	ldrb	r3, [r7, #15]
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f000 f942 	bl	800a92c <USBD_Get_USB_Status>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b084      	sub	sp, #16
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	4608      	mov	r0, r1
 800a6c0:	4611      	mov	r1, r2
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	70fb      	strb	r3, [r7, #3]
 800a6c8:	460b      	mov	r3, r1
 800a6ca:	70bb      	strb	r3, [r7, #2]
 800a6cc:	4613      	mov	r3, r2
 800a6ce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a6de:	78bb      	ldrb	r3, [r7, #2]
 800a6e0:	883a      	ldrh	r2, [r7, #0]
 800a6e2:	78f9      	ldrb	r1, [r7, #3]
 800a6e4:	f7f7 fb3c 	bl	8001d60 <HAL_PCD_EP_Open>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6ec:	7bfb      	ldrb	r3, [r7, #15]
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f000 f91c 	bl	800a92c <USBD_Get_USB_Status>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3710      	adds	r7, #16
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}

0800a702 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b084      	sub	sp, #16
 800a706:	af00      	add	r7, sp, #0
 800a708:	6078      	str	r0, [r7, #4]
 800a70a:	460b      	mov	r3, r1
 800a70c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a70e:	2300      	movs	r3, #0
 800a710:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a712:	2300      	movs	r3, #0
 800a714:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a71c:	78fa      	ldrb	r2, [r7, #3]
 800a71e:	4611      	mov	r1, r2
 800a720:	4618      	mov	r0, r3
 800a722:	f7f7 fb87 	bl	8001e34 <HAL_PCD_EP_Close>
 800a726:	4603      	mov	r3, r0
 800a728:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a72a:	7bfb      	ldrb	r3, [r7, #15]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f000 f8fd 	bl	800a92c <USBD_Get_USB_Status>
 800a732:	4603      	mov	r3, r0
 800a734:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a736:	7bbb      	ldrb	r3, [r7, #14]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b084      	sub	sp, #16
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	460b      	mov	r3, r1
 800a74a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a74c:	2300      	movs	r3, #0
 800a74e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a750:	2300      	movs	r3, #0
 800a752:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a75a:	78fa      	ldrb	r2, [r7, #3]
 800a75c:	4611      	mov	r1, r2
 800a75e:	4618      	mov	r0, r3
 800a760:	f7f7 fc3f 	bl	8001fe2 <HAL_PCD_EP_SetStall>
 800a764:	4603      	mov	r3, r0
 800a766:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a768:	7bfb      	ldrb	r3, [r7, #15]
 800a76a:	4618      	mov	r0, r3
 800a76c:	f000 f8de 	bl	800a92c <USBD_Get_USB_Status>
 800a770:	4603      	mov	r3, r0
 800a772:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a774:	7bbb      	ldrb	r3, [r7, #14]
}
 800a776:	4618      	mov	r0, r3
 800a778:	3710      	adds	r7, #16
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}

0800a77e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a77e:	b580      	push	{r7, lr}
 800a780:	b084      	sub	sp, #16
 800a782:	af00      	add	r7, sp, #0
 800a784:	6078      	str	r0, [r7, #4]
 800a786:	460b      	mov	r3, r1
 800a788:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a78a:	2300      	movs	r3, #0
 800a78c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a78e:	2300      	movs	r3, #0
 800a790:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a798:	78fa      	ldrb	r2, [r7, #3]
 800a79a:	4611      	mov	r1, r2
 800a79c:	4618      	mov	r0, r3
 800a79e:	f7f7 fc83 	bl	80020a8 <HAL_PCD_EP_ClrStall>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7a6:	7bfb      	ldrb	r3, [r7, #15]
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f000 f8bf 	bl	800a92c <USBD_Get_USB_Status>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3710      	adds	r7, #16
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7ce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a7d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	da0b      	bge.n	800a7f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a7d8:	78fb      	ldrb	r3, [r7, #3]
 800a7da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a7de:	68f9      	ldr	r1, [r7, #12]
 800a7e0:	4613      	mov	r3, r2
 800a7e2:	00db      	lsls	r3, r3, #3
 800a7e4:	4413      	add	r3, r2
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	440b      	add	r3, r1
 800a7ea:	3316      	adds	r3, #22
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	e00b      	b.n	800a808 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a7f0:	78fb      	ldrb	r3, [r7, #3]
 800a7f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a7f6:	68f9      	ldr	r1, [r7, #12]
 800a7f8:	4613      	mov	r3, r2
 800a7fa:	00db      	lsls	r3, r3, #3
 800a7fc:	4413      	add	r3, r2
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	440b      	add	r3, r1
 800a802:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a806:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3714      	adds	r7, #20
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr

0800a814 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	460b      	mov	r3, r1
 800a81e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a824:	2300      	movs	r3, #0
 800a826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a82e:	78fa      	ldrb	r2, [r7, #3]
 800a830:	4611      	mov	r1, r2
 800a832:	4618      	mov	r0, r3
 800a834:	f7f7 fa70 	bl	8001d18 <HAL_PCD_SetAddress>
 800a838:	4603      	mov	r3, r0
 800a83a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 f874 	bl	800a92c <USBD_Get_USB_Status>
 800a844:	4603      	mov	r3, r0
 800a846:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a848:	7bbb      	ldrb	r3, [r7, #14]
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3710      	adds	r7, #16
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}

0800a852 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a852:	b580      	push	{r7, lr}
 800a854:	b086      	sub	sp, #24
 800a856:	af00      	add	r7, sp, #0
 800a858:	60f8      	str	r0, [r7, #12]
 800a85a:	607a      	str	r2, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]
 800a85e:	460b      	mov	r3, r1
 800a860:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a866:	2300      	movs	r3, #0
 800a868:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a870:	7af9      	ldrb	r1, [r7, #11]
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	687a      	ldr	r2, [r7, #4]
 800a876:	f7f7 fb7a 	bl	8001f6e <HAL_PCD_EP_Transmit>
 800a87a:	4603      	mov	r3, r0
 800a87c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a87e:	7dfb      	ldrb	r3, [r7, #23]
 800a880:	4618      	mov	r0, r3
 800a882:	f000 f853 	bl	800a92c <USBD_Get_USB_Status>
 800a886:	4603      	mov	r3, r0
 800a888:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a88a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3718      	adds	r7, #24
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b086      	sub	sp, #24
 800a898:	af00      	add	r7, sp, #0
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	607a      	str	r2, [r7, #4]
 800a89e:	603b      	str	r3, [r7, #0]
 800a8a0:	460b      	mov	r3, r1
 800a8a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a8b2:	7af9      	ldrb	r1, [r7, #11]
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	687a      	ldr	r2, [r7, #4]
 800a8b8:	f7f7 fb06 	bl	8001ec8 <HAL_PCD_EP_Receive>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8c0:	7dfb      	ldrb	r3, [r7, #23]
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f000 f832 	bl	800a92c <USBD_Get_USB_Status>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a8cc:	7dbb      	ldrb	r3, [r7, #22]
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3718      	adds	r7, #24
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}

0800a8d6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8d6:	b580      	push	{r7, lr}
 800a8d8:	b082      	sub	sp, #8
 800a8da:	af00      	add	r7, sp, #0
 800a8dc:	6078      	str	r0, [r7, #4]
 800a8de:	460b      	mov	r3, r1
 800a8e0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8e8:	78fa      	ldrb	r2, [r7, #3]
 800a8ea:	4611      	mov	r1, r2
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7f7 fb26 	bl	8001f3e <HAL_PCD_EP_GetRxCount>
 800a8f2:	4603      	mov	r3, r0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3708      	adds	r7, #8
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a904:	4b03      	ldr	r3, [pc, #12]	@ (800a914 <USBD_static_malloc+0x18>)
}
 800a906:	4618      	mov	r0, r3
 800a908:	370c      	adds	r7, #12
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop
 800a914:	200066b8 	.word	0x200066b8

0800a918 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a918:	b480      	push	{r7}
 800a91a:	b083      	sub	sp, #12
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]

}
 800a920:	bf00      	nop
 800a922:	370c      	adds	r7, #12
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a92c:	b480      	push	{r7}
 800a92e:	b085      	sub	sp, #20
 800a930:	af00      	add	r7, sp, #0
 800a932:	4603      	mov	r3, r0
 800a934:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a936:	2300      	movs	r3, #0
 800a938:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a93a:	79fb      	ldrb	r3, [r7, #7]
 800a93c:	2b03      	cmp	r3, #3
 800a93e:	d817      	bhi.n	800a970 <USBD_Get_USB_Status+0x44>
 800a940:	a201      	add	r2, pc, #4	@ (adr r2, 800a948 <USBD_Get_USB_Status+0x1c>)
 800a942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a946:	bf00      	nop
 800a948:	0800a959 	.word	0x0800a959
 800a94c:	0800a95f 	.word	0x0800a95f
 800a950:	0800a965 	.word	0x0800a965
 800a954:	0800a96b 	.word	0x0800a96b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a958:	2300      	movs	r3, #0
 800a95a:	73fb      	strb	r3, [r7, #15]
    break;
 800a95c:	e00b      	b.n	800a976 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a95e:	2303      	movs	r3, #3
 800a960:	73fb      	strb	r3, [r7, #15]
    break;
 800a962:	e008      	b.n	800a976 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a964:	2301      	movs	r3, #1
 800a966:	73fb      	strb	r3, [r7, #15]
    break;
 800a968:	e005      	b.n	800a976 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a96a:	2303      	movs	r3, #3
 800a96c:	73fb      	strb	r3, [r7, #15]
    break;
 800a96e:	e002      	b.n	800a976 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a970:	2303      	movs	r3, #3
 800a972:	73fb      	strb	r3, [r7, #15]
    break;
 800a974:	bf00      	nop
  }
  return usb_status;
 800a976:	7bfb      	ldrb	r3, [r7, #15]
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3714      	adds	r7, #20
 800a97c:	46bd      	mov	sp, r7
 800a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a982:	4770      	bx	lr

0800a984 <memset>:
 800a984:	b5b0      	push	{r4, r5, r7, lr}
 800a986:	af02      	add	r7, sp, #8
 800a988:	2a10      	cmp	r2, #16
 800a98a:	d371      	bcc.n	800aa70 <memset+0xec>
 800a98c:	4243      	negs	r3, r0
 800a98e:	f003 0c03 	and.w	ip, r3, #3
 800a992:	eb00 050c 	add.w	r5, r0, ip
 800a996:	42a8      	cmp	r0, r5
 800a998:	d217      	bcs.n	800a9ca <memset+0x46>
 800a99a:	f1ac 0e01 	sub.w	lr, ip, #1
 800a99e:	f1bc 0f00 	cmp.w	ip, #0
 800a9a2:	4604      	mov	r4, r0
 800a9a4:	bf1e      	ittt	ne
 800a9a6:	4604      	movne	r4, r0
 800a9a8:	f804 1b01 	strbne.w	r1, [r4], #1
 800a9ac:	f1bc 0f01 	cmpne.w	ip, #1
 800a9b0:	d153      	bne.n	800aa5a <memset+0xd6>
 800a9b2:	f1be 0f03 	cmp.w	lr, #3
 800a9b6:	d308      	bcc.n	800a9ca <memset+0x46>
 800a9b8:	3c04      	subs	r4, #4
 800a9ba:	f804 1f04 	strb.w	r1, [r4, #4]!
 800a9be:	1d23      	adds	r3, r4, #4
 800a9c0:	42ab      	cmp	r3, r5
 800a9c2:	70e1      	strb	r1, [r4, #3]
 800a9c4:	70a1      	strb	r1, [r4, #2]
 800a9c6:	7061      	strb	r1, [r4, #1]
 800a9c8:	d1f7      	bne.n	800a9ba <memset+0x36>
 800a9ca:	eba2 0e0c 	sub.w	lr, r2, ip
 800a9ce:	f02e 0203 	bic.w	r2, lr, #3
 800a9d2:	eb05 0c02 	add.w	ip, r5, r2
 800a9d6:	4565      	cmp	r5, ip
 800a9d8:	d213      	bcs.n	800aa02 <memset+0x7e>
 800a9da:	b2ca      	uxtb	r2, r1
 800a9dc:	f04f 3401 	mov.w	r4, #16843009	@ 0x1010101
 800a9e0:	4362      	muls	r2, r4
 800a9e2:	f845 2b04 	str.w	r2, [r5], #4
 800a9e6:	4565      	cmp	r5, ip
 800a9e8:	d20b      	bcs.n	800aa02 <memset+0x7e>
 800a9ea:	f845 2b04 	str.w	r2, [r5], #4
 800a9ee:	4565      	cmp	r5, ip
 800a9f0:	bf3c      	itt	cc
 800a9f2:	f845 2b04 	strcc.w	r2, [r5], #4
 800a9f6:	4565      	cmpcc	r5, ip
 800a9f8:	d203      	bcs.n	800aa02 <memset+0x7e>
 800a9fa:	f845 2b04 	str.w	r2, [r5], #4
 800a9fe:	4565      	cmp	r5, ip
 800aa00:	d3ef      	bcc.n	800a9e2 <memset+0x5e>
 800aa02:	f00e 0203 	and.w	r2, lr, #3
 800aa06:	eb0c 0302 	add.w	r3, ip, r2
 800aa0a:	459c      	cmp	ip, r3
 800aa0c:	d224      	bcs.n	800aa58 <memset+0xd4>
 800aa0e:	f1a2 0e01 	sub.w	lr, r2, #1
 800aa12:	f012 0403 	ands.w	r4, r2, #3
 800aa16:	d012      	beq.n	800aa3e <memset+0xba>
 800aa18:	4662      	mov	r2, ip
 800aa1a:	2c01      	cmp	r4, #1
 800aa1c:	f802 1b01 	strb.w	r1, [r2], #1
 800aa20:	d009      	beq.n	800aa36 <memset+0xb2>
 800aa22:	f88c 1001 	strb.w	r1, [ip, #1]
 800aa26:	2c02      	cmp	r4, #2
 800aa28:	bf1a      	itte	ne
 800aa2a:	f88c 1002 	strbne.w	r1, [ip, #2]
 800aa2e:	f10c 0203 	addne.w	r2, ip, #3
 800aa32:	f10c 0202 	addeq.w	r2, ip, #2
 800aa36:	f1be 0f03 	cmp.w	lr, #3
 800aa3a:	d204      	bcs.n	800aa46 <memset+0xc2>
 800aa3c:	e00c      	b.n	800aa58 <memset+0xd4>
 800aa3e:	4662      	mov	r2, ip
 800aa40:	f1be 0f03 	cmp.w	lr, #3
 800aa44:	d308      	bcc.n	800aa58 <memset+0xd4>
 800aa46:	3a04      	subs	r2, #4
 800aa48:	f802 1f04 	strb.w	r1, [r2, #4]!
 800aa4c:	1d15      	adds	r5, r2, #4
 800aa4e:	429d      	cmp	r5, r3
 800aa50:	70d1      	strb	r1, [r2, #3]
 800aa52:	7091      	strb	r1, [r2, #2]
 800aa54:	7051      	strb	r1, [r2, #1]
 800aa56:	d1f7      	bne.n	800aa48 <memset+0xc4>
 800aa58:	bdb0      	pop	{r4, r5, r7, pc}
 800aa5a:	7041      	strb	r1, [r0, #1]
 800aa5c:	f1bc 0f02 	cmp.w	ip, #2
 800aa60:	bf1a      	itte	ne
 800aa62:	7081      	strbne	r1, [r0, #2]
 800aa64:	1cc4      	addne	r4, r0, #3
 800aa66:	1c84      	addeq	r4, r0, #2
 800aa68:	f1be 0f03 	cmp.w	lr, #3
 800aa6c:	d2a4      	bcs.n	800a9b8 <memset+0x34>
 800aa6e:	e7ac      	b.n	800a9ca <memset+0x46>
 800aa70:	4684      	mov	ip, r0
 800aa72:	eb0c 0302 	add.w	r3, ip, r2
 800aa76:	459c      	cmp	ip, r3
 800aa78:	d3c9      	bcc.n	800aa0e <memset+0x8a>
 800aa7a:	e7ed      	b.n	800aa58 <memset+0xd4>

0800aa7c <memcpy>:
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	466f      	mov	r7, sp
 800aa80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa84:	f000 b80a 	b.w	800aa9c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>

0800aa88 <__aeabi_uldivmod>:
 800aa88:	b510      	push	{r4, lr}
 800aa8a:	b084      	sub	sp, #16
 800aa8c:	ac02      	add	r4, sp, #8
 800aa8e:	9400      	str	r4, [sp, #0]
 800aa90:	f000 f977 	bl	800ad82 <__udivmoddi4>
 800aa94:	9a02      	ldr	r2, [sp, #8]
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	b004      	add	sp, #16
 800aa9a:	bd10      	pop	{r4, pc}

0800aa9c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>:
 800aa9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa9e:	af03      	add	r7, sp, #12
 800aaa0:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 800aaa4:	b08c      	sub	sp, #48	@ 0x30
 800aaa6:	2a10      	cmp	r2, #16
 800aaa8:	d31e      	bcc.n	800aae8 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x4c>
 800aaaa:	4243      	negs	r3, r0
 800aaac:	f003 0803 	and.w	r8, r3, #3
 800aab0:	eb00 0308 	add.w	r3, r0, r8
 800aab4:	4298      	cmp	r0, r3
 800aab6:	d233      	bcs.n	800ab20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 800aab8:	f1a8 0c01 	sub.w	ip, r8, #1
 800aabc:	4606      	mov	r6, r0
 800aabe:	460c      	mov	r4, r1
 800aac0:	f1b8 0f00 	cmp.w	r8, #0
 800aac4:	d01a      	beq.n	800aafc <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800aac6:	460c      	mov	r4, r1
 800aac8:	4606      	mov	r6, r0
 800aaca:	f814 eb01 	ldrb.w	lr, [r4], #1
 800aace:	f1b8 0f01 	cmp.w	r8, #1
 800aad2:	f806 eb01 	strb.w	lr, [r6], #1
 800aad6:	d011      	beq.n	800aafc <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800aad8:	784e      	ldrb	r6, [r1, #1]
 800aada:	f1b8 0f02 	cmp.w	r8, #2
 800aade:	7046      	strb	r6, [r0, #1]
 800aae0:	d108      	bne.n	800aaf4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x58>
 800aae2:	1c8c      	adds	r4, r1, #2
 800aae4:	1c86      	adds	r6, r0, #2
 800aae6:	e009      	b.n	800aafc <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800aae8:	4684      	mov	ip, r0
 800aaea:	eb0c 0302 	add.w	r3, ip, r2
 800aaee:	459c      	cmp	ip, r3
 800aaf0:	d340      	bcc.n	800ab74 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xd8>
 800aaf2:	e06c      	b.n	800abce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800aaf4:	788e      	ldrb	r6, [r1, #2]
 800aaf6:	1ccc      	adds	r4, r1, #3
 800aaf8:	7086      	strb	r6, [r0, #2]
 800aafa:	1cc6      	adds	r6, r0, #3
 800aafc:	f1bc 0f03 	cmp.w	ip, #3
 800ab00:	d30e      	bcc.n	800ab20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 800ab02:	3c04      	subs	r4, #4
 800ab04:	3e04      	subs	r6, #4
 800ab06:	f814 5f04 	ldrb.w	r5, [r4, #4]!
 800ab0a:	f806 5f04 	strb.w	r5, [r6, #4]!
 800ab0e:	7865      	ldrb	r5, [r4, #1]
 800ab10:	7075      	strb	r5, [r6, #1]
 800ab12:	78a5      	ldrb	r5, [r4, #2]
 800ab14:	70b5      	strb	r5, [r6, #2]
 800ab16:	78e5      	ldrb	r5, [r4, #3]
 800ab18:	70f5      	strb	r5, [r6, #3]
 800ab1a:	1d35      	adds	r5, r6, #4
 800ab1c:	429d      	cmp	r5, r3
 800ab1e:	d1f2      	bne.n	800ab06 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x6a>
 800ab20:	eba2 0e08 	sub.w	lr, r2, r8
 800ab24:	eb01 0408 	add.w	r4, r1, r8
 800ab28:	f02e 0203 	bic.w	r2, lr, #3
 800ab2c:	f014 0603 	ands.w	r6, r4, #3
 800ab30:	eb03 0c02 	add.w	ip, r3, r2
 800ab34:	d159      	bne.n	800abea <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x14e>
 800ab36:	4563      	cmp	r3, ip
 800ab38:	d215      	bcs.n	800ab66 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800ab3a:	4621      	mov	r1, r4
 800ab3c:	680d      	ldr	r5, [r1, #0]
 800ab3e:	f843 5b04 	str.w	r5, [r3], #4
 800ab42:	4563      	cmp	r3, ip
 800ab44:	d20f      	bcs.n	800ab66 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800ab46:	684d      	ldr	r5, [r1, #4]
 800ab48:	f843 5b04 	str.w	r5, [r3], #4
 800ab4c:	4563      	cmp	r3, ip
 800ab4e:	bf3e      	ittt	cc
 800ab50:	688d      	ldrcc	r5, [r1, #8]
 800ab52:	f843 5b04 	strcc.w	r5, [r3], #4
 800ab56:	4563      	cmpcc	r3, ip
 800ab58:	d205      	bcs.n	800ab66 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 800ab5a:	68cd      	ldr	r5, [r1, #12]
 800ab5c:	3110      	adds	r1, #16
 800ab5e:	f843 5b04 	str.w	r5, [r3], #4
 800ab62:	4563      	cmp	r3, ip
 800ab64:	d3ea      	bcc.n	800ab3c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xa0>
 800ab66:	18a1      	adds	r1, r4, r2
 800ab68:	f00e 0203 	and.w	r2, lr, #3
 800ab6c:	eb0c 0302 	add.w	r3, ip, r2
 800ab70:	459c      	cmp	ip, r3
 800ab72:	d22c      	bcs.n	800abce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800ab74:	f1a2 0e01 	sub.w	lr, r2, #1
 800ab78:	f012 0403 	ands.w	r4, r2, #3
 800ab7c:	d013      	beq.n	800aba6 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10a>
 800ab7e:	460a      	mov	r2, r1
 800ab80:	4665      	mov	r5, ip
 800ab82:	f812 6b01 	ldrb.w	r6, [r2], #1
 800ab86:	2c01      	cmp	r4, #1
 800ab88:	f805 6b01 	strb.w	r6, [r5], #1
 800ab8c:	d00d      	beq.n	800abaa <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10e>
 800ab8e:	784a      	ldrb	r2, [r1, #1]
 800ab90:	2c02      	cmp	r4, #2
 800ab92:	f88c 2001 	strb.w	r2, [ip, #1]
 800ab96:	d11e      	bne.n	800abd6 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x13a>
 800ab98:	1c8a      	adds	r2, r1, #2
 800ab9a:	f10c 0502 	add.w	r5, ip, #2
 800ab9e:	f1be 0f03 	cmp.w	lr, #3
 800aba2:	d205      	bcs.n	800abb0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 800aba4:	e013      	b.n	800abce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800aba6:	4665      	mov	r5, ip
 800aba8:	460a      	mov	r2, r1
 800abaa:	f1be 0f03 	cmp.w	lr, #3
 800abae:	d30e      	bcc.n	800abce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800abb0:	1f11      	subs	r1, r2, #4
 800abb2:	1f2a      	subs	r2, r5, #4
 800abb4:	f811 6f04 	ldrb.w	r6, [r1, #4]!
 800abb8:	f802 6f04 	strb.w	r6, [r2, #4]!
 800abbc:	784e      	ldrb	r6, [r1, #1]
 800abbe:	7056      	strb	r6, [r2, #1]
 800abc0:	788e      	ldrb	r6, [r1, #2]
 800abc2:	7096      	strb	r6, [r2, #2]
 800abc4:	78ce      	ldrb	r6, [r1, #3]
 800abc6:	70d6      	strb	r6, [r2, #3]
 800abc8:	1d16      	adds	r6, r2, #4
 800abca:	429e      	cmp	r6, r3
 800abcc:	d1f2      	bne.n	800abb4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x118>
 800abce:	b00c      	add	sp, #48	@ 0x30
 800abd0:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800abd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abd6:	788a      	ldrb	r2, [r1, #2]
 800abd8:	f10c 0503 	add.w	r5, ip, #3
 800abdc:	f88c 2002 	strb.w	r2, [ip, #2]
 800abe0:	1cca      	adds	r2, r1, #3
 800abe2:	f1be 0f03 	cmp.w	lr, #3
 800abe6:	d2e3      	bcs.n	800abb0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 800abe8:	e7f1      	b.n	800abce <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800abea:	f04f 0900 	mov.w	r9, #0
 800abee:	f1c6 0a04 	rsb	sl, r6, #4
 800abf2:	ad0b      	add	r5, sp, #44	@ 0x2c
 800abf4:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 800abf8:	eb05 0b06 	add.w	fp, r5, r6
 800abfc:	ea5f 75ca 	movs.w	r5, sl, lsl #31
 800ac00:	bf1e      	ittt	ne
 800ac02:	7825      	ldrbne	r5, [r4, #0]
 800ac04:	f88b 5000 	strbne.w	r5, [fp]
 800ac08:	f04f 0901 	movne.w	r9, #1
 800ac0c:	1ba5      	subs	r5, r4, r6
 800ac0e:	9507      	str	r5, [sp, #28]
 800ac10:	00f5      	lsls	r5, r6, #3
 800ac12:	9501      	str	r5, [sp, #4]
 800ac14:	ea5f 758a 	movs.w	r5, sl, lsl #30
 800ac18:	bf44      	itt	mi
 800ac1a:	f834 5009 	ldrhmi.w	r5, [r4, r9]
 800ac1e:	f82b 5009 	strhmi.w	r5, [fp, r9]
 800ac22:	1d1d      	adds	r5, r3, #4
 800ac24:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 800ac28:	4565      	cmp	r5, ip
 800ac2a:	9d01      	ldr	r5, [sp, #4]
 800ac2c:	46aa      	mov	sl, r5
 800ac2e:	f1c5 0500 	rsb	r5, r5, #0
 800ac32:	d25c      	bcs.n	800acee <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x252>
 800ac34:	4273      	negs	r3, r6
 800ac36:	9500      	str	r5, [sp, #0]
 800ac38:	eb01 0903 	add.w	r9, r1, r3
 800ac3c:	f005 0118 	and.w	r1, r5, #24
 800ac40:	4605      	mov	r5, r0
 800ac42:	9107      	str	r1, [sp, #28]
 800ac44:	f8cd 9010 	str.w	r9, [sp, #16]
 800ac48:	44c1      	add	r9, r8
 800ac4a:	9b07      	ldr	r3, [sp, #28]
 800ac4c:	fa2b fb0a 	lsr.w	fp, fp, sl
 800ac50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ac54:	9108      	str	r1, [sp, #32]
 800ac56:	fa01 f303 	lsl.w	r3, r1, r3
 800ac5a:	eb05 0108 	add.w	r1, r5, r8
 800ac5e:	ea43 030b 	orr.w	r3, r3, fp
 800ac62:	468b      	mov	fp, r1
 800ac64:	f84b 3b08 	str.w	r3, [fp], #8
 800ac68:	45e3      	cmp	fp, ip
 800ac6a:	d242      	bcs.n	800acf2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x256>
 800ac6c:	9b08      	ldr	r3, [sp, #32]
 800ac6e:	9503      	str	r5, [sp, #12]
 800ac70:	f8cd 9018 	str.w	r9, [sp, #24]
 800ac74:	fa23 f50a 	lsr.w	r5, r3, sl
 800ac78:	f8d9 9008 	ldr.w	r9, [r9, #8]
 800ac7c:	9b07      	ldr	r3, [sp, #28]
 800ac7e:	9105      	str	r1, [sp, #20]
 800ac80:	fa09 f303 	lsl.w	r3, r9, r3
 800ac84:	432b      	orrs	r3, r5
 800ac86:	604b      	str	r3, [r1, #4]
 800ac88:	f101 030c 	add.w	r3, r1, #12
 800ac8c:	4563      	cmp	r3, ip
 800ac8e:	d236      	bcs.n	800acfe <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x262>
 800ac90:	9d06      	ldr	r5, [sp, #24]
 800ac92:	68ed      	ldr	r5, [r5, #12]
 800ac94:	9508      	str	r5, [sp, #32]
 800ac96:	fa29 f50a 	lsr.w	r5, r9, sl
 800ac9a:	9502      	str	r5, [sp, #8]
 800ac9c:	e9dd 5107 	ldrd	r5, r1, [sp, #28]
 800aca0:	fa01 f905 	lsl.w	r9, r1, r5
 800aca4:	9905      	ldr	r1, [sp, #20]
 800aca6:	9d02      	ldr	r5, [sp, #8]
 800aca8:	3110      	adds	r1, #16
 800acaa:	ea45 0509 	orr.w	r5, r5, r9
 800acae:	4561      	cmp	r1, ip
 800acb0:	f8cb 5000 	str.w	r5, [fp]
 800acb4:	d22d      	bcs.n	800ad12 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x276>
 800acb6:	9906      	ldr	r1, [sp, #24]
 800acb8:	9d07      	ldr	r5, [sp, #28]
 800acba:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800acbe:	f8d1 b010 	ldr.w	fp, [r1, #16]
 800acc2:	9908      	ldr	r1, [sp, #32]
 800acc4:	f109 0910 	add.w	r9, r9, #16
 800acc8:	fa0b f505 	lsl.w	r5, fp, r5
 800accc:	fa21 f10a 	lsr.w	r1, r1, sl
 800acd0:	4329      	orrs	r1, r5
 800acd2:	9d03      	ldr	r5, [sp, #12]
 800acd4:	6019      	str	r1, [r3, #0]
 800acd6:	3510      	adds	r5, #16
 800acd8:	eb05 0308 	add.w	r3, r5, r8
 800acdc:	1d19      	adds	r1, r3, #4
 800acde:	4561      	cmp	r1, ip
 800ace0:	d3b0      	bcc.n	800ac44 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x1a8>
 800ace2:	eb09 0108 	add.w	r1, r9, r8
 800ace6:	9107      	str	r1, [sp, #28]
 800ace8:	f8dd a000 	ldr.w	sl, [sp]
 800acec:	e018      	b.n	800ad20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800acee:	46aa      	mov	sl, r5
 800acf0:	e016      	b.n	800ad20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800acf2:	460b      	mov	r3, r1
 800acf4:	f109 0104 	add.w	r1, r9, #4
 800acf8:	9107      	str	r1, [sp, #28]
 800acfa:	3304      	adds	r3, #4
 800acfc:	e00c      	b.n	800ad18 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x27c>
 800acfe:	9906      	ldr	r1, [sp, #24]
 800ad00:	46cb      	mov	fp, r9
 800ad02:	f8dd a000 	ldr.w	sl, [sp]
 800ad06:	3108      	adds	r1, #8
 800ad08:	9107      	str	r1, [sp, #28]
 800ad0a:	9905      	ldr	r1, [sp, #20]
 800ad0c:	f101 0308 	add.w	r3, r1, #8
 800ad10:	e006      	b.n	800ad20 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800ad12:	9906      	ldr	r1, [sp, #24]
 800ad14:	310c      	adds	r1, #12
 800ad16:	9107      	str	r1, [sp, #28]
 800ad18:	f8dd a000 	ldr.w	sl, [sp]
 800ad1c:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ad20:	2500      	movs	r5, #0
 800ad22:	2e01      	cmp	r6, #1
 800ad24:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 800ad28:	f807 5c26 	strb.w	r5, [r7, #-38]
 800ad2c:	d105      	bne.n	800ad3a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x29e>
 800ad2e:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800ad32:	f04f 0900 	mov.w	r9, #0
 800ad36:	2100      	movs	r1, #0
 800ad38:	e009      	b.n	800ad4e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2b2>
 800ad3a:	9907      	ldr	r1, [sp, #28]
 800ad3c:	f1a7 0826 	sub.w	r8, r7, #38	@ 0x26
 800ad40:	790d      	ldrb	r5, [r1, #4]
 800ad42:	7949      	ldrb	r1, [r1, #5]
 800ad44:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 800ad48:	ea4f 2901 	mov.w	r9, r1, lsl #8
 800ad4c:	2102      	movs	r1, #2
 800ad4e:	07e6      	lsls	r6, r4, #31
 800ad50:	d101      	bne.n	800ad56 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ba>
 800ad52:	2100      	movs	r1, #0
 800ad54:	e009      	b.n	800ad6a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ce>
 800ad56:	9d07      	ldr	r5, [sp, #28]
 800ad58:	3504      	adds	r5, #4
 800ad5a:	5c69      	ldrb	r1, [r5, r1]
 800ad5c:	f888 1000 	strb.w	r1, [r8]
 800ad60:	f817 1c26 	ldrb.w	r1, [r7, #-38]
 800ad64:	f89d 5028 	ldrb.w	r5, [sp, #40]	@ 0x28
 800ad68:	0409      	lsls	r1, r1, #16
 800ad6a:	ea41 0109 	orr.w	r1, r1, r9
 800ad6e:	9e01      	ldr	r6, [sp, #4]
 800ad70:	4329      	orrs	r1, r5
 800ad72:	f00a 0518 	and.w	r5, sl, #24
 800ad76:	40a9      	lsls	r1, r5
 800ad78:	fa2b f606 	lsr.w	r6, fp, r6
 800ad7c:	4331      	orrs	r1, r6
 800ad7e:	6019      	str	r1, [r3, #0]
 800ad80:	e6f1      	b.n	800ab66 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>

0800ad82 <__udivmoddi4>:
 800ad82:	b580      	push	{r7, lr}
 800ad84:	466f      	mov	r7, sp
 800ad86:	b086      	sub	sp, #24
 800ad88:	4684      	mov	ip, r0
 800ad8a:	a802      	add	r0, sp, #8
 800ad8c:	e9cd 2300 	strd	r2, r3, [sp]
 800ad90:	4662      	mov	r2, ip
 800ad92:	460b      	mov	r3, r1
 800ad94:	f000 f80d 	bl	800adb2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>
 800ad98:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800ad9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ada0:	f1bc 0f00 	cmp.w	ip, #0
 800ada4:	bf1c      	itt	ne
 800ada6:	e9dd 3204 	ldrdne	r3, r2, [sp, #16]
 800adaa:	e9cc 3200 	strdne	r3, r2, [ip]
 800adae:	b006      	add	sp, #24
 800adb0:	bd80      	pop	{r7, pc}

0800adb2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>:
 800adb2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adb4:	af03      	add	r7, sp, #12
 800adb6:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 800adba:	e9d7 e802 	ldrd	lr, r8, [r7, #8]
 800adbe:	f1be 0f00 	cmp.w	lr, #0
 800adc2:	d072      	beq.n	800aeaa <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 800adc4:	f1b8 0f00 	cmp.w	r8, #0
 800adc8:	d16f      	bne.n	800aeaa <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 800adca:	2b00      	cmp	r3, #0
 800adcc:	f000 80fc 	beq.w	800afc8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x216>
 800add0:	4573      	cmp	r3, lr
 800add2:	f080 8107 	bcs.w	800afe4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x232>
 800add6:	fab3 f183 	clz	r1, r3
 800adda:	fabe f68e 	clz	r6, lr
 800adde:	1a71      	subs	r1, r6, r1
 800ade0:	f101 0620 	add.w	r6, r1, #32
 800ade4:	bf08      	it	eq
 800ade6:	261f      	moveq	r6, #31
 800ade8:	f1c6 0520 	rsb	r5, r6, #32
 800adec:	fa08 f106 	lsl.w	r1, r8, r6
 800adf0:	fa0e f806 	lsl.w	r8, lr, r6
 800adf4:	fa2e f505 	lsr.w	r5, lr, r5
 800adf8:	4329      	orrs	r1, r5
 800adfa:	f1b6 0520 	subs.w	r5, r6, #32
 800adfe:	f006 061f 	and.w	r6, r6, #31
 800ae02:	bf58      	it	pl
 800ae04:	fa0e f105 	lslpl.w	r1, lr, r5
 800ae08:	f04f 0501 	mov.w	r5, #1
 800ae0c:	fa05 fc06 	lsl.w	ip, r5, r6
 800ae10:	f04f 0500 	mov.w	r5, #0
 800ae14:	bf58      	it	pl
 800ae16:	f04f 0800 	movpl.w	r8, #0
 800ae1a:	e008      	b.n	800ae2e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x7c>
 800ae1c:	4622      	mov	r2, r4
 800ae1e:	4633      	mov	r3, r6
 800ae20:	ea4f 1418 	mov.w	r4, r8, lsr #4
 800ae24:	ea44 7801 	orr.w	r8, r4, r1, lsl #28
 800ae28:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800ae2c:	0909      	lsrs	r1, r1, #4
 800ae2e:	ebb2 0408 	subs.w	r4, r2, r8
 800ae32:	eb63 0601 	sbc.w	r6, r3, r1
 800ae36:	2e00      	cmp	r6, #0
 800ae38:	d403      	bmi.n	800ae42 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x90>
 800ae3a:	ea45 050c 	orr.w	r5, r5, ip
 800ae3e:	d102      	bne.n	800ae46 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x94>
 800ae40:	e02d      	b.n	800ae9e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 800ae42:	4614      	mov	r4, r2
 800ae44:	461e      	mov	r6, r3
 800ae46:	ea5f 0351 	movs.w	r3, r1, lsr #1
 800ae4a:	ea4f 0238 	mov.w	r2, r8, rrx
 800ae4e:	1aa2      	subs	r2, r4, r2
 800ae50:	eb66 0303 	sbc.w	r3, r6, r3
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d404      	bmi.n	800ae62 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb0>
 800ae58:	ea45 055c 	orr.w	r5, r5, ip, lsr #1
 800ae5c:	4614      	mov	r4, r2
 800ae5e:	d102      	bne.n	800ae66 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb4>
 800ae60:	e01d      	b.n	800ae9e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 800ae62:	4622      	mov	r2, r4
 800ae64:	4633      	mov	r3, r6
 800ae66:	ea4f 0498 	mov.w	r4, r8, lsr #2
 800ae6a:	ea44 7481 	orr.w	r4, r4, r1, lsl #30
 800ae6e:	1b14      	subs	r4, r2, r4
 800ae70:	eb63 0691 	sbc.w	r6, r3, r1, lsr #2
 800ae74:	2e00      	cmp	r6, #0
 800ae76:	d403      	bmi.n	800ae80 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xce>
 800ae78:	ea45 059c 	orr.w	r5, r5, ip, lsr #2
 800ae7c:	d102      	bne.n	800ae84 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xd2>
 800ae7e:	e00e      	b.n	800ae9e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 800ae80:	4614      	mov	r4, r2
 800ae82:	461e      	mov	r6, r3
 800ae84:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800ae88:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800ae8c:	1aa2      	subs	r2, r4, r2
 800ae8e:	eb66 03d1 	sbc.w	r3, r6, r1, lsr #3
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d4c2      	bmi.n	800ae1c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6a>
 800ae96:	ea45 05dc 	orr.w	r5, r5, ip, lsr #3
 800ae9a:	4614      	mov	r4, r2
 800ae9c:	d1c0      	bne.n	800ae20 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6e>
 800ae9e:	fbb4 f1fe 	udiv	r1, r4, lr
 800aea2:	fb01 461e 	mls	r6, r1, lr, r4
 800aea6:	4329      	orrs	r1, r5
 800aea8:	e092      	b.n	800afd0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x21e>
 800aeaa:	ebb2 060e 	subs.w	r6, r2, lr
 800aeae:	f04f 0100 	mov.w	r1, #0
 800aeb2:	eb73 0608 	sbcs.w	r6, r3, r8
 800aeb6:	d37c      	bcc.n	800afb2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d07a      	beq.n	800afb2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 800aebc:	fab3 f183 	clz	r1, r3
 800aec0:	fab8 f688 	clz	r6, r8
 800aec4:	1a71      	subs	r1, r6, r1
 800aec6:	f001 063f 	and.w	r6, r1, #63	@ 0x3f
 800aeca:	f001 011f 	and.w	r1, r1, #31
 800aece:	f1c6 0420 	rsb	r4, r6, #32
 800aed2:	fa08 f506 	lsl.w	r5, r8, r6
 800aed6:	fa0e fc06 	lsl.w	ip, lr, r6
 800aeda:	fa2e f404 	lsr.w	r4, lr, r4
 800aede:	432c      	orrs	r4, r5
 800aee0:	f1b6 0520 	subs.w	r5, r6, #32
 800aee4:	bf58      	it	pl
 800aee6:	fa0e f405 	lslpl.w	r4, lr, r5
 800aeea:	f04f 0501 	mov.w	r5, #1
 800aeee:	fa05 f901 	lsl.w	r9, r5, r1
 800aef2:	f04f 0100 	mov.w	r1, #0
 800aef6:	bf58      	it	pl
 800aef8:	f04f 0c00 	movpl.w	ip, #0
 800aefc:	e008      	b.n	800af10 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x15e>
 800aefe:	4632      	mov	r2, r6
 800af00:	462b      	mov	r3, r5
 800af02:	ea4f 161c 	mov.w	r6, ip, lsr #4
 800af06:	ea46 7c04 	orr.w	ip, r6, r4, lsl #28
 800af0a:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800af0e:	0924      	lsrs	r4, r4, #4
 800af10:	ebb2 060c 	subs.w	r6, r2, ip
 800af14:	eb73 0504 	sbcs.w	r5, r3, r4
 800af18:	d407      	bmi.n	800af2a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x178>
 800af1a:	ea41 0109 	orr.w	r1, r1, r9
 800af1e:	ebb6 020e 	subs.w	r2, r6, lr
 800af22:	eb75 0208 	sbcs.w	r2, r5, r8
 800af26:	d202      	bcs.n	800af2e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x17c>
 800af28:	e03a      	b.n	800afa0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800af2a:	4616      	mov	r6, r2
 800af2c:	461d      	mov	r5, r3
 800af2e:	ea5f 0354 	movs.w	r3, r4, lsr #1
 800af32:	ea4f 023c 	mov.w	r2, ip, rrx
 800af36:	1ab2      	subs	r2, r6, r2
 800af38:	eb75 0303 	sbcs.w	r3, r5, r3
 800af3c:	d409      	bmi.n	800af52 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a0>
 800af3e:	ebb2 050e 	subs.w	r5, r2, lr
 800af42:	ea41 0159 	orr.w	r1, r1, r9, lsr #1
 800af46:	eb73 0508 	sbcs.w	r5, r3, r8
 800af4a:	4616      	mov	r6, r2
 800af4c:	461d      	mov	r5, r3
 800af4e:	d202      	bcs.n	800af56 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a4>
 800af50:	e026      	b.n	800afa0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800af52:	4632      	mov	r2, r6
 800af54:	462b      	mov	r3, r5
 800af56:	ea4f 059c 	mov.w	r5, ip, lsr #2
 800af5a:	ea45 7584 	orr.w	r5, r5, r4, lsl #30
 800af5e:	1b56      	subs	r6, r2, r5
 800af60:	eb63 0594 	sbc.w	r5, r3, r4, lsr #2
 800af64:	2d00      	cmp	r5, #0
 800af66:	d407      	bmi.n	800af78 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1c6>
 800af68:	ea41 0199 	orr.w	r1, r1, r9, lsr #2
 800af6c:	ebb6 020e 	subs.w	r2, r6, lr
 800af70:	eb75 0208 	sbcs.w	r2, r5, r8
 800af74:	d202      	bcs.n	800af7c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ca>
 800af76:	e013      	b.n	800afa0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 800af78:	4616      	mov	r6, r2
 800af7a:	461d      	mov	r5, r3
 800af7c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800af80:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
 800af84:	1ab2      	subs	r2, r6, r2
 800af86:	eb65 03d4 	sbc.w	r3, r5, r4, lsr #3
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d4b7      	bmi.n	800aefe <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x14c>
 800af8e:	ebb2 050e 	subs.w	r5, r2, lr
 800af92:	ea41 01d9 	orr.w	r1, r1, r9, lsr #3
 800af96:	eb73 0508 	sbcs.w	r5, r3, r8
 800af9a:	4616      	mov	r6, r2
 800af9c:	461d      	mov	r5, r3
 800af9e:	d2b0      	bcs.n	800af02 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x150>
 800afa0:	f04f 0c00 	mov.w	ip, #0
 800afa4:	e9c0 1c00 	strd	r1, ip, [r0]
 800afa8:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800afac:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800afb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afb2:	f04f 0c00 	mov.w	ip, #0
 800afb6:	4616      	mov	r6, r2
 800afb8:	461d      	mov	r5, r3
 800afba:	e9c0 1c00 	strd	r1, ip, [r0]
 800afbe:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800afc2:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800afc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afc8:	fbb2 f1fe 	udiv	r1, r2, lr
 800afcc:	fb01 261e 	mls	r6, r1, lr, r2
 800afd0:	f04f 0c00 	mov.w	ip, #0
 800afd4:	2500      	movs	r5, #0
 800afd6:	e9c0 1c00 	strd	r1, ip, [r0]
 800afda:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800afde:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800afe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afe4:	d10d      	bne.n	800b002 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x250>
 800afe6:	fbb2 f1f3 	udiv	r1, r2, r3
 800afea:	2500      	movs	r5, #0
 800afec:	fb01 2613 	mls	r6, r1, r3, r2
 800aff0:	f04f 0c01 	mov.w	ip, #1
 800aff4:	e9c0 1c00 	strd	r1, ip, [r0]
 800aff8:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800affc:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b002:	fbb3 fcfe 	udiv	ip, r3, lr
 800b006:	f5be 3f80 	cmp.w	lr, #65536	@ 0x10000
 800b00a:	fb0c 351e 	mls	r5, ip, lr, r3
 800b00e:	d21a      	bcs.n	800b046 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x294>
 800b010:	0429      	lsls	r1, r5, #16
 800b012:	2500      	movs	r5, #0
 800b014:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 800b018:	fbb1 f3fe 	udiv	r3, r1, lr
 800b01c:	fb03 f10e 	mul.w	r1, r3, lr
 800b020:	ea4c 4c13 	orr.w	ip, ip, r3, lsr #16
 800b024:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
 800b028:	eac2 4101 	pkhbt	r1, r2, r1, lsl #16
 800b02c:	fbb1 f2fe 	udiv	r2, r1, lr
 800b030:	fb02 161e 	mls	r6, r2, lr, r1
 800b034:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
 800b038:	e9c0 1c00 	strd	r1, ip, [r0]
 800b03c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b040:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b046:	ebb2 010e 	subs.w	r1, r2, lr
 800b04a:	eb75 0108 	sbcs.w	r1, r5, r8
 800b04e:	d208      	bcs.n	800b062 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2b0>
 800b050:	2100      	movs	r1, #0
 800b052:	4616      	mov	r6, r2
 800b054:	e9c0 1c00 	strd	r1, ip, [r0]
 800b058:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b05c:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b062:	ea4f 71c8 	mov.w	r1, r8, lsl #31
 800b066:	ea41 035e 	orr.w	r3, r1, lr, lsr #1
 800b06a:	ea4f 79ce 	mov.w	r9, lr, lsl #31
 800b06e:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800b072:	2100      	movs	r1, #0
 800b074:	e008      	b.n	800b088 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2d6>
 800b076:	4622      	mov	r2, r4
 800b078:	4635      	mov	r5, r6
 800b07a:	ea4f 1419 	mov.w	r4, r9, lsr #4
 800b07e:	ea44 7903 	orr.w	r9, r4, r3, lsl #28
 800b082:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800b086:	091b      	lsrs	r3, r3, #4
 800b088:	ebb2 0409 	subs.w	r4, r2, r9
 800b08c:	eb65 0603 	sbc.w	r6, r5, r3
 800b090:	2e00      	cmp	r6, #0
 800b092:	d403      	bmi.n	800b09c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ea>
 800b094:	ea41 0108 	orr.w	r1, r1, r8
 800b098:	d102      	bne.n	800b0a0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ee>
 800b09a:	e02d      	b.n	800b0f8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 800b09c:	4614      	mov	r4, r2
 800b09e:	462e      	mov	r6, r5
 800b0a0:	ea5f 0553 	movs.w	r5, r3, lsr #1
 800b0a4:	ea4f 0239 	mov.w	r2, r9, rrx
 800b0a8:	1aa2      	subs	r2, r4, r2
 800b0aa:	eb66 0505 	sbc.w	r5, r6, r5
 800b0ae:	2d00      	cmp	r5, #0
 800b0b0:	d404      	bmi.n	800b0bc <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30a>
 800b0b2:	ea41 0158 	orr.w	r1, r1, r8, lsr #1
 800b0b6:	4614      	mov	r4, r2
 800b0b8:	d102      	bne.n	800b0c0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30e>
 800b0ba:	e01d      	b.n	800b0f8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 800b0bc:	4622      	mov	r2, r4
 800b0be:	4635      	mov	r5, r6
 800b0c0:	ea4f 0499 	mov.w	r4, r9, lsr #2
 800b0c4:	ea44 7483 	orr.w	r4, r4, r3, lsl #30
 800b0c8:	1b14      	subs	r4, r2, r4
 800b0ca:	eb65 0693 	sbc.w	r6, r5, r3, lsr #2
 800b0ce:	2e00      	cmp	r6, #0
 800b0d0:	d403      	bmi.n	800b0da <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x328>
 800b0d2:	ea41 0198 	orr.w	r1, r1, r8, lsr #2
 800b0d6:	d102      	bne.n	800b0de <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x32c>
 800b0d8:	e00e      	b.n	800b0f8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 800b0da:	4614      	mov	r4, r2
 800b0dc:	462e      	mov	r6, r5
 800b0de:	ea4f 02d9 	mov.w	r2, r9, lsr #3
 800b0e2:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
 800b0e6:	1aa2      	subs	r2, r4, r2
 800b0e8:	eb66 05d3 	sbc.w	r5, r6, r3, lsr #3
 800b0ec:	2d00      	cmp	r5, #0
 800b0ee:	d4c2      	bmi.n	800b076 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c4>
 800b0f0:	ea41 01d8 	orr.w	r1, r1, r8, lsr #3
 800b0f4:	4614      	mov	r4, r2
 800b0f6:	d1c0      	bne.n	800b07a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c8>
 800b0f8:	fbb4 f2fe 	udiv	r2, r4, lr
 800b0fc:	2500      	movs	r5, #0
 800b0fe:	fb02 461e 	mls	r6, r2, lr, r4
 800b102:	4311      	orrs	r1, r2
 800b104:	e9c0 1c00 	strd	r1, ip, [r0]
 800b108:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800b10c:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800b110:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800b114 <__libc_init_array>:
 800b114:	b570      	push	{r4, r5, r6, lr}
 800b116:	4d0d      	ldr	r5, [pc, #52]	@ (800b14c <__libc_init_array+0x38>)
 800b118:	4c0d      	ldr	r4, [pc, #52]	@ (800b150 <__libc_init_array+0x3c>)
 800b11a:	1b64      	subs	r4, r4, r5
 800b11c:	10a4      	asrs	r4, r4, #2
 800b11e:	2600      	movs	r6, #0
 800b120:	42a6      	cmp	r6, r4
 800b122:	d109      	bne.n	800b138 <__libc_init_array+0x24>
 800b124:	4d0b      	ldr	r5, [pc, #44]	@ (800b154 <__libc_init_array+0x40>)
 800b126:	4c0c      	ldr	r4, [pc, #48]	@ (800b158 <__libc_init_array+0x44>)
 800b128:	f000 f8ce 	bl	800b2c8 <_init>
 800b12c:	1b64      	subs	r4, r4, r5
 800b12e:	10a4      	asrs	r4, r4, #2
 800b130:	2600      	movs	r6, #0
 800b132:	42a6      	cmp	r6, r4
 800b134:	d105      	bne.n	800b142 <__libc_init_array+0x2e>
 800b136:	bd70      	pop	{r4, r5, r6, pc}
 800b138:	f855 3b04 	ldr.w	r3, [r5], #4
 800b13c:	4798      	blx	r3
 800b13e:	3601      	adds	r6, #1
 800b140:	e7ee      	b.n	800b120 <__libc_init_array+0xc>
 800b142:	f855 3b04 	ldr.w	r3, [r5], #4
 800b146:	4798      	blx	r3
 800b148:	3601      	adds	r6, #1
 800b14a:	e7f2      	b.n	800b132 <__libc_init_array+0x1e>
 800b14c:	0800b390 	.word	0x0800b390
 800b150:	0800b390 	.word	0x0800b390
 800b154:	0800b390 	.word	0x0800b390
 800b158:	0800b394 	.word	0x0800b394

0800b15c <__retarget_lock_acquire_recursive>:
 800b15c:	4770      	bx	lr

0800b15e <__retarget_lock_release_recursive>:
 800b15e:	4770      	bx	lr

0800b160 <_reclaim_reent>:
 800b160:	4b2d      	ldr	r3, [pc, #180]	@ (800b218 <_reclaim_reent+0xb8>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4283      	cmp	r3, r0
 800b166:	b570      	push	{r4, r5, r6, lr}
 800b168:	4604      	mov	r4, r0
 800b16a:	d053      	beq.n	800b214 <_reclaim_reent+0xb4>
 800b16c:	69c3      	ldr	r3, [r0, #28]
 800b16e:	b31b      	cbz	r3, 800b1b8 <_reclaim_reent+0x58>
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	b163      	cbz	r3, 800b18e <_reclaim_reent+0x2e>
 800b174:	2500      	movs	r5, #0
 800b176:	69e3      	ldr	r3, [r4, #28]
 800b178:	68db      	ldr	r3, [r3, #12]
 800b17a:	5959      	ldr	r1, [r3, r5]
 800b17c:	b9b1      	cbnz	r1, 800b1ac <_reclaim_reent+0x4c>
 800b17e:	3504      	adds	r5, #4
 800b180:	2d80      	cmp	r5, #128	@ 0x80
 800b182:	d1f8      	bne.n	800b176 <_reclaim_reent+0x16>
 800b184:	69e3      	ldr	r3, [r4, #28]
 800b186:	4620      	mov	r0, r4
 800b188:	68d9      	ldr	r1, [r3, #12]
 800b18a:	f000 f847 	bl	800b21c <_free_r>
 800b18e:	69e3      	ldr	r3, [r4, #28]
 800b190:	6819      	ldr	r1, [r3, #0]
 800b192:	b111      	cbz	r1, 800b19a <_reclaim_reent+0x3a>
 800b194:	4620      	mov	r0, r4
 800b196:	f000 f841 	bl	800b21c <_free_r>
 800b19a:	69e3      	ldr	r3, [r4, #28]
 800b19c:	689d      	ldr	r5, [r3, #8]
 800b19e:	b15d      	cbz	r5, 800b1b8 <_reclaim_reent+0x58>
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	682d      	ldr	r5, [r5, #0]
 800b1a6:	f000 f839 	bl	800b21c <_free_r>
 800b1aa:	e7f8      	b.n	800b19e <_reclaim_reent+0x3e>
 800b1ac:	680e      	ldr	r6, [r1, #0]
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	f000 f834 	bl	800b21c <_free_r>
 800b1b4:	4631      	mov	r1, r6
 800b1b6:	e7e1      	b.n	800b17c <_reclaim_reent+0x1c>
 800b1b8:	6961      	ldr	r1, [r4, #20]
 800b1ba:	b111      	cbz	r1, 800b1c2 <_reclaim_reent+0x62>
 800b1bc:	4620      	mov	r0, r4
 800b1be:	f000 f82d 	bl	800b21c <_free_r>
 800b1c2:	69e1      	ldr	r1, [r4, #28]
 800b1c4:	b111      	cbz	r1, 800b1cc <_reclaim_reent+0x6c>
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	f000 f828 	bl	800b21c <_free_r>
 800b1cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b1ce:	b111      	cbz	r1, 800b1d6 <_reclaim_reent+0x76>
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f000 f823 	bl	800b21c <_free_r>
 800b1d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1d8:	b111      	cbz	r1, 800b1e0 <_reclaim_reent+0x80>
 800b1da:	4620      	mov	r0, r4
 800b1dc:	f000 f81e 	bl	800b21c <_free_r>
 800b1e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b1e2:	b111      	cbz	r1, 800b1ea <_reclaim_reent+0x8a>
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f000 f819 	bl	800b21c <_free_r>
 800b1ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b1ec:	b111      	cbz	r1, 800b1f4 <_reclaim_reent+0x94>
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	f000 f814 	bl	800b21c <_free_r>
 800b1f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b1f6:	b111      	cbz	r1, 800b1fe <_reclaim_reent+0x9e>
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	f000 f80f 	bl	800b21c <_free_r>
 800b1fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b200:	b111      	cbz	r1, 800b208 <_reclaim_reent+0xa8>
 800b202:	4620      	mov	r0, r4
 800b204:	f000 f80a 	bl	800b21c <_free_r>
 800b208:	6a23      	ldr	r3, [r4, #32]
 800b20a:	b11b      	cbz	r3, 800b214 <_reclaim_reent+0xb4>
 800b20c:	4620      	mov	r0, r4
 800b20e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b212:	4718      	bx	r3
 800b214:	bd70      	pop	{r4, r5, r6, pc}
 800b216:	bf00      	nop
 800b218:	20000100 	.word	0x20000100

0800b21c <_free_r>:
 800b21c:	b538      	push	{r3, r4, r5, lr}
 800b21e:	4605      	mov	r5, r0
 800b220:	2900      	cmp	r1, #0
 800b222:	d041      	beq.n	800b2a8 <_free_r+0x8c>
 800b224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b228:	1f0c      	subs	r4, r1, #4
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	bfb8      	it	lt
 800b22e:	18e4      	addlt	r4, r4, r3
 800b230:	f000 f83e 	bl	800b2b0 <__malloc_lock>
 800b234:	4a1d      	ldr	r2, [pc, #116]	@ (800b2ac <_free_r+0x90>)
 800b236:	6813      	ldr	r3, [r2, #0]
 800b238:	b933      	cbnz	r3, 800b248 <_free_r+0x2c>
 800b23a:	6063      	str	r3, [r4, #4]
 800b23c:	6014      	str	r4, [r2, #0]
 800b23e:	4628      	mov	r0, r5
 800b240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b244:	f000 b83a 	b.w	800b2bc <__malloc_unlock>
 800b248:	42a3      	cmp	r3, r4
 800b24a:	d908      	bls.n	800b25e <_free_r+0x42>
 800b24c:	6820      	ldr	r0, [r4, #0]
 800b24e:	1821      	adds	r1, r4, r0
 800b250:	428b      	cmp	r3, r1
 800b252:	bf01      	itttt	eq
 800b254:	6819      	ldreq	r1, [r3, #0]
 800b256:	685b      	ldreq	r3, [r3, #4]
 800b258:	1809      	addeq	r1, r1, r0
 800b25a:	6021      	streq	r1, [r4, #0]
 800b25c:	e7ed      	b.n	800b23a <_free_r+0x1e>
 800b25e:	461a      	mov	r2, r3
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	b10b      	cbz	r3, 800b268 <_free_r+0x4c>
 800b264:	42a3      	cmp	r3, r4
 800b266:	d9fa      	bls.n	800b25e <_free_r+0x42>
 800b268:	6811      	ldr	r1, [r2, #0]
 800b26a:	1850      	adds	r0, r2, r1
 800b26c:	42a0      	cmp	r0, r4
 800b26e:	d10b      	bne.n	800b288 <_free_r+0x6c>
 800b270:	6820      	ldr	r0, [r4, #0]
 800b272:	4401      	add	r1, r0
 800b274:	1850      	adds	r0, r2, r1
 800b276:	4283      	cmp	r3, r0
 800b278:	6011      	str	r1, [r2, #0]
 800b27a:	d1e0      	bne.n	800b23e <_free_r+0x22>
 800b27c:	6818      	ldr	r0, [r3, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
 800b280:	6053      	str	r3, [r2, #4]
 800b282:	4408      	add	r0, r1
 800b284:	6010      	str	r0, [r2, #0]
 800b286:	e7da      	b.n	800b23e <_free_r+0x22>
 800b288:	d902      	bls.n	800b290 <_free_r+0x74>
 800b28a:	230c      	movs	r3, #12
 800b28c:	602b      	str	r3, [r5, #0]
 800b28e:	e7d6      	b.n	800b23e <_free_r+0x22>
 800b290:	6820      	ldr	r0, [r4, #0]
 800b292:	1821      	adds	r1, r4, r0
 800b294:	428b      	cmp	r3, r1
 800b296:	bf04      	itt	eq
 800b298:	6819      	ldreq	r1, [r3, #0]
 800b29a:	685b      	ldreq	r3, [r3, #4]
 800b29c:	6063      	str	r3, [r4, #4]
 800b29e:	bf04      	itt	eq
 800b2a0:	1809      	addeq	r1, r1, r0
 800b2a2:	6021      	streq	r1, [r4, #0]
 800b2a4:	6054      	str	r4, [r2, #4]
 800b2a6:	e7ca      	b.n	800b23e <_free_r+0x22>
 800b2a8:	bd38      	pop	{r3, r4, r5, pc}
 800b2aa:	bf00      	nop
 800b2ac:	20006a14 	.word	0x20006a14

0800b2b0 <__malloc_lock>:
 800b2b0:	4801      	ldr	r0, [pc, #4]	@ (800b2b8 <__malloc_lock+0x8>)
 800b2b2:	f7ff bf53 	b.w	800b15c <__retarget_lock_acquire_recursive>
 800b2b6:	bf00      	nop
 800b2b8:	20006a10 	.word	0x20006a10

0800b2bc <__malloc_unlock>:
 800b2bc:	4801      	ldr	r0, [pc, #4]	@ (800b2c4 <__malloc_unlock+0x8>)
 800b2be:	f7ff bf4e 	b.w	800b15e <__retarget_lock_release_recursive>
 800b2c2:	bf00      	nop
 800b2c4:	20006a10 	.word	0x20006a10

0800b2c8 <_init>:
 800b2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ca:	bf00      	nop
 800b2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ce:	bc08      	pop	{r3}
 800b2d0:	469e      	mov	lr, r3
 800b2d2:	4770      	bx	lr

0800b2d4 <_fini>:
 800b2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d6:	bf00      	nop
 800b2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2da:	bc08      	pop	{r3}
 800b2dc:	469e      	mov	lr, r3
 800b2de:	4770      	bx	lr
