`timescale 1ns/1ps
module t_encoder;
reg a,b,c,d;
wire Y1,Y2;
encoder C1
(
 .a(a), .b(b), .c(c), .d(d), .Y1(Y1)
);

initial begin

a=0;
b=0;
c=0;
d=1;

#20
a=0;
b=0;
c=1;
d=0;
end

initial begin
$monitor("%d%d%d%d %d\n",a,b,c,d,Y1);
end
endmodule