// Seed: 1896191189
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wor   id_2
);
  always @(id_2 or negedge 1 * id_0 or posedge 1 or posedge 1 or id_2 == id_2 or 1) begin : LABEL_0
    id_1 <= (1'b0);
    id_1 <= id_0;
  end
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
