Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 14 20:35:58 2018
| Host         : ESL06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_pwm_timing_summary_routed.rpt -rpx main_pwm_timing_summary_routed.rpx
| Design       : main_pwm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLK_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: Clock1000Hz/out_clock_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_FSM/State_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.245        0.000                      0                  128        0.103        0.000                      0                  128        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.245        0.000                      0                  128        0.103        0.000                      0                  128        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.239ns  (logic 0.494ns (15.236%)  route 2.746ns (84.764%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.746     8.183    CLK_FSM/CLK100MHZ_IBUF
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.056     8.239 f  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     8.239    CLK_FSM_n_0
    SLICE_X50Y98         FDRE                                         f  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566    11.485    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CLK_reg/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.034    11.484    CLK_reg
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.772ns (24.782%)  route 2.343ns (75.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.800     7.271    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.122    13.900    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[13]/C
                         clock pessimism              0.230    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.314    13.781    Clock100Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.772ns (24.782%)  route 2.343ns (75.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.800     7.271    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.122    13.900    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[14]/C
                         clock pessimism              0.230    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.314    13.781    Clock100Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.772ns (24.782%)  route 2.343ns (75.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.800     7.271    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.122    13.900    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[15]/C
                         clock pessimism              0.230    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.314    13.781    Clock100Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.772ns (24.782%)  route 2.343ns (75.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.800     7.271    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.122    13.900    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[16]/C
                         clock pessimism              0.230    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.314    13.781    Clock100Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.772ns (26.671%)  route 2.122ns (73.329%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.579     7.050    Clock100Hz/count[19]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  Clock100Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.143    13.921    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  Clock100Hz/count_reg[0]/C
                         clock pessimism              0.153    14.074    
                         clock uncertainty           -0.035    14.039    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.373    13.666    Clock100Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.772ns (26.557%)  route 2.135ns (73.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.591     7.063    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.143    13.921    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[10]/C
                         clock pessimism              0.153    14.074    
                         clock uncertainty           -0.035    14.039    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.314    13.725    Clock100Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.772ns (26.557%)  route 2.135ns (73.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.591     7.063    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.143    13.921    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
                         clock pessimism              0.153    14.074    
                         clock uncertainty           -0.035    14.039    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.314    13.725    Clock100Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.772ns (26.557%)  route 2.135ns (73.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.591     7.063    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.143    13.921    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[12]/C
                         clock pessimism              0.153    14.074    
                         clock uncertainty           -0.035    14.039    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.314    13.725    Clock100Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.772ns (26.557%)  route 2.135ns (73.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.225     4.156    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.341     4.497 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.724     5.221    Clock100Hz/count_reg_n_0_[17]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.097     5.318 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.605     5.923    Clock100Hz/count[19]_i_5_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.100     6.023 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.214     6.238    Clock100Hz/count[19]_i_2_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.234     6.472 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.591     7.063    Clock100Hz/count[19]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.143    13.921    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[9]/C
                         clock pessimism              0.153    14.074    
                         clock uncertainty           -0.035    14.039    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.314    13.725    Clock100Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.152%)  route 0.117ns (24.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  Clock100Hz/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.958    Clock100Hz/count0_carry__2_n_7
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[13]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.366ns (75.717%)  route 0.117ns (24.283%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  Clock100Hz/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.969    Clock100Hz/count0_carry__2_n_5
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.911%)  route 0.117ns (23.089%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  Clock100Hz/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.994    Clock100Hz/count0_carry__2_n_6
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.911%)  route 0.117ns (23.089%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  Clock100Hz/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.994    Clock100Hz/count0_carry__2_n_4
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.394ns (77.047%)  route 0.117ns (22.953%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Clock100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.943    Clock100Hz/count0_carry__2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  Clock100Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.997    Clock100Hz/count0_carry__3_n_7
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.488%)  route 0.288ns (55.512%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.479    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Clock100Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Clock100Hz/count_reg[15]/Q
                         net (fo=5, routed)           0.173     1.794    Clock100Hz/count_reg_n_0_[15]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  Clock100Hz/out_clock_i_4__0/O
                         net (fo=1, routed)           0.115     1.954    Clock100Hz/out_clock_i_4__0_n_0
    SLICE_X48Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.999 r  Clock100Hz/out_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    Clock100Hz/out_clock_i_1__0_n_0
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.838     2.003    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/out_clock_reg/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.091     1.848    Clock100Hz/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.405ns (77.530%)  route 0.117ns (22.470%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Clock100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.943    Clock100Hz/count0_carry__2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  Clock100Hz/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.008    Clock100Hz/count0_carry__3_n_5
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.430ns (78.556%)  route 0.117ns (21.444%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    Clock100Hz/count_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock100Hz/count0_carry__1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Clock100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.943    Clock100Hz/count0_carry__2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  Clock100Hz/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.033    Clock100Hz/count0_carry__3_n_6
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Clock100Hz/count_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock100Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Clock100Hz/out_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.752%)  route 0.160ns (46.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/out_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Clock100Hz/out_clock_reg/Q
                         net (fo=2, routed)           0.160     1.787    CLK_FSM/out_clock_reg
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     1.832    CLK_FSM_n_0
    SLICE_X50Y98         FDRE                                         r  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CLK_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     1.641    CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Clock1000Hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock1000Hz/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.607%)  route 0.189ns (50.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock1000Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  Clock1000Hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Clock1000Hz/count_reg[16]/Q
                         net (fo=4, routed)           0.189     1.816    Clock1000Hz/count[16]
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  Clock1000Hz/out_clock_i_1/O
                         net (fo=1, routed)           0.000     1.861    Clock1000Hz/out_clock_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  Clock1000Hz/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.835     2.000    Clock1000Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Clock1000Hz/out_clock_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.611    Clock1000Hz/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92    RESET_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    Clock1000Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    Clock1000Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    Clock1000Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    Clock1000Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    Clock1000Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    Clock1000Hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Clock1000Hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock1000Hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock1000Hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock1000Hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock1000Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    Clock1000Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    Clock1000Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    Clock1000Hz/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    JA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    RESET_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    Clock1000Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Clock1000Hz/out_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    Clock100Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    Clock100Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    Clock100Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    Clock100Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    Clock100Hz/count_reg[1]/C



