(pcb "/Users/orion/work/pcb/stereo-mixer/io-board/mixed/autoroute/io-board-mixed.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  228600 -127000  50800 -127000  50800 -19050  228600 -19050
            228600 -127000)
    )
    (via "Via[0-1]_2000:1300_um")
    (rule
      (width 1000)
      (clearance 500.1)
      (clearance 500.1 (type default_smd))
      (clearance 125 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J19 146685 -83820 front 90 (PN "CH C IN: L G R"))
      (place J17 214630 -95250 front 0 (PN "BUS B OUT"))
      (place J15 104140 -69850 front 90 (PN "CH B R Level: A W B"))
      (place J13 127000 -69850 front 90 (PN "CH B R GAIN: TWX"))
      (place J14 109220 -54610 front 270 (PN "CH B L Level: A W B"))
      (place J12 127000 -54610 front 90 (PN "CH B L GAIN: TWX"))
      (place J11 104140 -83820 front 90 (PN "CH B IN: L G R"))
      (place J9 158115 -95250 front 0 (PN "BUS A OUT"))
      (place J7 62865 -69850 front 90 (PN "CH A R Level: A W B"))
      (place J6 67310 -54610 front 270 (PN "CH A L Level: A W B"))
      (place J5 84455 -69850 front 90 (PN "CH A R GAIN: TWX"))
      (place J4 84455 -54610 front 90 (PN "CH A L GAIN: TWX"))
      (place J3 68580 -83820 front 270 (PN "CH A IN: L G R"))
      (place J1 103505 -100330 front 180 (PN "ST OUT"))
      (place J20 169545 -54610 front 90 (PN "CH C L GAIN: TWX"))
      (place J21 170180 -69850 front 90 (PN "CH C R GAIN: TWX"))
      (place J22 151765 -54610 front 270 (PN "CH C L Level: A W B"))
      (place J23 146685 -69850 front 90 (PN "CH C R Level: A W B"))
      (place J25 189865 -83820 front 90 (PN "CH D IN: L G R"))
      (place J26 212725 -54610 front 90 (PN "CH D L GAIN: TWX"))
      (place J27 212725 -69850 front 90 (PN "CH D R GAIN: TWX"))
      (place J28 194945 -54610 front 270 (PN "CH D L Level: A W B"))
      (place J29 189865 -69850 front 90 (PN "CH D R Level: A W B"))
      (place J31 212725 -83820 front 90 (PN "-15V GND +15V"))
    )
    (component "Connector_IDC:IDC-Header_2x10_P2.54mm_Vertical"
      (place J18 174625 -99060 front 90 (PN "BUS B BOARD"))
      (place J10 120015 -99060 front 90 (PN "BUS A BOARD"))
      (place J2 65405 -99060 front 90 (PN "MIXER BOARD"))
      (place J16 106680 -39370 front 90 (PN "CH B PREAMP"))
      (place Jr 64135 -39370 front 90 (PN "CH A PREAMP"))
      (place J24 149225 -39370 front 90 (PN "CH C PREAMP"))
      (place J30 192405 -39370 front 90 (PN "CH D PREAMP"))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_4000x1500_um 3 0 -5080)
      (pin Oval[A]Pad_4000x1500_um 2 0 -2540)
      (pin Rect[A]Pad_4000x1500_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x10_P2.54mm_Vertical"
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 50  6220 -28460  6220 5600))
      (outline (path signal 50  -3680 -28460  6220 -28460))
      (outline (path signal 50  -3680 5600  -3680 -28460))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -1980 -13480  -3290 -13480))
      (outline (path signal 120  -1980 -13480  -1980 -13480))
      (outline (path signal 120  -1980 -26770  -1980 -13480))
      (outline (path signal 120  4520 -26770  -1980 -26770))
      (outline (path signal 120  4520 3910  4520 -26770))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  -1980 -9380  -1980 3910))
      (outline (path signal 120  -3290 -9380  -1980 -9380))
      (outline (path signal 120  -3290 -28070  -3290 5210))
      (outline (path signal 120  5830 -28070  -3290 -28070))
      (outline (path signal 120  5830 5210  5830 -28070))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 100  -1980 -13480  -3180 -13480))
      (outline (path signal 100  -1980 -13480  -1980 -13480))
      (outline (path signal 100  -1980 -26770  -1980 -13480))
      (outline (path signal 100  4520 -26770  -1980 -26770))
      (outline (path signal 100  4520 3910  4520 -26770))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  -1980 -9380  -1980 3910))
      (outline (path signal 100  -3180 -9380  -1980 -9380))
      (outline (path signal 100  -3180 -27960  -3180 4100))
      (outline (path signal 100  5720 -27960  -3180 -27960))
      (outline (path signal 100  5720 5100  5720 -27960))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (pin Oval[A][1400,0]Pad_4000x1400_um 20 2540 -22860)
      (pin Oval[A][1400,0]Pad_4000x1400_um 18 2540 -20320)
      (pin Oval[A][1400,0]Pad_4000x1400_um 16 2540 -17780)
      (pin Oval[A][1400,0]Pad_4000x1400_um 14 2540 -15240)
      (pin Oval[A][1400,0]Pad_4000x1400_um 12 2540 -12700)
      (pin Oval[A][1400,0]Pad_4000x1400_um 10 2540 -10160)
      (pin Oval[A][1400,0]Pad_4000x1400_um 8 2540 -7620)
      (pin Oval[A][1400,0]Pad_4000x1400_um 6 2540 -5080)
      (pin Oval[A][1400,0]Pad_4000x1400_um 4 2540 -2540)
      (pin Oval[A][1400,0]Pad_4000x1400_um 2 2540 0)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 19 0 -22860)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 17 0 -20320)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 15 0 -17780)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 13 0 -15240)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 11 0 -12700)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 9 0 -10160)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 7 0 -7620)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 5 0 -5080)
      (pin "Oval[A][-1400,0]Pad_4000x1400_um" 3 0 -2540)
      (pin "RoundRect[A][-1400,0]Pad_4000x1400_206.583_um" 1 0 0)
    )
    (padstack "Oval[A][-1400,0]Pad_4000x1400_um"
      (shape (path F.Cu 1400  -2700 0  -100 0))
      (shape (path B.Cu 1400  -2700 0  -100 0))
      (attach off)
    )
    (padstack Oval[A][1400,0]Pad_4000x1400_um
      (shape (path F.Cu 1400  100 0  2700 0))
      (shape (path B.Cu 1400  100 0  2700 0))
      (attach off)
    )
    (padstack Oval[A]Pad_4000x1500_um
      (shape (path F.Cu 1500  -1250 0  1250 0))
      (shape (path B.Cu 1500  -1250 0  1250 0))
      (attach off)
    )
    (padstack "RoundRect[A][-1400,0]Pad_4000x1400_206.583_um"
      (shape (polygon F.Cu 0  430.073 697.645  464.856 688.325  497.491 673.106  526.989 652.452
            552.452 626.989  573.106 597.492  588.325 564.856  597.645 530.073
            600.783 494.2  600.783 -494.2  597.645 -530.073  588.325 -564.856
            573.106 -597.491  552.452 -626.989  526.989 -652.452  497.492 -673.106
            464.856 -688.325  430.073 -697.645  394.2 -700.783  -3194.2 -700.783
            -3230.07 -697.645  -3264.86 -688.325  -3297.49 -673.106  -3326.99 -652.452
            -3352.45 -626.989  -3373.11 -597.492  -3388.32 -564.856  -3397.64 -530.073
            -3400.78 -494.2  -3400.78 494.2  -3397.64 530.073  -3388.32 564.856
            -3373.11 597.491  -3352.45 626.989  -3326.99 652.452  -3297.49 673.106
            -3264.86 688.325  -3230.07 697.645  -3194.2 700.783  394.2 700.783
            430.073 697.645))
      (shape (polygon B.Cu 0  430.073 697.645  464.856 688.325  497.491 673.106  526.989 652.452
            552.452 626.989  573.106 597.492  588.325 564.856  597.645 530.073
            600.783 494.2  600.783 -494.2  597.645 -530.073  588.325 -564.856
            573.106 -597.491  552.452 -626.989  526.989 -652.452  497.492 -673.106
            464.856 -688.325  430.073 -697.645  394.2 -700.783  -3194.2 -700.783
            -3230.07 -697.645  -3264.86 -688.325  -3297.49 -673.106  -3326.99 -652.452
            -3352.45 -626.989  -3373.11 -597.492  -3388.32 -564.856  -3397.64 -530.073
            -3400.78 -494.2  -3400.78 494.2  -3397.64 530.073  -3388.32 564.856
            -3373.11 597.491  -3352.45 626.989  -3326.99 652.452  -3297.49 673.106
            -3264.86 688.325  -3230.07 697.645  -3194.2 700.783  394.2 700.783
            430.073 697.645))
      (attach off)
    )
    (padstack Rect[A]Pad_4000x1500_um
      (shape (rect F.Cu -2000 -750 2000 750))
      (shape (rect B.Cu -2000 -750 2000 750))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1300_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net /ST_L_OUT
      (pins J2-17 J1-1)
    )
    (net GND
      (pins J19-2 J17-2 J18-10 J11-2 J9-2 J10-10 J3-2 J2-10 J16-10 Jr-10 J1-2 J24-10
        J25-2 J30-10 J31-2)
    )
    (net /ST_R_OUT
      (pins J2-19 J1-3)
    )
    (net /CH_A_L_OUT
      (pins J18-1 J10-1 J2-1 Jr-5)
    )
    (net /CH_B_L_OUT
      (pins J18-5 J10-5 J2-5 J16-5)
    )
    (net /CH_C_L_OUT
      (pins J18-9 J10-9 J2-9 J24-5)
    )
    (net /CH_D_L_OUT
      (pins J18-13 J10-13 J2-13 J30-5)
    )
    (net "/-_15V"
      (pins J18-20 J10-20 J2-20 J16-20 Jr-20 J24-20 J30-20 J31-1)
    )
    (net /CH_A_R_OUT
      (pins J18-3 J10-3 J2-3 Jr-13)
    )
    (net /CH_B_R_OUT
      (pins J18-7 J10-7 J2-7 J16-13)
    )
    (net /CH_C_R_OUT
      (pins J18-11 J10-11 J2-11 J24-13)
    )
    (net /CH_D_R_OUT
      (pins J18-15 J10-15 J2-15 J30-13)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12)
    )
    (net "Net-(J2-Pad14)"
      (pins J2-14)
    )
    (net "Net-(J2-Pad18)"
      (pins J2-18)
    )
    (net /+_15V
      (pins J18-2 J10-2 J2-2 J16-2 Jr-2 J24-2 J30-2 J31-3)
    )
    (net /CH_A_R_IN
      (pins J3-3 Jr-8)
    )
    (net /CH_A_L_IN
      (pins J3-1 Jr-6)
    )
    (net /CH_A_L_GAIN_TERM_A
      (pins J4-1 Jr-14)
    )
    (net /CH_A_L_GAIN_WIPER
      (pins J4-2 Jr-12)
    )
    (net "Net-(J4-Pad3)"
      (pins J4-3)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3)
    )
    (net /CH_A_R_GAIN_WIPER
      (pins J5-2 Jr-16)
    )
    (net /CH_A_R_GAIN_TERM_A
      (pins J5-1 Jr-18)
    )
    (net /CH_A_L_LEVEL_TERM_A
      (pins J6-1 Jr-1)
    )
    (net /CH_A_L_LEVEL_WIPER
      (pins J6-2 Jr-3)
    )
    (net /CH_A_LEVEL_TERM_B
      (pins J6-3 Jr-7)
    )
    (net /CH_A_R_LEVEL_TERM_B
      (pins J7-3 Jr-15)
    )
    (net /CH_A_R_LEVEL_WIPER
      (pins J7-2 Jr-11)
    )
    (net /CH_A_R_LEVEL_TERM_A
      (pins J7-1 Jr-9)
    )
    (net "Net-(J8-Pad19)"
      (pins Jr-19)
    )
    (net /BUS_A_L_OUT
      (pins J9-1 J10-17)
    )
    (net /BUS_A_R_OUT
      (pins J9-3 J10-19)
    )
    (net "Net-(J10-Pad18)"
      (pins J10-18)
    )
    (net "Net-(J10-Pad14)"
      (pins J10-14)
    )
    (net "Net-(J10-Pad12)"
      (pins J10-12)
    )
    (net /CH_B_R_IN
      (pins J11-3 J16-8)
    )
    (net /CH_B_L_IN
      (pins J11-1 J16-6)
    )
    (net "Net-(J12-Pad3)"
      (pins J12-3)
    )
    (net /CH_B_L_GAIN_WIPER
      (pins J12-2 J16-12)
    )
    (net /CH_B_L_GAIN_TERM_A
      (pins J12-1 J16-14)
    )
    (net /CH_B_R_GAIN_TERM_A
      (pins J13-1 J16-18)
    )
    (net /CH_B_R_GAIN_WIPER
      (pins J13-2 J16-16)
    )
    (net "Net-(J13-Pad3)"
      (pins J13-3)
    )
    (net /CH_B_LEVEL_TERM_B
      (pins J14-3 J16-7)
    )
    (net /CH_B_L_LEVEL_WIPER
      (pins J14-2 J16-3)
    )
    (net /CH_B_L_LEVEL_TERM_A
      (pins J14-1 J16-1)
    )
    (net /CH_B_R_LEVEL_TERM_A
      (pins J15-1 J16-9)
    )
    (net /CH_B_R_LEVEL_WIPER
      (pins J15-2 J16-11)
    )
    (net /CH_B_R_LEVEL_TERM_B
      (pins J15-3 J16-15)
    )
    (net "Net-(J16-Pad19)"
      (pins J16-19)
    )
    (net /BUS_B_R_OUT
      (pins J17-3 J18-19)
    )
    (net /BUS_B_L_OUT
      (pins J17-1 J18-17)
    )
    (net "Net-(J18-Pad18)"
      (pins J18-18)
    )
    (net "Net-(J18-Pad14)"
      (pins J18-14)
    )
    (net "Net-(J18-Pad12)"
      (pins J18-12)
    )
    (net /CH_C_R_IN
      (pins J19-3 J24-8)
    )
    (net /CH_C_L_IN
      (pins J19-1 J24-6)
    )
    (net /CH_C_L_GAIN_TERM_A
      (pins J20-1 J24-14)
    )
    (net /CH_C_L_GAIN_WIPER
      (pins J20-2 J24-12)
    )
    (net "Net-(J20-Pad3)"
      (pins J20-3)
    )
    (net /CH_C_R_GAIN_TERM_A
      (pins J21-1 J24-18)
    )
    (net /CH_C_R_GAIN_WIPER
      (pins J21-2 J24-16)
    )
    (net "Net-(J21-Pad3)"
      (pins J21-3)
    )
    (net /CH_C_LEVEL_TERM_B
      (pins J22-3 J24-7)
    )
    (net /CH_C_L_LEVEL_WIPER
      (pins J22-2 J24-3)
    )
    (net /CH_C_L_LEVEL_TERM_A
      (pins J22-1 J24-1)
    )
    (net /CH_C_R_LEVEL_TERM_A
      (pins J23-1 J24-9)
    )
    (net /CH_C_R_LEVEL_WIPER
      (pins J23-2 J24-11)
    )
    (net /CH_C_R_LEVEL_TERM_B
      (pins J23-3 J24-15)
    )
    (net "Net-(J24-Pad19)"
      (pins J24-19)
    )
    (net /CH_D_L_IN
      (pins J25-1 J30-6)
    )
    (net /CH_D_R_IN
      (pins J25-3 J30-8)
    )
    (net "Net-(J26-Pad3)"
      (pins J26-3)
    )
    (net /CH_D_L_GAIN_WIPER
      (pins J26-2 J30-12)
    )
    (net /CH_D_L_GAIN_TERM_A
      (pins J26-1 J30-14)
    )
    (net /CH_D_R_GAIN_TERM_A
      (pins J27-1 J30-18)
    )
    (net /CH_D_R_GAIN_WIPER
      (pins J27-2 J30-16)
    )
    (net "Net-(J27-Pad3)"
      (pins J27-3)
    )
    (net /CH_D_LEVEL_TERM_B
      (pins J28-3 J30-7)
    )
    (net /CH_D_L_LEVEL_WIPER
      (pins J28-2 J30-3)
    )
    (net /CH_D_L_LEVEL_TERM_A
      (pins J28-1 J30-1)
    )
    (net /CH_D_R_LEVEL_TERM_A
      (pins J29-1 J30-9)
    )
    (net /CH_D_R_LEVEL_WIPER
      (pins J29-2 J30-11)
    )
    (net /CH_D_R_LEVEL_TERM_B
      (pins J29-3 J30-15)
    )
    (net "Net-(J30-Pad19)"
      (pins J30-19)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8)
    )
    (net "Net-(J2-Pad16)"
      (pins J2-16)
    )
    (net "Net-(J8-Pad17)"
      (pins Jr-17)
    )
    (net "Net-(J8-Pad4)"
      (pins Jr-4)
    )
    (net "Net-(J10-Pad16)"
      (pins J10-16)
    )
    (net "Net-(J10-Pad8)"
      (pins J10-8)
    )
    (net "Net-(J10-Pad6)"
      (pins J10-6)
    )
    (net "Net-(J10-Pad4)"
      (pins J10-4)
    )
    (net "Net-(J16-Pad17)"
      (pins J16-17)
    )
    (net "Net-(J16-Pad4)"
      (pins J16-4)
    )
    (net "Net-(J18-Pad16)"
      (pins J18-16)
    )
    (net "Net-(J18-Pad8)"
      (pins J18-8)
    )
    (net "Net-(J18-Pad6)"
      (pins J18-6)
    )
    (net "Net-(J18-Pad4)"
      (pins J18-4)
    )
    (net "Net-(J24-Pad4)"
      (pins J24-4)
    )
    (net "Net-(J24-Pad17)"
      (pins J24-17)
    )
    (net "Net-(J30-Pad17)"
      (pins J30-17)
    )
    (net "Net-(J30-Pad4)"
      (pins J30-4)
    )
    (class kicad_default "" /+_15V "/-_15V" /BUS_A_L_OUT /BUS_A_R_OUT /BUS_B_L_OUT
      /BUS_B_R_OUT /CH_A_LEVEL_TERM_B /CH_A_L_GAIN_TERM_A /CH_A_L_GAIN_WIPER
      /CH_A_L_IN /CH_A_L_LEVEL_TERM_A /CH_A_L_LEVEL_WIPER /CH_A_L_OUT /CH_A_R_GAIN_TERM_A
      /CH_A_R_GAIN_WIPER /CH_A_R_IN /CH_A_R_LEVEL_TERM_A /CH_A_R_LEVEL_TERM_B
      /CH_A_R_LEVEL_WIPER /CH_A_R_OUT /CH_B_LEVEL_TERM_B /CH_B_L_GAIN_TERM_A
      /CH_B_L_GAIN_WIPER /CH_B_L_IN /CH_B_L_LEVEL_TERM_A /CH_B_L_LEVEL_WIPER
      /CH_B_L_OUT /CH_B_R_GAIN_TERM_A /CH_B_R_GAIN_WIPER /CH_B_R_IN /CH_B_R_LEVEL_TERM_A
      /CH_B_R_LEVEL_TERM_B /CH_B_R_LEVEL_WIPER /CH_B_R_OUT /CH_C_LEVEL_TERM_B
      /CH_C_L_GAIN_TERM_A /CH_C_L_GAIN_WIPER /CH_C_L_IN /CH_C_L_LEVEL_TERM_A
      /CH_C_L_LEVEL_WIPER /CH_C_L_OUT /CH_C_R_GAIN_TERM_A /CH_C_R_GAIN_WIPER
      /CH_C_R_IN /CH_C_R_LEVEL_TERM_A /CH_C_R_LEVEL_TERM_B /CH_C_R_LEVEL_WIPER
      /CH_C_R_OUT /CH_D_LEVEL_TERM_B /CH_D_L_GAIN_TERM_A /CH_D_L_GAIN_WIPER
      /CH_D_L_IN /CH_D_L_LEVEL_TERM_A /CH_D_L_LEVEL_WIPER /CH_D_L_OUT /CH_D_R_GAIN_TERM_A
      /CH_D_R_GAIN_WIPER /CH_D_R_IN /CH_D_R_LEVEL_TERM_A /CH_D_R_LEVEL_TERM_B
      /CH_D_R_LEVEL_WIPER /CH_D_R_OUT /ST_L_OUT /ST_R_OUT GND "Net-(J10-Pad12)"
      "Net-(J10-Pad14)" "Net-(J10-Pad16)" "Net-(J10-Pad18)" "Net-(J10-Pad4)"
      "Net-(J10-Pad6)" "Net-(J10-Pad8)" "Net-(J12-Pad3)" "Net-(J13-Pad3)"
      "Net-(J16-Pad17)" "Net-(J16-Pad19)" "Net-(J16-Pad4)" "Net-(J18-Pad12)"
      "Net-(J18-Pad14)" "Net-(J18-Pad16)" "Net-(J18-Pad18)" "Net-(J18-Pad4)"
      "Net-(J18-Pad6)" "Net-(J18-Pad8)" "Net-(J2-Pad12)" "Net-(J2-Pad14)"
      "Net-(J2-Pad16)" "Net-(J2-Pad18)" "Net-(J2-Pad4)" "Net-(J2-Pad6)" "Net-(J2-Pad8)"
      "Net-(J20-Pad3)" "Net-(J21-Pad3)" "Net-(J24-Pad17)" "Net-(J24-Pad19)"
      "Net-(J24-Pad4)" "Net-(J26-Pad3)" "Net-(J27-Pad3)" "Net-(J30-Pad17)"
      "Net-(J30-Pad19)" "Net-(J30-Pad4)" "Net-(J4-Pad3)" "Net-(J5-Pad3)" "Net-(J8-Pad17)"
      "Net-(J8-Pad19)" "Net-(J8-Pad4)"
      (circuit
        (use_via Via[0-1]_2000:1300_um)
      )
      (rule
        (width 1000)
        (clearance 500.1)
      )
    )
  )
  (wiring
  )
)
