
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3e0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000065c  0800c520  0800c520  0001c520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cb7c  0800cb7c  0001cb7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800cb80  0800cb80  0001cb80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000004  0800cb84  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000033c  200001e0  0800cd60  000201e0  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000051c  0800cd60  0002051c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001e6dc  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000426c  00000000  00000000  0003e8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001b78  00000000  00000000  00042b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001a20  00000000  00000000  000446d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00021f70  00000000  00000000  000460f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001f11b  00000000  00000000  00068060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000cfbc7  00000000  00000000  0008717b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00156d42  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000864c  00000000  00000000  00156d94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800c508 	.word	0x0800c508

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	0800c508 	.word	0x0800c508

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	; 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_d2f>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b80:	bf24      	itt	cs
 8000b82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8a:	d90d      	bls.n	8000ba8 <__aeabi_d2f+0x30>
 8000b8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bac:	d121      	bne.n	8000bf2 <__aeabi_d2f+0x7a>
 8000bae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb2:	bfbc      	itt	lt
 8000bb4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	4770      	bxlt	lr
 8000bba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bbe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc2:	f1c2 0218 	rsb	r2, r2, #24
 8000bc6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bce:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	f040 0001 	orrne.w	r0, r0, #1
 8000bd8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bdc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be4:	ea40 000c 	orr.w	r0, r0, ip
 8000be8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf0:	e7cc      	b.n	8000b8c <__aeabi_d2f+0x14>
 8000bf2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf6:	d107      	bne.n	8000c08 <__aeabi_d2f+0x90>
 8000bf8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bfc:	bf1e      	ittt	ne
 8000bfe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c06:	4770      	bxne	lr
 8000c08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c3c:	68fb      	ldr	r3, [r7, #12]
}
 8000c3e:	bf00      	nop
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
	...

08000c4c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c52:	463b      	mov	r3, r7
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
 8000c60:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c62:	4b2f      	ldr	r3, [pc, #188]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c64:	4a2f      	ldr	r2, [pc, #188]	; (8000d24 <MX_ADC1_Init+0xd8>)
 8000c66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c68:	4b2d      	ldr	r3, [pc, #180]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000c6e:	4b2c      	ldr	r3, [pc, #176]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c74:	4b2a      	ldr	r3, [pc, #168]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c7a:	4b29      	ldr	r3, [pc, #164]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c80:	4b27      	ldr	r3, [pc, #156]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c82:	2204      	movs	r2, #4
 8000c84:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c86:	4b26      	ldr	r3, [pc, #152]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c8c:	4b24      	ldr	r3, [pc, #144]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000c92:	4b23      	ldr	r3, [pc, #140]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c98:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cac:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000cba:	4b19      	ldr	r3, [pc, #100]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8000cc2:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cc4:	221c      	movs	r2, #28
 8000cc6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000cc8:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cca:	2280      	movs	r2, #128	; 0x80
 8000ccc:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000cce:	4b14      	ldr	r3, [pc, #80]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000cd4:	4b12      	ldr	r3, [pc, #72]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cda:	4811      	ldr	r0, [pc, #68]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000cdc:	f001 fea4 	bl	8002a28 <HAL_ADC_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000ce6:	f000 fd39 	bl	800175c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <MX_ADC1_Init+0xdc>)
 8000cec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cee:	2306      	movs	r3, #6
 8000cf0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cf6:	237f      	movs	r3, #127	; 0x7f
 8000cf8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	4806      	ldr	r0, [pc, #24]	; (8000d20 <MX_ADC1_Init+0xd4>)
 8000d08:	f002 f8fc 	bl	8002f04 <HAL_ADC_ConfigChannel>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000d12:	f000 fd23 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200001fc 	.word	0x200001fc
 8000d24:	50040000 	.word	0x50040000
 8000d28:	14f00020 	.word	0x14f00020

08000d2c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b090      	sub	sp, #64	; 0x40
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d44:	f107 0308 	add.w	r3, r7, #8
 8000d48:	2224      	movs	r2, #36	; 0x24
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f008 f9d9 	bl	8009104 <memset>
  if(adcHandle->Instance==ADC1)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a15      	ldr	r2, [pc, #84]	; (8000dac <HAL_ADC_MspInit+0x80>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d123      	bne.n	8000da4 <HAL_ADC_MspInit+0x78>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d60:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL;
 8000d62:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000d66:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f004 ff45 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000d78:	f000 fcf0 	bl	800175c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d7c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d80:	f7ff ff4a 	bl	8000c18 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d84:	2001      	movs	r0, #1
 8000d86:	f7ff ff47 	bl	8000c18 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da0:	f003 fa20 	bl	80041e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000da4:	bf00      	nop
 8000da6:	3740      	adds	r7, #64	; 0x40
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	50040000 	.word	0x50040000

08000db0 <read_raw>:
	 voltage =raw*VDDA/4095;
	 //printf("voltage in adc_control %.5f\n", voltage);
	 return voltage;
}

uint16_t read_raw(){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
		 HAL_ADC_Start(&hadc1);
 8000db6:	480a      	ldr	r0, [pc, #40]	; (8000de0 <read_raw+0x30>)
 8000db8:	f001 ff82 	bl	8002cc0 <HAL_ADC_Start>
		 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dc0:	4807      	ldr	r0, [pc, #28]	; (8000de0 <read_raw+0x30>)
 8000dc2:	f002 f804 	bl	8002dce <HAL_ADC_PollForConversion>
		 uint16_t raw = HAL_ADC_GetValue(&hadc1);
 8000dc6:	4806      	ldr	r0, [pc, #24]	; (8000de0 <read_raw+0x30>)
 8000dc8:	f002 f88e 	bl	8002ee8 <HAL_ADC_GetValue>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	80fb      	strh	r3, [r7, #6]
		 HAL_ADC_Stop(&hadc1);
 8000dd0:	4803      	ldr	r0, [pc, #12]	; (8000de0 <read_raw+0x30>)
 8000dd2:	f001 ffc9 	bl	8002d68 <HAL_ADC_Stop>
		 //printf("voltage in adc_control %.5f\n", voltage);
		 return raw;
 8000dd6:	88fb      	ldrh	r3, [r7, #6]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	200001fc 	.word	0x200001fc

08000de4 <process_arguments>:
#include <string.h>
#include "main.h"
#include "command_processor.h"


void process_arguments(char* args, uint32_t* global_args){
 8000de4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000de8:	b08b      	sub	sp, #44	; 0x2c
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
 8000dee:	6039      	str	r1, [r7, #0]
	uint32_t size = strlen(args);
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f7ff f9cf 	bl	8000194 <strlen>
 8000df6:	61b8      	str	r0, [r7, #24]
	uint32_t global_i = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	627b      	str	r3, [r7, #36]	; 0x24
	// '()' is minimum string, if not return
	if (size<2){
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d978      	bls.n	8000ef4 <process_arguments+0x110>
		return;
	}
	// if first char is not (, something is wrong
	if (args[0] != '('){
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b28      	cmp	r3, #40	; 0x28
 8000e08:	d176      	bne.n	8000ef8 <process_arguments+0x114>
		return;
	}
	// last separation symbol
	uint32_t last_symbol_i = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	623b      	str	r3, [r7, #32]
	// main loop, go char by char and add to args
	for (uint32_t i=1; i<size; i++){
 8000e0e:	2301      	movs	r3, #1
 8000e10:	61fb      	str	r3, [r7, #28]
 8000e12:	e06a      	b.n	8000eea <process_arguments+0x106>
		// if closing parenthessis ) is found, return
		uint8_t c = args[i];
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	4413      	add	r3, r2
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	75fb      	strb	r3, [r7, #23]

		// parse int
		if (c == ',' || c == ')'){
 8000e1e:	7dfb      	ldrb	r3, [r7, #23]
 8000e20:	2b2c      	cmp	r3, #44	; 0x2c
 8000e22:	d002      	beq.n	8000e2a <process_arguments+0x46>
 8000e24:	7dfb      	ldrb	r3, [r7, #23]
 8000e26:	2b29      	cmp	r3, #41	; 0x29
 8000e28:	d159      	bne.n	8000ede <process_arguments+0xfa>
 8000e2a:	466b      	mov	r3, sp
 8000e2c:	461e      	mov	r6, r3
			// if not long enough string is found, e.g. (,,)
			if (i-last_symbol_i-1 <= 0){
 8000e2e:	69fa      	ldr	r2, [r7, #28]
 8000e30:	6a3b      	ldr	r3, [r7, #32]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d103      	bne.n	8000e40 <process_arguments+0x5c>
				last_symbol_i = i;
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	623b      	str	r3, [r7, #32]
 8000e3c:	46b5      	mov	sp, r6
 8000e3e:	e051      	b.n	8000ee4 <process_arguments+0x100>
				continue;
			}
			char arg_as_str[i - last_symbol_i];
 8000e40:	69fa      	ldr	r2, [r7, #28]
 8000e42:	6a3b      	ldr	r3, [r7, #32]
 8000e44:	1ad1      	subs	r1, r2, r3
 8000e46:	460b      	mov	r3, r1
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	460c      	mov	r4, r1
 8000e50:	461d      	mov	r5, r3
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	00eb      	lsls	r3, r5, #3
 8000e5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e60:	00e2      	lsls	r2, r4, #3
 8000e62:	2300      	movs	r3, #0
 8000e64:	4688      	mov	r8, r1
 8000e66:	4699      	mov	r9, r3
 8000e68:	f04f 0200 	mov.w	r2, #0
 8000e6c:	f04f 0300 	mov.w	r3, #0
 8000e70:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e74:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e78:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e7c:	1dcb      	adds	r3, r1, #7
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	ebad 0d03 	sub.w	sp, sp, r3
 8000e86:	466b      	mov	r3, sp
 8000e88:	3300      	adds	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
			// add delimiting symbol
			arg_as_str[i - last_symbol_i-1] = '\0';
 8000e8c:	69fa      	ldr	r2, [r7, #28]
 8000e8e:	6a3b      	ldr	r3, [r7, #32]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	3b01      	subs	r3, #1
 8000e94:	68fa      	ldr	r2, [r7, #12]
 8000e96:	2100      	movs	r1, #0
 8000e98:	54d1      	strb	r1, [r2, r3]
			memcpy(arg_as_str, args+last_symbol_i+1, i - last_symbol_i-1);
 8000e9a:	6a3b      	ldr	r3, [r7, #32]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	18d1      	adds	r1, r2, r3
 8000ea2:	69fa      	ldr	r2, [r7, #28]
 8000ea4:	6a3b      	ldr	r3, [r7, #32]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	461a      	mov	r2, r3
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f008 f91b 	bl	80090e8 <memcpy>
			last_symbol_i = i;
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	623b      	str	r3, [r7, #32]
			// add to global_args
			uint32_t parsed_int = atoi(arg_as_str);
 8000eb6:	68f8      	ldr	r0, [r7, #12]
 8000eb8:	f008 f8e0 	bl	800907c <atoi>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	60bb      	str	r3, [r7, #8]
			global_args[global_i] = parsed_int;
 8000ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec2:	009b      	lsls	r3, r3, #2
 8000ec4:	683a      	ldr	r2, [r7, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	601a      	str	r2, [r3, #0]
			global_i++;
 8000ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ece:	3301      	adds	r3, #1
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
			if (global_i > MAX_ARG_LEN){
 8000ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed4:	2b0a      	cmp	r3, #10
 8000ed6:	d901      	bls.n	8000edc <process_arguments+0xf8>
 8000ed8:	46b5      	mov	sp, r6
 8000eda:	e010      	b.n	8000efe <process_arguments+0x11a>
 8000edc:	46b5      	mov	sp, r6
				return;
			}
		}
		if (c == ')'){
 8000ede:	7dfb      	ldrb	r3, [r7, #23]
 8000ee0:	2b29      	cmp	r3, #41	; 0x29
 8000ee2:	d00b      	beq.n	8000efc <process_arguments+0x118>
	for (uint32_t i=1; i<size; i++){
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	61fb      	str	r3, [r7, #28]
 8000eea:	69fa      	ldr	r2, [r7, #28]
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d390      	bcc.n	8000e14 <process_arguments+0x30>
 8000ef2:	e004      	b.n	8000efe <process_arguments+0x11a>
		return;
 8000ef4:	bf00      	nop
 8000ef6:	e002      	b.n	8000efe <process_arguments+0x11a>
		return;
 8000ef8:	bf00      	nop
 8000efa:	e000      	b.n	8000efe <process_arguments+0x11a>
					return;
 8000efc:	bf00      	nop
		}
	}
}
 8000efe:	372c      	adds	r7, #44	; 0x2c
 8000f00:	46bd      	mov	sp, r7
 8000f02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000f08 <process_command_string>:

// Process string commands
void process_command_string(char* string, command_t* global_command, uint32_t* global_args){
 8000f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f0c:	b08f      	sub	sp, #60	; 0x3c
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6178      	str	r0, [r7, #20]
 8000f12:	6139      	str	r1, [r7, #16]
 8000f14:	60fa      	str	r2, [r7, #12]
 8000f16:	466b      	mov	r3, sp
 8000f18:	461e      	mov	r6, r3
	char AMS_substr[4];
	AMS_substr[3] = '\0';
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	77fb      	strb	r3, [r7, #31]
	memcpy(AMS_substr, &string[0], 3);
 8000f1e:	f107 031c 	add.w	r3, r7, #28
 8000f22:	2203      	movs	r2, #3
 8000f24:	6979      	ldr	r1, [r7, #20]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f008 f8de 	bl	80090e8 <memcpy>
	// If command doesnt begin with AMS set global_command to NONE and return
	if (strcmp(AMS_substr, "AMS") != 0){
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4986      	ldr	r1, [pc, #536]	; (800114c <process_command_string+0x244>)
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff f924 	bl	8000180 <strcmp>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d004      	beq.n	8000f48 <process_command_string+0x40>
		*global_command = AMS_NONE;
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
 8000f44:	46b5      	mov	sp, r6
 8000f46:	e0fc      	b.n	8001142 <process_command_string+0x23a>
		return;
	}
	// find string between _ and (
	uint8_t start_index = strchr(string, '_') - string;
 8000f48:	215f      	movs	r1, #95	; 0x5f
 8000f4a:	6978      	ldr	r0, [r7, #20]
 8000f4c:	f008 feea 	bl	8009d24 <strchr>
 8000f50:	4602      	mov	r2, r0
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	uint8_t end_index = strchr(string, '(') - string;
 8000f5a:	2128      	movs	r1, #40	; 0x28
 8000f5c:	6978      	ldr	r0, [r7, #20]
 8000f5e:	f008 fee1 	bl	8009d24 <strchr>
 8000f62:	4602      	mov	r2, r0
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char command[end_index - start_index];
 8000f6c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000f70:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f74:	1ad1      	subs	r1, r2, r3
 8000f76:	1e4b      	subs	r3, r1, #1
 8000f78:	633b      	str	r3, [r7, #48]	; 0x30
 8000f7a:	460a      	mov	r2, r1
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	603a      	str	r2, [r7, #0]
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	f04f 0300 	mov.w	r3, #0
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	00c3      	lsls	r3, r0, #3
 8000f8e:	6838      	ldr	r0, [r7, #0]
 8000f90:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000f94:	6838      	ldr	r0, [r7, #0]
 8000f96:	00c2      	lsls	r2, r0, #3
 8000f98:	460a      	mov	r2, r1
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	4692      	mov	sl, r2
 8000f9e:	469b      	mov	fp, r3
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	f04f 0300 	mov.w	r3, #0
 8000fa8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000fac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000fb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	3307      	adds	r3, #7
 8000fb8:	08db      	lsrs	r3, r3, #3
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	ebad 0d03 	sub.w	sp, sp, r3
 8000fc0:	466b      	mov	r3, sp
 8000fc2:	3300      	adds	r3, #0
 8000fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
	command[end_index - start_index - 1] = '\0';
 8000fc6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000fca:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	54d1      	strb	r1, [r2, r3]
	memcpy(command, &string[start_index+1], end_index-start_index-1);
 8000fd8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fdc:	3301      	adds	r3, #1
 8000fde:	697a      	ldr	r2, [r7, #20]
 8000fe0:	18d1      	adds	r1, r2, r3
 8000fe2:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000fe6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	3b01      	subs	r3, #1
 8000fee:	461a      	mov	r2, r3
 8000ff0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000ff2:	f008 f879 	bl	80090e8 <memcpy>
	// set command based on string

	if (strcmp(command, "VERSION") == 0){
 8000ff6:	4956      	ldr	r1, [pc, #344]	; (8001150 <process_command_string+0x248>)
 8000ff8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000ffa:	f7ff f8c1 	bl	8000180 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d103      	bne.n	800100c <process_command_string+0x104>
		*global_command = AMS_VERSION;
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	2203      	movs	r2, #3
 8001008:	701a      	strb	r2, [r3, #0]
 800100a:	e03c      	b.n	8001086 <process_command_string+0x17e>
	}else if (strcmp(command, "SWEEP") == 0){
 800100c:	4951      	ldr	r1, [pc, #324]	; (8001154 <process_command_string+0x24c>)
 800100e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001010:	f7ff f8b6 	bl	8000180 <strcmp>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d106      	bne.n	8001028 <process_command_string+0x120>
		*global_command = AMS_SWEEP;
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	2201      	movs	r2, #1
 800101e:	701a      	strb	r2, [r3, #0]
		printf("SETTING\n");
 8001020:	484d      	ldr	r0, [pc, #308]	; (8001158 <process_command_string+0x250>)
 8001022:	f008 fe47 	bl	8009cb4 <puts>
 8001026:	e02e      	b.n	8001086 <process_command_string+0x17e>
	}else if (strcmp(command, "REGISTER")== 0){
 8001028:	494c      	ldr	r1, [pc, #304]	; (800115c <process_command_string+0x254>)
 800102a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800102c:	f7ff f8a8 	bl	8000180 <strcmp>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d103      	bne.n	800103e <process_command_string+0x136>
		*global_command = AMS_REGISTER;
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	2202      	movs	r2, #2
 800103a:	701a      	strb	r2, [r3, #0]
 800103c:	e023      	b.n	8001086 <process_command_string+0x17e>
	}else if (strcmp(command, "SINGLE")== 0){
 800103e:	4948      	ldr	r1, [pc, #288]	; (8001160 <process_command_string+0x258>)
 8001040:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001042:	f7ff f89d 	bl	8000180 <strcmp>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d103      	bne.n	8001054 <process_command_string+0x14c>
		*global_command = AMS_SINGLE;
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	2204      	movs	r2, #4
 8001050:	701a      	strb	r2, [r3, #0]
 8001052:	e018      	b.n	8001086 <process_command_string+0x17e>
	}else if (strcmp(command, "HOWAREYOU")== 0){
 8001054:	4943      	ldr	r1, [pc, #268]	; (8001164 <process_command_string+0x25c>)
 8001056:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001058:	f7ff f892 	bl	8000180 <strcmp>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d103      	bne.n	800106a <process_command_string+0x162>
		*global_command = AMS_HOWAREYOU;
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	2205      	movs	r2, #5
 8001066:	701a      	strb	r2, [r3, #0]
 8001068:	e00d      	b.n	8001086 <process_command_string+0x17e>
	}else if (strcmp(command, "STOp")== 0){
 800106a:	493f      	ldr	r1, [pc, #252]	; (8001168 <process_command_string+0x260>)
 800106c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800106e:	f7ff f887 	bl	8000180 <strcmp>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d103      	bne.n	8001080 <process_command_string+0x178>
		*global_command = AMS_STOP;
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	2206      	movs	r2, #6
 800107c:	701a      	strb	r2, [r3, #0]
 800107e:	e002      	b.n	8001086 <process_command_string+0x17e>
	}else{
		*global_command = AMS_NONE;
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
	}
	// process arguments (max length is 10)
	memcpy(command, &string[start_index], end_index-start_index+1);
 8001086:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	18d1      	adds	r1, r2, r3
 800108e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001092:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	3301      	adds	r3, #1
 800109a:	461a      	mov	r2, r3
 800109c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800109e:	f008 f823 	bl	80090e8 <memcpy>
	uint8_t total_end_index = strchr(string, ')') - string;
 80010a2:	2129      	movs	r1, #41	; 0x29
 80010a4:	6978      	ldr	r0, [r7, #20]
 80010a6:	f008 fe3d 	bl	8009d24 <strchr>
 80010aa:	4602      	mov	r2, r0
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	char args[total_end_index - end_index + 2];
 80010b4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	1c99      	adds	r1, r3, #2
 80010c0:	1e4b      	subs	r3, r1, #1
 80010c2:	627b      	str	r3, [r7, #36]	; 0x24
 80010c4:	460a      	mov	r2, r1
 80010c6:	2300      	movs	r3, #0
 80010c8:	4690      	mov	r8, r2
 80010ca:	4699      	mov	r9, r3
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010e0:	460a      	mov	r2, r1
 80010e2:	2300      	movs	r3, #0
 80010e4:	4614      	mov	r4, r2
 80010e6:	461d      	mov	r5, r3
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	00eb      	lsls	r3, r5, #3
 80010f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010f6:	00e2      	lsls	r2, r4, #3
 80010f8:	460b      	mov	r3, r1
 80010fa:	3307      	adds	r3, #7
 80010fc:	08db      	lsrs	r3, r3, #3
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	ebad 0d03 	sub.w	sp, sp, r3
 8001104:	466b      	mov	r3, sp
 8001106:	3300      	adds	r3, #0
 8001108:	623b      	str	r3, [r7, #32]
	args[total_end_index - end_index + 1] = '\0';
 800110a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800110e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	3301      	adds	r3, #1
 8001116:	6a3a      	ldr	r2, [r7, #32]
 8001118:	2100      	movs	r1, #0
 800111a:	54d1      	strb	r1, [r2, r3]
	memcpy(args, &string[end_index], total_end_index-end_index+1);
 800111c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	18d1      	adds	r1, r2, r3
 8001124:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001128:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	3301      	adds	r3, #1
 8001130:	461a      	mov	r2, r3
 8001132:	6a38      	ldr	r0, [r7, #32]
 8001134:	f007 ffd8 	bl	80090e8 <memcpy>

	process_arguments(args, global_args);
 8001138:	68f9      	ldr	r1, [r7, #12]
 800113a:	6a38      	ldr	r0, [r7, #32]
 800113c:	f7ff fe52 	bl	8000de4 <process_arguments>
 8001140:	46b5      	mov	sp, r6
}
 8001142:	373c      	adds	r7, #60	; 0x3c
 8001144:	46bd      	mov	sp, r7
 8001146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800114a:	bf00      	nop
 800114c:	0800c520 	.word	0x0800c520
 8001150:	0800c524 	.word	0x0800c524
 8001154:	0800c52c 	.word	0x0800c52c
 8001158:	0800c534 	.word	0x0800c534
 800115c:	0800c53c 	.word	0x0800c53c
 8001160:	0800c548 	.word	0x0800c548
 8001164:	0800c550 	.word	0x0800c550
 8001168:	0800c55c 	.word	0x0800c55c

0800116c <LL_AHB1_GRP1_EnableClock>:
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001174:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001178:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800117a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4313      	orrs	r3, r2
 8001182:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001184:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001188:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4013      	ands	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001190:	68fb      	ldr	r3, [r7, #12]
}
 8001192:	bf00      	nop
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011a2:	2004      	movs	r0, #4
 80011a4:	f7ff ffe2 	bl	800116c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011a8:	2001      	movs	r0, #1
 80011aa:	f7ff ffdf 	bl	800116c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	200b      	movs	r0, #11
 80011b4:	f002 fcdd 	bl	8003b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011b8:	200b      	movs	r0, #11
 80011ba:	f002 fcf4 	bl	8003ba6 <HAL_NVIC_EnableIRQ>

}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <LL_AHB2_GRP1_EnableClock>:
{
 80011c2:	b480      	push	{r7}
 80011c4:	b085      	sub	sp, #20
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80011ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4013      	ands	r3, r2
 80011e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011e6:	68fb      	ldr	r3, [r7, #12]
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	2001      	movs	r0, #1
 800120a:	f7ff ffda 	bl	80011c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	2002      	movs	r0, #2
 8001210:	f7ff ffd7 	bl	80011c2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|LED_RED_Pin
 8001214:	2200      	movs	r2, #0
 8001216:	f641 011c 	movw	r1, #6172	; 0x181c
 800121a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121e:	f003 f949 	bl	80044b4 <HAL_GPIO_WritePin>
                          |LED_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001222:	2201      	movs	r2, #1
 8001224:	2102      	movs	r1, #2
 8001226:	4825      	ldr	r0, [pc, #148]	; (80012bc <MX_GPIO_Init+0xc8>)
 8001228:	f003 f944 	bl	80044b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800122c:	2200      	movs	r2, #0
 800122e:	2130      	movs	r1, #48	; 0x30
 8001230:	4822      	ldr	r0, [pc, #136]	; (80012bc <MX_GPIO_Init+0xc8>)
 8001232:	f003 f93f 	bl	80044b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA4 PAPin
                           PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|LED_RED_Pin
 8001236:	f641 031c 	movw	r3, #6172	; 0x181c
 800123a:	607b      	str	r3, [r7, #4]
                          |LED_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	4619      	mov	r1, r3
 800124c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001250:	f002 ffc8 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001254:	2340      	movs	r3, #64	; 0x40
 8001256:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	4619      	mov	r1, r3
 8001264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001268:	f002 ffbc 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800126c:	2304      	movs	r3, #4
 800126e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001270:	2300      	movs	r3, #0
 8001272:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	4619      	mov	r1, r3
 800127c:	480f      	ldr	r0, [pc, #60]	; (80012bc <MX_GPIO_Init+0xc8>)
 800127e:	f002 ffb1 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001282:	2301      	movs	r3, #1
 8001284:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001286:	2300      	movs	r3, #0
 8001288:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800128a:	2301      	movs	r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	4619      	mov	r1, r3
 8001292:	480a      	ldr	r0, [pc, #40]	; (80012bc <MX_GPIO_Init+0xc8>)
 8001294:	f002 ffa6 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001298:	2332      	movs	r3, #50	; 0x32
 800129a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129c:	2301      	movs	r3, #1
 800129e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	4619      	mov	r1, r3
 80012ac:	4803      	ldr	r0, [pc, #12]	; (80012bc <MX_GPIO_Init+0xc8>)
 80012ae:	f002 ff99 	bl	80041e4 <HAL_GPIO_Init>

}
 80012b2:	bf00      	nop
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	48000400 	.word	0x48000400

080012c0 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80012c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80012d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4013      	ands	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012e4:	68fb      	ldr	r3, [r7, #12]
}
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
	...

080012f4 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <MX_IPCC_Init+0x20>)
 80012fa:	4a07      	ldr	r2, [pc, #28]	; (8001318 <MX_IPCC_Init+0x24>)
 80012fc:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	; (8001314 <MX_IPCC_Init+0x20>)
 8001300:	f003 f90a 	bl	8004518 <HAL_IPCC_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800130a:	f000 fa27 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000260 	.word	0x20000260
 8001318:	58000c00 	.word	0x58000c00

0800131c <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0d      	ldr	r2, [pc, #52]	; (8001360 <HAL_IPCC_MspInit+0x44>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d113      	bne.n	8001356 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800132e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001332:	f7ff ffc5 	bl	80012c0 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8001336:	2200      	movs	r2, #0
 8001338:	2100      	movs	r1, #0
 800133a:	202c      	movs	r0, #44	; 0x2c
 800133c:	f002 fc19 	bl	8003b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001340:	202c      	movs	r0, #44	; 0x2c
 8001342:	f002 fc30 	bl	8003ba6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2100      	movs	r1, #0
 800134a:	202d      	movs	r0, #45	; 0x2d
 800134c:	f002 fc11 	bl	8003b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001350:	202d      	movs	r0, #45	; 0x2d
 8001352:	f002 fc28 	bl	8003ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	58000c00 	.word	0x58000c00

08001364 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800136c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001370:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	2b00      	cmp	r3, #0
 800137a:	d013      	beq.n	80013a4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800137c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001380:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001384:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001388:	2b00      	cmp	r3, #0
 800138a:	d00b      	beq.n	80013a4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800138c:	e000      	b.n	8001390 <ITM_SendChar+0x2c>
    {
      __NOP();
 800138e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001390:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f9      	beq.n	800138e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800139a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	b2d2      	uxtb	r2, r2
 80013a2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80013a4:	687b      	ldr	r3, [r7, #4]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b086      	sub	sp, #24
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	60f8      	str	r0, [r7, #12]
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	e009      	b.n	80013d8 <_write+0x26>
    ITM_SendChar(*ptr++);
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	60ba      	str	r2, [r7, #8]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ffc9 	bl	8001364 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3301      	adds	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	429a      	cmp	r2, r3
 80013de:	dbf1      	blt.n	80013c4 <_write+0x12>
  }
  return len;
 80013e0:	687b      	ldr	r3, [r7, #4]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013fa:	d105      	bne.n	8001408 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80013fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001404:	f003 f86e 	bl	80044e4 <HAL_GPIO_TogglePin>
	}
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <do_commands>:
char RxBuffer[RX_BFR_SIZE];
command_t global_command = AMS_NONE;
uint32_t global_args[MAX_ARG_LEN];

char strbuf[64];
void do_commands(){
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
	// check if there is command and if is, then process it
	if (global_command == AMS_SWEEP){
 8001416:	4b51      	ldr	r3, [pc, #324]	; (800155c <do_commands+0x14c>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d15d      	bne.n	80014da <do_commands+0xca>
		uint32_t from = global_args[0];
 800141e:	4b50      	ldr	r3, [pc, #320]	; (8001560 <do_commands+0x150>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	613b      	str	r3, [r7, #16]
		uint32_t to = global_args[1];
 8001424:	4b4e      	ldr	r3, [pc, #312]	; (8001560 <do_commands+0x150>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	60fb      	str	r3, [r7, #12]
		uint32_t step = global_args[2];
 800142a:	4b4d      	ldr	r3, [pc, #308]	; (8001560 <do_commands+0x150>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	60bb      	str	r3, [r7, #8]
		uint32_t i;
		for (i=from; i<=to; i+=step){
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	617b      	str	r3, [r7, #20]
 8001434:	e022      	b.n	800147c <do_commands+0x6c>
			  //printf("setting %d MHz\n", i);
			  if (global_command==AMS_STOP)
 8001436:	4b49      	ldr	r3, [pc, #292]	; (800155c <do_commands+0x14c>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b06      	cmp	r3, #6
 800143c:	f000 8089 	beq.w	8001552 <do_commands+0x142>
				  return;
			  set_requested_frequency(i);
 8001440:	6978      	ldr	r0, [r7, #20]
 8001442:	f000 fae9 	bl	8001a18 <set_requested_frequency>
			  HAL_Delay(1);
 8001446:	2001      	movs	r0, #1
 8001448:	f001 f8b4 	bl	80025b4 <HAL_Delay>
			  uint16_t raw = read_raw();
 800144c:	f7ff fcb0 	bl	8000db0 <read_raw>
 8001450:	4603      	mov	r3, r0
 8001452:	80bb      	strh	r3, [r7, #4]
			  sprintf(strbuf, "{%d, %d}", i, raw);
 8001454:	88bb      	ldrh	r3, [r7, #4]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4942      	ldr	r1, [pc, #264]	; (8001564 <do_commands+0x154>)
 800145a:	4843      	ldr	r0, [pc, #268]	; (8001568 <do_commands+0x158>)
 800145c:	f008 fc42 	bl	8009ce4 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)&strbuf, strlen(strbuf), UART_TIMEOUT);
 8001460:	4841      	ldr	r0, [pc, #260]	; (8001568 <do_commands+0x158>)
 8001462:	f7fe fe97 	bl	8000194 <strlen>
 8001466:	4603      	mov	r3, r0
 8001468:	b29a      	uxth	r2, r3
 800146a:	2364      	movs	r3, #100	; 0x64
 800146c:	493e      	ldr	r1, [pc, #248]	; (8001568 <do_commands+0x158>)
 800146e:	483f      	ldr	r0, [pc, #252]	; (800156c <do_commands+0x15c>)
 8001470:	f005 fcce 	bl	8006e10 <HAL_UART_Transmit>
		for (i=from; i<=to; i+=step){
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	4413      	add	r3, r2
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	429a      	cmp	r2, r3
 8001482:	d9d8      	bls.n	8001436 <do_commands+0x26>
		 }
		// send last frequency
		if (i!=to){
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	429a      	cmp	r2, r3
 800148a:	d019      	beq.n	80014c0 <do_commands+0xb0>
			set_requested_frequency(to);
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f000 fac3 	bl	8001a18 <set_requested_frequency>
			HAL_Delay(1);
 8001492:	2001      	movs	r0, #1
 8001494:	f001 f88e 	bl	80025b4 <HAL_Delay>
			uint16_t raw = read_raw();
 8001498:	f7ff fc8a 	bl	8000db0 <read_raw>
 800149c:	4603      	mov	r3, r0
 800149e:	80fb      	strh	r3, [r7, #6]
			sprintf(strbuf, "{%d, %d}", to, raw);
 80014a0:	88fb      	ldrh	r3, [r7, #6]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	492f      	ldr	r1, [pc, #188]	; (8001564 <do_commands+0x154>)
 80014a6:	4830      	ldr	r0, [pc, #192]	; (8001568 <do_commands+0x158>)
 80014a8:	f008 fc1c 	bl	8009ce4 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)&strbuf, strlen(strbuf), UART_TIMEOUT);
 80014ac:	482e      	ldr	r0, [pc, #184]	; (8001568 <do_commands+0x158>)
 80014ae:	f7fe fe71 	bl	8000194 <strlen>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	2364      	movs	r3, #100	; 0x64
 80014b8:	492b      	ldr	r1, [pc, #172]	; (8001568 <do_commands+0x158>)
 80014ba:	482c      	ldr	r0, [pc, #176]	; (800156c <do_commands+0x15c>)
 80014bc:	f005 fca8 	bl	8006e10 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart1, (uint8_t*)";", 2, UART_TIMEOUT);
 80014c0:	2364      	movs	r3, #100	; 0x64
 80014c2:	2202      	movs	r2, #2
 80014c4:	492a      	ldr	r1, [pc, #168]	; (8001570 <do_commands+0x160>)
 80014c6:	4829      	ldr	r0, [pc, #164]	; (800156c <do_commands+0x15c>)
 80014c8:	f005 fca2 	bl	8006e10 <HAL_UART_Transmit>
		printf("Done\n");
 80014cc:	4829      	ldr	r0, [pc, #164]	; (8001574 <do_commands+0x164>)
 80014ce:	f008 fbf1 	bl	8009cb4 <puts>
		global_command = AMS_NONE;
 80014d2:	4b22      	ldr	r3, [pc, #136]	; (800155c <do_commands+0x14c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
 80014d8:	e03c      	b.n	8001554 <do_commands+0x144>
	}else if (global_command == AMS_VERSION){
 80014da:	4b20      	ldr	r3, [pc, #128]	; (800155c <do_commands+0x14c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d11d      	bne.n	800151e <do_commands+0x10e>
		strcpy(strbuf, "Antenna Measurement System Version 0.1");
 80014e2:	4a21      	ldr	r2, [pc, #132]	; (8001568 <do_commands+0x158>)
 80014e4:	4b24      	ldr	r3, [pc, #144]	; (8001578 <do_commands+0x168>)
 80014e6:	4614      	mov	r4, r2
 80014e8:	461d      	mov	r5, r3
 80014ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014f6:	6020      	str	r0, [r4, #0]
 80014f8:	3404      	adds	r4, #4
 80014fa:	8021      	strh	r1, [r4, #0]
 80014fc:	3402      	adds	r4, #2
 80014fe:	0c0b      	lsrs	r3, r1, #16
 8001500:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&strbuf, strlen(strbuf));
 8001502:	4819      	ldr	r0, [pc, #100]	; (8001568 <do_commands+0x158>)
 8001504:	f7fe fe46 	bl	8000194 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	b29b      	uxth	r3, r3
 800150c:	461a      	mov	r2, r3
 800150e:	4916      	ldr	r1, [pc, #88]	; (8001568 <do_commands+0x158>)
 8001510:	4816      	ldr	r0, [pc, #88]	; (800156c <do_commands+0x15c>)
 8001512:	f005 fd0b 	bl	8006f2c <HAL_UART_Transmit_IT>
		global_command = AMS_NONE;
 8001516:	4b11      	ldr	r3, [pc, #68]	; (800155c <do_commands+0x14c>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
 800151c:	e01a      	b.n	8001554 <do_commands+0x144>
	}else if (global_command == AMS_HOWAREYOU){
 800151e:	4b0f      	ldr	r3, [pc, #60]	; (800155c <do_commands+0x14c>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b05      	cmp	r3, #5
 8001524:	d116      	bne.n	8001554 <do_commands+0x144>
		strcpy(strbuf, "I am fine and working. So far so good.\n I feel bit exhausted, but ya know, that's life.");
 8001526:	4a10      	ldr	r2, [pc, #64]	; (8001568 <do_commands+0x158>)
 8001528:	4b14      	ldr	r3, [pc, #80]	; (800157c <do_commands+0x16c>)
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	2358      	movs	r3, #88	; 0x58
 8001530:	461a      	mov	r2, r3
 8001532:	f007 fdd9 	bl	80090e8 <memcpy>
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&strbuf, strlen(strbuf));
 8001536:	480c      	ldr	r0, [pc, #48]	; (8001568 <do_commands+0x158>)
 8001538:	f7fe fe2c 	bl	8000194 <strlen>
 800153c:	4603      	mov	r3, r0
 800153e:	b29b      	uxth	r3, r3
 8001540:	461a      	mov	r2, r3
 8001542:	4909      	ldr	r1, [pc, #36]	; (8001568 <do_commands+0x158>)
 8001544:	4809      	ldr	r0, [pc, #36]	; (800156c <do_commands+0x15c>)
 8001546:	f005 fcf1 	bl	8006f2c <HAL_UART_Transmit_IT>
		global_command = AMS_NONE;
 800154a:	4b04      	ldr	r3, [pc, #16]	; (800155c <do_commands+0x14c>)
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
 8001550:	e000      	b.n	8001554 <do_commands+0x144>
				  return;
 8001552:	bf00      	nop
	}
}
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}
 800155a:	bf00      	nop
 800155c:	200002dc 	.word	0x200002dc
 8001560:	200002e0 	.word	0x200002e0
 8001564:	0800c564 	.word	0x0800c564
 8001568:	20000308 	.word	0x20000308
 800156c:	20000474 	.word	0x20000474
 8001570:	0800c570 	.word	0x0800c570
 8001574:	0800c574 	.word	0x0800c574
 8001578:	0800c57c 	.word	0x0800c57c
 800157c:	0800c5a4 	.word	0x0800c5a4

08001580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001586:	f000 ff8f 	bl	80024a8 <HAL_Init>
  // REMOVE ON DEBUG

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800158a:	f000 f861 	bl	8001650 <SystemClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 800158e:	f7ff feb1 	bl	80012f4 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001592:	f7ff fe2f 	bl	80011f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001596:	f7ff fe02 	bl	800119e <MX_DMA_Init>
  MX_SPI1_Init();
 800159a:	f000 fc09 	bl	8001db0 <MX_SPI1_Init>
  MX_ADC1_Init();
 800159e:	f7ff fb55 	bl	8000c4c <MX_ADC1_Init>
  MX_TIM2_Init();
 80015a2:	f000 fdc9 	bl	8002138 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80015a6:	f000 fe5f 	bl	8002268 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80015aa:	4820      	ldr	r0, [pc, #128]	; (800162c <main+0xac>)
 80015ac:	f004 fff4 	bl	8006598 <HAL_TIM_Base_Start_IT>
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *) RxBuffer, RX_BFR_SIZE);
 80015b0:	2240      	movs	r2, #64	; 0x40
 80015b2:	491f      	ldr	r1, [pc, #124]	; (8001630 <main+0xb0>)
 80015b4:	481f      	ldr	r0, [pc, #124]	; (8001634 <main+0xb4>)
 80015b6:	f007 fcbe 	bl	8008f36 <HAL_UARTEx_ReceiveToIdle_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Starting STM32\n");
 80015ba:	481f      	ldr	r0, [pc, #124]	; (8001638 <main+0xb8>)
 80015bc:	f008 fb7a 	bl	8009cb4 <puts>
  printf("Starting MAX\n");
 80015c0:	481e      	ldr	r0, [pc, #120]	; (800163c <main+0xbc>)
 80015c2:	f008 fb77 	bl	8009cb4 <puts>
  EnableChip();
 80015c6:	f000 f8ce 	bl	8001766 <EnableChip>

  //printf("Init Max\n");
  init_PLL();
 80015ca:	f000 fa93 	bl	8001af4 <init_PLL>

  //printf("write regs custom \n");
  write_regs_SOFT();
 80015ce:	f000 fadd 	bl	8001b8c <write_regs_SOFT>
  setIntegerMode();
 80015d2:	f000 fa11 	bl	80019f8 <setIntegerMode>

  printf("EnablingRFOUT\n");
 80015d6:	481a      	ldr	r0, [pc, #104]	; (8001640 <main+0xc0>)
 80015d8:	f008 fb6c 	bl	8009cb4 <puts>
  EnableRFOutput();
 80015dc:	f000 f8cd 	bl	800177a <EnableRFOutput>

  printf("Initialization done\n");
 80015e0:	4818      	ldr	r0, [pc, #96]	; (8001644 <main+0xc4>)
 80015e2:	f008 fb67 	bl	8009cb4 <puts>
  print_registers();
 80015e6:	f000 f8d3 	bl	8001790 <print_registers>
	  HAL_Delay(20);
	  printf(" ");
  }*/

  //calibrate();
  for (int i=0; i<4; i++){
 80015ea:	2300      	movs	r3, #0
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	e00b      	b.n	8001608 <main+0x88>
	  printf("RFA PWR: %d\n", i);
 80015f0:	6879      	ldr	r1, [r7, #4]
 80015f2:	4815      	ldr	r0, [pc, #84]	; (8001648 <main+0xc8>)
 80015f4:	f008 fad8 	bl	8009ba8 <iprintf>
	  setRFA_PWR(i);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f000 f99b 	bl	8001934 <setRFA_PWR>
	  program_PLL();
 80015fe:	f000 fb4d 	bl	8001c9c <program_PLL>
  for (int i=0; i<4; i++){
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3301      	adds	r3, #1
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b03      	cmp	r3, #3
 800160c:	ddf0      	ble.n	80015f0 <main+0x70>
	  //HAL_Delay(1);
  }
  //print_registers();
  printf("Start\n");
 800160e:	480f      	ldr	r0, [pc, #60]	; (800164c <main+0xcc>)
 8001610:	f008 fb50 	bl	8009cb4 <puts>
  set_requested_frequency(65);
 8001614:	2041      	movs	r0, #65	; 0x41
 8001616:	f000 f9ff 	bl	8001a18 <set_requested_frequency>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800161a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800161e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001622:	f002 ff5f 	bl	80044e4 <HAL_GPIO_TogglePin>
	  do_commands();
 8001626:	f7ff fef3 	bl	8001410 <do_commands>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800162a:	e7f6      	b.n	800161a <main+0x9a>
 800162c:	20000428 	.word	0x20000428
 8001630:	2000029c 	.word	0x2000029c
 8001634:	20000474 	.word	0x20000474
 8001638:	0800c5fc 	.word	0x0800c5fc
 800163c:	0800c60c 	.word	0x0800c60c
 8001640:	0800c61c 	.word	0x0800c61c
 8001644:	0800c62c 	.word	0x0800c62c
 8001648:	0800c640 	.word	0x0800c640
 800164c:	0800c650 	.word	0x0800c650

08001650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b09a      	sub	sp, #104	; 0x68
 8001654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001656:	f107 0320 	add.w	r3, r7, #32
 800165a:	2248      	movs	r2, #72	; 0x48
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f007 fd50 	bl	8009104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]
 8001672:	615a      	str	r2, [r3, #20]
 8001674:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001676:	2323      	movs	r3, #35	; 0x23
 8001678:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800167a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001680:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001684:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001686:	2301      	movs	r3, #1
 8001688:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800168a:	2340      	movs	r3, #64	; 0x40
 800168c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800168e:	2300      	movs	r3, #0
 8001690:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001692:	2360      	movs	r3, #96	; 0x60
 8001694:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001696:	2302      	movs	r3, #2
 8001698:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800169a:	2301      	movs	r3, #1
 800169c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800169e:	2300      	movs	r3, #0
 80016a0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 64;
 80016a2:	2340      	movs	r3, #64	; 0x40
 80016a4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016a6:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80016aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80016ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80016b0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80016b2:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80016b6:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b8:	f107 0320 	add.w	r3, r7, #32
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 fbc5 	bl	8004e4c <HAL_RCC_OscConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80016c8:	f000 f848 	bl	800175c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80016cc:	236f      	movs	r3, #111	; 0x6f
 80016ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d0:	2303      	movs	r3, #3
 80016d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2101      	movs	r1, #1
 80016ec:	4618      	mov	r0, r3
 80016ee:	f003 ff17 	bl	8005520 <HAL_RCC_ClockConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80016f8:	f000 f830 	bl	800175c <Error_Handler>
  }
}
 80016fc:	bf00      	nop
 80016fe:	3768      	adds	r7, #104	; 0x68
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	807b      	strh	r3, [r7, #2]

		/* start the DMA again */
		printf("Size %d\n", Size);
 8001710:	887b      	ldrh	r3, [r7, #2]
 8001712:	4619      	mov	r1, r3
 8001714:	480b      	ldr	r0, [pc, #44]	; (8001744 <HAL_UARTEx_RxEventCallback+0x40>)
 8001716:	f008 fa47 	bl	8009ba8 <iprintf>
		printf(RxBuffer);
 800171a:	480b      	ldr	r0, [pc, #44]	; (8001748 <HAL_UARTEx_RxEventCallback+0x44>)
 800171c:	f008 fa44 	bl	8009ba8 <iprintf>
		printf("Received\n");
 8001720:	480a      	ldr	r0, [pc, #40]	; (800174c <HAL_UARTEx_RxEventCallback+0x48>)
 8001722:	f008 fac7 	bl	8009cb4 <puts>
		process_command_string(RxBuffer, &global_command, global_args);
 8001726:	4a0a      	ldr	r2, [pc, #40]	; (8001750 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001728:	490a      	ldr	r1, [pc, #40]	; (8001754 <HAL_UARTEx_RxEventCallback+0x50>)
 800172a:	4807      	ldr	r0, [pc, #28]	; (8001748 <HAL_UARTEx_RxEventCallback+0x44>)
 800172c:	f7ff fbec 	bl	8000f08 <process_command_string>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *) RxBuffer, RX_BFR_SIZE);
 8001730:	2240      	movs	r2, #64	; 0x40
 8001732:	4905      	ldr	r1, [pc, #20]	; (8001748 <HAL_UARTEx_RxEventCallback+0x44>)
 8001734:	4808      	ldr	r0, [pc, #32]	; (8001758 <HAL_UARTEx_RxEventCallback+0x54>)
 8001736:	f007 fbfe 	bl	8008f36 <HAL_UARTEx_ReceiveToIdle_IT>
		//__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);

}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	0800c658 	.word	0x0800c658
 8001748:	2000029c 	.word	0x2000029c
 800174c:	0800c664 	.word	0x0800c664
 8001750:	200002e0 	.word	0x200002e0
 8001754:	200002dc 	.word	0x200002dc
 8001758:	20000474 	.word	0x20000474

0800175c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001760:	b672      	cpsid	i
}
 8001762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001764:	e7fe      	b.n	8001764 <Error_Handler+0x8>

08001766 <EnableChip>:
/**
  * @brief Turn MAX2870 PLL on
  * By setting CE pin high
  * @retval
  */
void EnableChip(){
 8001766:	b580      	push	{r7, lr}
 8001768:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800176a:	2201      	movs	r2, #1
 800176c:	2104      	movs	r1, #4
 800176e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001772:	f002 fe9f 	bl	80044b4 <HAL_GPIO_WritePin>
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}

0800177a <EnableRFOutput>:

void DisableChip(){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
}

void EnableRFOutput(){
 800177a:	b580      	push	{r7, lr}
 800177c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800177e:	2201      	movs	r2, #1
 8001780:	2108      	movs	r1, #8
 8001782:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001786:	f002 fe95 	bl	80044b4 <HAL_GPIO_WritePin>
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <print_registers>:

void DisableRFOutput(){
 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
}

void print_registers(){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	printf("reg0: %x\n", reg0);
 8001794:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <print_registers+0x50>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4619      	mov	r1, r3
 800179a:	4812      	ldr	r0, [pc, #72]	; (80017e4 <print_registers+0x54>)
 800179c:	f008 fa04 	bl	8009ba8 <iprintf>
	printf("reg1: %x\n", reg1);
 80017a0:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <print_registers+0x58>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4619      	mov	r1, r3
 80017a6:	4811      	ldr	r0, [pc, #68]	; (80017ec <print_registers+0x5c>)
 80017a8:	f008 f9fe 	bl	8009ba8 <iprintf>
	printf("reg2: %x\n", reg2);
 80017ac:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <print_registers+0x60>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4619      	mov	r1, r3
 80017b2:	4810      	ldr	r0, [pc, #64]	; (80017f4 <print_registers+0x64>)
 80017b4:	f008 f9f8 	bl	8009ba8 <iprintf>
	printf("reg3: %x\n", reg3);
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <print_registers+0x68>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4619      	mov	r1, r3
 80017be:	480f      	ldr	r0, [pc, #60]	; (80017fc <print_registers+0x6c>)
 80017c0:	f008 f9f2 	bl	8009ba8 <iprintf>
	printf("reg4: %x\n", reg4);
 80017c4:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <print_registers+0x70>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4619      	mov	r1, r3
 80017ca:	480e      	ldr	r0, [pc, #56]	; (8001804 <print_registers+0x74>)
 80017cc:	f008 f9ec 	bl	8009ba8 <iprintf>
	printf("reg5: %x\n", reg5);
 80017d0:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <print_registers+0x78>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	480d      	ldr	r0, [pc, #52]	; (800180c <print_registers+0x7c>)
 80017d8:	f008 f9e6 	bl	8009ba8 <iprintf>
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000348 	.word	0x20000348
 80017e4:	0800c670 	.word	0x0800c670
 80017e8:	2000034c 	.word	0x2000034c
 80017ec:	0800c67c 	.word	0x0800c67c
 80017f0:	20000350 	.word	0x20000350
 80017f4:	0800c688 	.word	0x0800c688
 80017f8:	20000354 	.word	0x20000354
 80017fc:	0800c694 	.word	0x0800c694
 8001800:	20000358 	.word	0x20000358
 8001804:	0800c6a0 	.word	0x0800c6a0
 8001808:	2000035c 	.word	0x2000035c
 800180c:	0800c6ac 	.word	0x0800c6ac

08001810 <setDIVA>:
	uint32_t SHDN_BIT = 1 << 5;
	write_reg(reg2 & ~(SHDN_BIT));
}

// permitted n values: 1, 2, 4, 8, 16, 32, 64, 128
void setDIVA(uint8_t n){
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
	uint32_t diva_value = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
	//sets DIVA to 111
	switch (n){
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b80      	cmp	r3, #128	; 0x80
 8001822:	d04e      	beq.n	80018c2 <setDIVA+0xb2>
 8001824:	2b80      	cmp	r3, #128	; 0x80
 8001826:	dc7e      	bgt.n	8001926 <setDIVA+0x116>
 8001828:	2b20      	cmp	r3, #32
 800182a:	dc47      	bgt.n	80018bc <setDIVA+0xac>
 800182c:	2b00      	cmp	r3, #0
 800182e:	dd7a      	ble.n	8001926 <setDIVA+0x116>
 8001830:	3b01      	subs	r3, #1
 8001832:	2b1f      	cmp	r3, #31
 8001834:	d877      	bhi.n	8001926 <setDIVA+0x116>
 8001836:	a201      	add	r2, pc, #4	; (adr r2, 800183c <setDIVA+0x2c>)
 8001838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183c:	080018fb 	.word	0x080018fb
 8001840:	080018f3 	.word	0x080018f3
 8001844:	08001927 	.word	0x08001927
 8001848:	080018eb 	.word	0x080018eb
 800184c:	08001927 	.word	0x08001927
 8001850:	08001927 	.word	0x08001927
 8001854:	08001927 	.word	0x08001927
 8001858:	080018e3 	.word	0x080018e3
 800185c:	08001927 	.word	0x08001927
 8001860:	08001927 	.word	0x08001927
 8001864:	08001927 	.word	0x08001927
 8001868:	08001927 	.word	0x08001927
 800186c:	08001927 	.word	0x08001927
 8001870:	08001927 	.word	0x08001927
 8001874:	08001927 	.word	0x08001927
 8001878:	080018db 	.word	0x080018db
 800187c:	08001927 	.word	0x08001927
 8001880:	08001927 	.word	0x08001927
 8001884:	08001927 	.word	0x08001927
 8001888:	08001927 	.word	0x08001927
 800188c:	08001927 	.word	0x08001927
 8001890:	08001927 	.word	0x08001927
 8001894:	08001927 	.word	0x08001927
 8001898:	08001927 	.word	0x08001927
 800189c:	08001927 	.word	0x08001927
 80018a0:	08001927 	.word	0x08001927
 80018a4:	08001927 	.word	0x08001927
 80018a8:	08001927 	.word	0x08001927
 80018ac:	08001927 	.word	0x08001927
 80018b0:	08001927 	.word	0x08001927
 80018b4:	08001927 	.word	0x08001927
 80018b8:	080018d3 	.word	0x080018d3
 80018bc:	2b40      	cmp	r3, #64	; 0x40
 80018be:	d004      	beq.n	80018ca <setDIVA+0xba>
		case 1:
			diva_value = 0b000 << 20;
			break;
		default:
			// do not set diva mask
			return;
 80018c0:	e031      	b.n	8001926 <setDIVA+0x116>
			diva_value = 0b111 << 20;
 80018c2:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 80018c6:	617b      	str	r3, [r7, #20]
			break;
 80018c8:	e01a      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b110 << 20;
 80018ca:	f44f 03c0 	mov.w	r3, #6291456	; 0x600000
 80018ce:	617b      	str	r3, [r7, #20]
			break;
 80018d0:	e016      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b101 << 20;
 80018d2:	f44f 03a0 	mov.w	r3, #5242880	; 0x500000
 80018d6:	617b      	str	r3, [r7, #20]
			break;
 80018d8:	e012      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b100 << 20;
 80018da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018de:	617b      	str	r3, [r7, #20]
			break;
 80018e0:	e00e      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b011 << 20;
 80018e2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80018e6:	617b      	str	r3, [r7, #20]
			break;
 80018e8:	e00a      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b010 << 20;
 80018ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80018ee:	617b      	str	r3, [r7, #20]
			break;
 80018f0:	e006      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b001 << 20;
 80018f2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80018f6:	617b      	str	r3, [r7, #20]
			break;
 80018f8:	e002      	b.n	8001900 <setDIVA+0xf0>
			diva_value = 0b000 << 20;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
			break;
 80018fe:	bf00      	nop
			break;
	}
	uint32_t DIVA_MASK = 0b111 << 20;
 8001900:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 8001904:	613b      	str	r3, [r7, #16]
	uint32_t new_reg4 = reg4 & ~(DIVA_MASK);
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	43da      	mvns	r2, r3
 800190a:	4b09      	ldr	r3, [pc, #36]	; (8001930 <setDIVA+0x120>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4013      	ands	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
	uint32_t newnewreg4 = new_reg4 | ((diva_value)&DIVA_MASK);
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	4013      	ands	r3, r2
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	60bb      	str	r3, [r7, #8]
	write_reg(newnewreg4);
 800191e:	68b8      	ldr	r0, [r7, #8]
 8001920:	f000 f976 	bl	8001c10 <write_reg>
 8001924:	e000      	b.n	8001928 <setDIVA+0x118>
			return;
 8001926:	bf00      	nop
}
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000358 	.word	0x20000358

08001934 <setRFA_PWR>:

//00, 01, 02, 03
void setRFA_PWR(uint8_t rfa_pwr){
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
	if (rfa_pwr > 4 || rfa_pwr < 0){
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	2b04      	cmp	r3, #4
 8001942:	d813      	bhi.n	800196c <setRFA_PWR+0x38>
		return;//invalid value
	}
	// bits 4 and 3
	uint32_t RFA_PWR_MASK = 0b11 << 3;
 8001944:	2318      	movs	r3, #24
 8001946:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg4 = reg4 & ~(RFA_PWR_MASK);
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	43da      	mvns	r2, r3
 800194c:	4b09      	ldr	r3, [pc, #36]	; (8001974 <setRFA_PWR+0x40>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg4 = newreg4 | ((rfa_pwr << 3)&RFA_PWR_MASK);
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	461a      	mov	r2, r3
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	4013      	ands	r3, r2
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	4313      	orrs	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg4);
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	f000 f953 	bl	8001c10 <write_reg>
 800196a:	e000      	b.n	800196e <setRFA_PWR+0x3a>
		return;//invalid value
 800196c:	bf00      	nop
}
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000358 	.word	0x20000358

08001978 <setN>:

void setN(uint16_t N){
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	80fb      	strh	r3, [r7, #6]
	// bits 4 and 3
	uint32_t N_MASK = 0xFFFF << 15;
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <setN+0x38>)
 8001984:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg0 = reg0 & ~(N_MASK);
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	43da      	mvns	r2, r3
 800198a:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <setN+0x3c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg0 = newreg0 | ((N << 15)&N_MASK);
 8001992:	88fb      	ldrh	r3, [r7, #6]
 8001994:	03db      	lsls	r3, r3, #15
 8001996:	461a      	mov	r2, r3
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	4013      	ands	r3, r2
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	4313      	orrs	r3, r2
 80019a0:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg0);
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f000 f934 	bl	8001c10 <write_reg>
}
 80019a8:	bf00      	nop
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	7fff8000 	.word	0x7fff8000
 80019b4:	20000348 	.word	0x20000348

080019b8 <setR>:

void setR(uint16_t R){
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	80fb      	strh	r3, [r7, #6]
	// bits 4 and 3
	uint32_t R_MASK = 0xFFC << 12;
 80019c2:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <setR+0x38>)
 80019c4:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg2 = reg2 & ~(R_MASK);
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	43da      	mvns	r2, r3
 80019ca:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <setR+0x3c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg2 = newreg2 | ((R << 14)&R_MASK);
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	039b      	lsls	r3, r3, #14
 80019d6:	461a      	mov	r2, r3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	4013      	ands	r3, r2
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4313      	orrs	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg2);
 80019e2:	68f8      	ldr	r0, [r7, #12]
 80019e4:	f000 f914 	bl	8001c10 <write_reg>
}
 80019e8:	bf00      	nop
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	00ffc000 	.word	0x00ffc000
 80019f4:	20000350 	.word	0x20000350

080019f8 <setIntegerMode>:

void enableRFA(){
	write_reg(reg4 | (1<<5));
}

void setIntegerMode(){
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
	write_reg(reg0 | (1<<31));
 80019fc:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <setIntegerMode+0x18>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f903 	bl	8001c10 <write_reg>
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000348 	.word	0x20000348
 8001a14:	00000000 	.word	0x00000000

08001a18 <set_requested_frequency>:

// freq is in MHz
void set_requested_frequency(uint32_t freq){
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	// first determine required DIVA value
	float divided_by_235 = freq/23.5;
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7fe fd57 	bl	80004d4 <__aeabi_ui2d>
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	4b31      	ldr	r3, [pc, #196]	; (8001af0 <set_requested_frequency+0xd8>)
 8001a2c:	f7fe fef6 	bl	800081c <__aeabi_ddiv>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f7ff f89e 	bl	8000b78 <__aeabi_d2f>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	61fb      	str	r3, [r7, #28]
	float band = log2(divided_by_235);
 8001a40:	69f8      	ldr	r0, [r7, #28]
 8001a42:	f7fe fd69 	bl	8000518 <__aeabi_f2d>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	ec43 2b10 	vmov	d0, r2, r3
 8001a4e:	f00a fb57 	bl	800c100 <log>
 8001a52:	ec51 0b10 	vmov	r0, r1, d0
 8001a56:	a324      	add	r3, pc, #144	; (adr r3, 8001ae8 <set_requested_frequency+0xd0>)
 8001a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5c:	f7fe fede 	bl	800081c <__aeabi_ddiv>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff f886 	bl	8000b78 <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	61bb      	str	r3, [r7, #24]
	uint32_t band_i = band;
 8001a70:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a78:	ee17 3a90 	vmov	r3, s15
 8001a7c:	617b      	str	r3, [r7, #20]
	uint32_t DIVA_caluclated = 128>>band_i;
 8001a7e:	2280      	movs	r2, #128	; 0x80
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	fa42 f303 	asr.w	r3, r2, r3
 8001a86:	613b      	str	r3, [r7, #16]

	uint32_t R_value = 1;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t N_1MHZ_step = 1;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	623b      	str	r3, [r7, #32]
	if (DIVA_caluclated<32){
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	2b1f      	cmp	r3, #31
 8001a94:	d804      	bhi.n	8001aa0 <set_requested_frequency+0x88>
		R_value = 32/DIVA_caluclated;
 8001a96:	2220      	movs	r2, #32
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (DIVA_caluclated>32){
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	2b20      	cmp	r3, #32
 8001aa4:	d902      	bls.n	8001aac <set_requested_frequency+0x94>
		N_1MHZ_step = DIVA_caluclated/32;
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	095b      	lsrs	r3, r3, #5
 8001aaa:	623b      	str	r3, [r7, #32]
	}
	uint32_t N_value = N_1MHZ_step * freq;
 8001aac:	6a3b      	ldr	r3, [r7, #32]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	fb02 f303 	mul.w	r3, r2, r3
 8001ab4:	60fb      	str	r3, [r7, #12]
	//printf("%d\n", DIVA_caluclated);
	//printf("R: %d\n", R_value);
	//printf("N: %d\n", N_value);
	setN(N_value);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff ff5c 	bl	8001978 <setN>
	setDIVA(DIVA_caluclated);
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fea3 	bl	8001810 <setDIVA>
	setR(R_value);
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff ff72 	bl	80019b8 <setR>
	program_PLL();
 8001ad4:	f000 f8e2 	bl	8001c9c <program_PLL>
	// give time to allow PLL to lock into frequency
	HAL_Delay(10);
 8001ad8:	200a      	movs	r0, #10
 8001ada:	f000 fd6b 	bl	80025b4 <HAL_Delay>
}
 8001ade:	bf00      	nop
 8001ae0:	3728      	adds	r7, #40	; 0x28
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	fefa39ef 	.word	0xfefa39ef
 8001aec:	3fe62e42 	.word	0x3fe62e42
 8001af0:	40378000 	.word	0x40378000

08001af4 <init_PLL>:
/**
  * @brief Initialize chip as specified in datasheet
  * @retval GPIO_PinState Lock Detect
  */
void init_PLL(){
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	// Zapis registrov default hodnotami
	write_reg(default_reg5);
 8001af8:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <init_PLL+0x8c>)
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 f888 	bl	8001c10 <write_reg>
	// disable RF outputs
	write_reg(default_reg4 & ~((1 << 5) | (1<<8)));
 8001b00:	4b20      	ldr	r3, [pc, #128]	; (8001b84 <init_PLL+0x90>)
 8001b02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001b06:	4618      	mov	r0, r3
 8001b08:	f000 f882 	bl	8001c10 <write_reg>
	write_reg(default_reg3);
 8001b0c:	230b      	movs	r3, #11
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f000 f87e 	bl	8001c10 <write_reg>
	write_reg(default_reg2);
 8001b14:	f244 0342 	movw	r3, #16450	; 0x4042
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f000 f879 	bl	8001c10 <write_reg>
	write_reg(default_reg1);
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <init_PLL+0x94>)
 8001b20:	4618      	mov	r0, r3
 8001b22:	f000 f875 	bl	8001c10 <write_reg>
	write_reg(default_reg0);
 8001b26:	f44f 03fa 	mov.w	r3, #8192000	; 0x7d0000
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f000 f870 	bl	8001c10 <write_reg>
	program_PLL();
 8001b30:	f000 f8b4 	bl	8001c9c <program_PLL>
	// 20 ms between writes as specified in datasheet
	HAL_Delay(20);
 8001b34:	2014      	movs	r0, #20
 8001b36:	f000 fd3d 	bl	80025b4 <HAL_Delay>
	write_reg(default_reg5);
 8001b3a:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <init_PLL+0x8c>)
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f000 f867 	bl	8001c10 <write_reg>
	write_reg(default_reg4 & ~((1 << 5) | (1<<8)));
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <init_PLL+0x90>)
 8001b44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f000 f861 	bl	8001c10 <write_reg>
	write_reg(default_reg3);
 8001b4e:	230b      	movs	r3, #11
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 f85d 	bl	8001c10 <write_reg>
	write_reg(default_reg2);
 8001b56:	f244 0342 	movw	r3, #16450	; 0x4042
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f858 	bl	8001c10 <write_reg>
	write_reg(default_reg1);
 8001b60:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <init_PLL+0x94>)
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 f854 	bl	8001c10 <write_reg>
	write_reg(default_reg0);
 8001b68:	f44f 03fa 	mov.w	r3, #8192000	; 0x7d0000
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 f84f 	bl	8001c10 <write_reg>
	program_PLL();
 8001b72:	f000 f893 	bl	8001c9c <program_PLL>
	HAL_Delay(20);
 8001b76:	2014      	movs	r0, #20
 8001b78:	f000 fd1c 	bl	80025b4 <HAL_Delay>
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	00400005 	.word	0x00400005
 8001b84:	6180b23c 	.word	0x6180b23c
 8001b88:	2000fff9 	.word	0x2000fff9

08001b8c <write_regs_SOFT>:

void write_regs_SOFT(){
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
	//write to registers
	uint32_t reg0 = 0x80320000;
 8001b92:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <write_regs_SOFT+0x50>)
 8001b94:	617b      	str	r3, [r7, #20]
	uint32_t reg1 = 0x80033E81;
 8001b96:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <write_regs_SOFT+0x54>)
 8001b98:	613b      	str	r3, [r7, #16]
	uint32_t reg2 = 0x0C004042;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <write_regs_SOFT+0x58>)
 8001b9c:	60fb      	str	r3, [r7, #12]
	uint32_t reg3 = 0x00000133;
 8001b9e:	f240 1333 	movw	r3, #307	; 0x133
 8001ba2:	60bb      	str	r3, [r7, #8]
	uint32_t reg4 = 0x629802FC;
 8001ba4:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <write_regs_SOFT+0x5c>)
 8001ba6:	607b      	str	r3, [r7, #4]
	uint32_t reg5 = 0x00400005;
 8001ba8:	4b10      	ldr	r3, [pc, #64]	; (8001bec <write_regs_SOFT+0x60>)
 8001baa:	603b      	str	r3, [r7, #0]
	write_reg(reg5);
 8001bac:	6838      	ldr	r0, [r7, #0]
 8001bae:	f000 f82f 	bl	8001c10 <write_reg>
	write_reg(reg4);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f82c 	bl	8001c10 <write_reg>
	write_reg(reg3);
 8001bb8:	68b8      	ldr	r0, [r7, #8]
 8001bba:	f000 f829 	bl	8001c10 <write_reg>
	write_reg(reg2);
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f000 f826 	bl	8001c10 <write_reg>
	write_reg(reg1);
 8001bc4:	6938      	ldr	r0, [r7, #16]
 8001bc6:	f000 f823 	bl	8001c10 <write_reg>
	write_reg(reg0);
 8001bca:	6978      	ldr	r0, [r7, #20]
 8001bcc:	f000 f820 	bl	8001c10 <write_reg>
	program_PLL();
 8001bd0:	f000 f864 	bl	8001c9c <program_PLL>
}
 8001bd4:	bf00      	nop
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	80320000 	.word	0x80320000
 8001be0:	80033e81 	.word	0x80033e81
 8001be4:	0c004042 	.word	0x0c004042
 8001be8:	629802fc 	.word	0x629802fc
 8001bec:	00400005 	.word	0x00400005

08001bf0 <swap_words>:

// big endian to little endian for 32bits
uint32_t swap_words(uint32_t rozumne){
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
	uint32_t swapped = (rozumne >> 16) | (rozumne << 16);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	ea4f 4333 	mov.w	r3, r3, ror #16
 8001bfe:	60fb      	str	r3, [r7, #12]
	return swapped;
 8001c00:	68fb      	ldr	r3, [r7, #12]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <write_reg>:

// preforms write to register
void write_reg(uint32_t data){
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	// determine register address
	uint32_t reg_addr = data & 0b111;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	60fb      	str	r3, [r7, #12]

	switch (reg_addr){
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b05      	cmp	r3, #5
 8001c24:	d826      	bhi.n	8001c74 <write_reg+0x64>
 8001c26:	a201      	add	r2, pc, #4	; (adr r2, 8001c2c <write_reg+0x1c>)
 8001c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c2c:	08001c45 	.word	0x08001c45
 8001c30:	08001c4d 	.word	0x08001c4d
 8001c34:	08001c55 	.word	0x08001c55
 8001c38:	08001c5d 	.word	0x08001c5d
 8001c3c:	08001c65 	.word	0x08001c65
 8001c40:	08001c6d 	.word	0x08001c6d
			case 0:
				reg0 = data;
 8001c44:	4a0f      	ldr	r2, [pc, #60]	; (8001c84 <write_reg+0x74>)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6013      	str	r3, [r2, #0]
				break;
 8001c4a:	e014      	b.n	8001c76 <write_reg+0x66>
			case 1:
				reg1 = data;
 8001c4c:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <write_reg+0x78>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6013      	str	r3, [r2, #0]
				break;
 8001c52:	e010      	b.n	8001c76 <write_reg+0x66>
			case 2:
				reg2 = data;
 8001c54:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <write_reg+0x7c>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6013      	str	r3, [r2, #0]
				break;
 8001c5a:	e00c      	b.n	8001c76 <write_reg+0x66>
			case 3:
				reg3 = data;
 8001c5c:	4a0c      	ldr	r2, [pc, #48]	; (8001c90 <write_reg+0x80>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6013      	str	r3, [r2, #0]
				break;
 8001c62:	e008      	b.n	8001c76 <write_reg+0x66>
			case 4:
				reg4 = data;
 8001c64:	4a0b      	ldr	r2, [pc, #44]	; (8001c94 <write_reg+0x84>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6013      	str	r3, [r2, #0]
				break;
 8001c6a:	e004      	b.n	8001c76 <write_reg+0x66>
			case 5:
				reg5 = data;
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	; (8001c98 <write_reg+0x88>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
				break;
 8001c72:	e000      	b.n	8001c76 <write_reg+0x66>
			default:
				// invalid addressLED_GPIO_Port
				break;
 8001c74:	bf00      	nop
	}
}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	20000348 	.word	0x20000348
 8001c88:	2000034c 	.word	0x2000034c
 8001c8c:	20000350 	.word	0x20000350
 8001c90:	20000354 	.word	0x20000354
 8001c94:	20000358 	.word	0x20000358
 8001c98:	2000035c 	.word	0x2000035c

08001c9c <program_PLL>:

// sends all registers to PLL
void program_PLL(){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	write_to_PLL(reg5);
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <program_PLL+0x44>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f827 	bl	8001cf8 <write_to_PLL>
	write_to_PLL(reg4);
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <program_PLL+0x48>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 f822 	bl	8001cf8 <write_to_PLL>
	write_to_PLL(reg3);
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <program_PLL+0x4c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 f81d 	bl	8001cf8 <write_to_PLL>
	write_to_PLL(reg2);
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <program_PLL+0x50>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f818 	bl	8001cf8 <write_to_PLL>
	write_to_PLL(reg1);
 8001cc8:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <program_PLL+0x54>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f000 f813 	bl	8001cf8 <write_to_PLL>
	write_to_PLL(reg0);
 8001cd2:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <program_PLL+0x58>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 f80e 	bl	8001cf8 <write_to_PLL>
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	2000035c 	.word	0x2000035c
 8001ce4:	20000358 	.word	0x20000358
 8001ce8:	20000354 	.word	0x20000354
 8001cec:	20000350 	.word	0x20000350
 8001cf0:	2000034c 	.word	0x2000034c
 8001cf4:	20000348 	.word	0x20000348

08001cf8 <write_to_PLL>:

uint8_t write_to_PLL(uint32_t data){
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	// endianness swap
	uint32_t swapped_data = swap_words(data);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f7ff ff75 	bl	8001bf0 <swap_words>
 8001d06:	4603      	mov	r3, r0
 8001d08:	60bb      	str	r3, [r7, #8]
	uint16_t* pData = (uint16_t*)&swapped_data;
 8001d0a:	f107 0308 	add.w	r3, r7, #8
 8001d0e:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2110      	movs	r1, #16
 8001d14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d18:	f002 fbcc 	bl	80044b4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f000 fc49 	bl	80025b4 <HAL_Delay>
	//HAL_StatusTypeDef result =  HAL_SPI_Transmit(&hspi1, (uint8_t*)pData, 2, 1000);
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)pData, 2);
 8001d22:	2202      	movs	r2, #2
 8001d24:	68f9      	ldr	r1, [r7, #12]
 8001d26:	4808      	ldr	r0, [pc, #32]	; (8001d48 <write_to_PLL+0x50>)
 8001d28:	f004 f8e6 	bl	8005ef8 <HAL_SPI_Transmit_DMA>
	//printf("SPI Transmit result: %x\n", result);
	HAL_Delay(1);
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	f000 fc41 	bl	80025b4 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d32:	2201      	movs	r2, #1
 8001d34:	2110      	movs	r1, #16
 8001d36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3a:	f002 fbbb 	bl	80044b4 <HAL_GPIO_WritePin>

	return 0;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000360 	.word	0x20000360

08001d4c <LL_AHB2_GRP1_EnableClock>:
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d70:	68fb      	ldr	r3, [r7, #12]
}
 8001d72:	bf00      	nop
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b085      	sub	sp, #20
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001d86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001d96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001da2:	68fb      	ldr	r3, [r7, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001db4:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001db6:	4a1c      	ldr	r2, [pc, #112]	; (8001e28 <MX_SPI1_Init+0x78>)
 8001db8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dba:	4b1a      	ldr	r3, [pc, #104]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001dc2:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dc4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001dc8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001dca:	4b16      	ldr	r3, [pc, #88]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dcc:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001dd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dd2:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001dde:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001de0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001de8:	2238      	movs	r2, #56	; 0x38
 8001dea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dec:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001df8:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001e00:	2207      	movs	r2, #7
 8001e02:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e04:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e0a:	4b06      	ldr	r3, [pc, #24]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001e0c:	2208      	movs	r2, #8
 8001e0e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e10:	4804      	ldr	r0, [pc, #16]	; (8001e24 <MX_SPI1_Init+0x74>)
 8001e12:	f003 ffce 	bl	8005db2 <HAL_SPI_Init>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001e1c:	f7ff fc9e 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000360 	.word	0x20000360
 8001e28:	40013000 	.word	0x40013000

08001e2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 030c 	add.w	r3, r7, #12
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a24      	ldr	r2, [pc, #144]	; (8001edc <HAL_SPI_MspInit+0xb0>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d142      	bne.n	8001ed4 <HAL_SPI_MspInit+0xa8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e4e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001e52:	f7ff ff94 	bl	8001d7e <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	2001      	movs	r0, #1
 8001e58:	f7ff ff78 	bl	8001d4c <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e5c:	23a0      	movs	r3, #160	; 0xa0
 8001e5e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e6c:	2305      	movs	r3, #5
 8001e6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	4619      	mov	r1, r3
 8001e76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e7a:	f002 f9b3 	bl	80041e4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8001e7e:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001e80:	4a18      	ldr	r2, [pc, #96]	; (8001ee4 <HAL_SPI_MspInit+0xb8>)
 8001e82:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001e84:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001e86:	2207      	movs	r2, #7
 8001e88:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e8a:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001e8c:	2210      	movs	r2, #16
 8001e8e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e90:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e96:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e9c:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001e9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ea2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001ea6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eaa:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001eb8:	4809      	ldr	r0, [pc, #36]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001eba:	f001 fe8f 	bl	8003bdc <HAL_DMA_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_SPI_MspInit+0x9c>
    {
      Error_Handler();
 8001ec4:	f7ff fc4a 	bl	800175c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a05      	ldr	r2, [pc, #20]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001ecc:	655a      	str	r2, [r3, #84]	; 0x54
 8001ece:	4a04      	ldr	r2, [pc, #16]	; (8001ee0 <HAL_SPI_MspInit+0xb4>)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	3720      	adds	r7, #32
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40013000 	.word	0x40013000
 8001ee0:	200003c4 	.word	0x200003c4
 8001ee4:	40020008 	.word	0x40020008

08001ee8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001efa:	e7fe      	b.n	8001efa <NMI_Handler+0x4>

08001efc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <HardFault_Handler+0x4>

08001f02 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f06:	e7fe      	b.n	8001f06 <MemManage_Handler+0x4>

08001f08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <BusFault_Handler+0x4>

08001f0e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f12:	e7fe      	b.n	8001f12 <UsageFault_Handler+0x4>

08001f14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f42:	f000 fb0b 	bl	800255c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <DMA1_Channel1_IRQHandler+0x10>)
 8001f52:	f002 f808 	bl	8003f66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200003c4 	.word	0x200003c4

08001f60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <TIM2_IRQHandler+0x10>)
 8001f66:	f004 fb65 	bl	8006634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000428 	.word	0x20000428

08001f74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <USART1_IRQHandler+0x10>)
 8001f7a:	f005 f86b 	bl	8007054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000474 	.word	0x20000474

08001f88 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8001f8c:	4802      	ldr	r0, [pc, #8]	; (8001f98 <IPCC_C1_RX_IRQHandler+0x10>)
 8001f8e:	f002 fb43 	bl	8004618 <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000260 	.word	0x20000260

08001f9c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8001fa0:	4802      	ldr	r0, [pc, #8]	; (8001fac <IPCC_C1_TX_IRQHandler+0x10>)
 8001fa2:	f002 faeb 	bl	800457c <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000260 	.word	0x20000260

08001fb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return 1;
 8001fb4:	2301      	movs	r3, #1
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <_kill>:

int _kill(int pid, int sig)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fca:	f007 f85b 	bl	8009084 <__errno>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2216      	movs	r2, #22
 8001fd2:	601a      	str	r2, [r3, #0]
  return -1;
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_exit>:

void _exit (int status)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ffe7 	bl	8001fc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ff2:	e7fe      	b.n	8001ff2 <_exit+0x12>

08001ff4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	e00a      	b.n	800201c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002006:	f3af 8000 	nop.w
 800200a:	4601      	mov	r1, r0
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	60ba      	str	r2, [r7, #8]
 8002012:	b2ca      	uxtb	r2, r1
 8002014:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	3301      	adds	r3, #1
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	429a      	cmp	r2, r3
 8002022:	dbf0      	blt.n	8002006 <_read+0x12>
  }

  return len;
 8002024:	687b      	ldr	r3, [r7, #4]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <_close>:
  }
  return len;
}

int _close(int file)
{
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
 800204e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002056:	605a      	str	r2, [r3, #4]
  return 0;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <_isatty>:

int _isatty(int file)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800206e:	2301      	movs	r3, #1
}
 8002070:	4618      	mov	r0, r3
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020a0:	4a14      	ldr	r2, [pc, #80]	; (80020f4 <_sbrk+0x5c>)
 80020a2:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <_sbrk+0x60>)
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020ac:	4b13      	ldr	r3, [pc, #76]	; (80020fc <_sbrk+0x64>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d102      	bne.n	80020ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020b4:	4b11      	ldr	r3, [pc, #68]	; (80020fc <_sbrk+0x64>)
 80020b6:	4a12      	ldr	r2, [pc, #72]	; (8002100 <_sbrk+0x68>)
 80020b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ba:	4b10      	ldr	r3, [pc, #64]	; (80020fc <_sbrk+0x64>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d207      	bcs.n	80020d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020c8:	f006 ffdc 	bl	8009084 <__errno>
 80020cc:	4603      	mov	r3, r0
 80020ce:	220c      	movs	r2, #12
 80020d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020d2:	f04f 33ff 	mov.w	r3, #4294967295
 80020d6:	e009      	b.n	80020ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020d8:	4b08      	ldr	r3, [pc, #32]	; (80020fc <_sbrk+0x64>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020de:	4b07      	ldr	r3, [pc, #28]	; (80020fc <_sbrk+0x64>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	4a05      	ldr	r2, [pc, #20]	; (80020fc <_sbrk+0x64>)
 80020e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ea:	68fb      	ldr	r3, [r7, #12]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20010000 	.word	0x20010000
 80020f8:	00000400 	.word	0x00000400
 80020fc:	20000424 	.word	0x20000424
 8002100:	20000520 	.word	0x20000520

08002104 <LL_APB1_GRP1_EnableClock>:
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800210c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002110:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002112:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4313      	orrs	r3, r2
 800211a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800211c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002120:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4013      	ands	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002128:	68fb      	ldr	r3, [r7, #12]
}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
	...

08002138 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
 800214a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800214c:	1d3b      	adds	r3, r7, #4
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <MX_TIM2_Init+0x98>)
 8002158:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800215c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 800215e:	4b1c      	ldr	r3, [pc, #112]	; (80021d0 <MX_TIM2_Init+0x98>)
 8002160:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002164:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002166:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <MX_TIM2_Init+0x98>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800216c:	4b18      	ldr	r3, [pc, #96]	; (80021d0 <MX_TIM2_Init+0x98>)
 800216e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002172:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002174:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <MX_TIM2_Init+0x98>)
 8002176:	2200      	movs	r2, #0
 8002178:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800217a:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <MX_TIM2_Init+0x98>)
 800217c:	2280      	movs	r2, #128	; 0x80
 800217e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002180:	4813      	ldr	r0, [pc, #76]	; (80021d0 <MX_TIM2_Init+0x98>)
 8002182:	f004 f9b1 	bl	80064e8 <HAL_TIM_Base_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800218c:	f7ff fae6 	bl	800175c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002194:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002196:	f107 0310 	add.w	r3, r7, #16
 800219a:	4619      	mov	r1, r3
 800219c:	480c      	ldr	r0, [pc, #48]	; (80021d0 <MX_TIM2_Init+0x98>)
 800219e:	f004 fb68 	bl	8006872 <HAL_TIM_ConfigClockSource>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80021a8:	f7ff fad8 	bl	800175c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ac:	2300      	movs	r3, #0
 80021ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021b4:	1d3b      	adds	r3, r7, #4
 80021b6:	4619      	mov	r1, r3
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <MX_TIM2_Init+0x98>)
 80021ba:	f004 fd4b 	bl	8006c54 <HAL_TIMEx_MasterConfigSynchronization>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80021c4:	f7ff faca 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021c8:	bf00      	nop
 80021ca:	3720      	adds	r7, #32
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000428 	.word	0x20000428

080021d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e4:	d10a      	bne.n	80021fc <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021e6:	2001      	movs	r0, #1
 80021e8:	f7ff ff8c 	bl	8002104 <LL_APB1_GRP1_EnableClock>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2100      	movs	r1, #0
 80021f0:	201c      	movs	r0, #28
 80021f2:	f001 fcbe 	bl	8003b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021f6:	201c      	movs	r0, #28
 80021f8:	f001 fcd5 	bl	8003ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <LL_AHB2_GRP1_EnableClock>:
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800220c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002210:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002212:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4313      	orrs	r3, r2
 800221a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002220:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4013      	ands	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002228:	68fb      	ldr	r3, [r7, #12]
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_APB2_GRP1_EnableClock>:
{
 8002236:	b480      	push	{r7}
 8002238:	b085      	sub	sp, #20
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800223e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002242:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002244:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4313      	orrs	r3, r2
 800224c:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800224e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002252:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4013      	ands	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800225a:	68fb      	ldr	r3, [r7, #12]
}
 800225c:	bf00      	nop
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800226c:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 800226e:	4a23      	ldr	r2, [pc, #140]	; (80022fc <MX_USART1_UART_Init+0x94>)
 8002270:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002272:	4b21      	ldr	r3, [pc, #132]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 8002274:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002278:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800227a:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002286:	4b1c      	ldr	r3, [pc, #112]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800228c:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 800228e:	220c      	movs	r2, #12
 8002290:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002292:	4b19      	ldr	r3, [pc, #100]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 8002294:	2200      	movs	r2, #0
 8002296:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002298:	4b17      	ldr	r3, [pc, #92]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 800229a:	2200      	movs	r2, #0
 800229c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022a4:	4b14      	ldr	r3, [pc, #80]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022aa:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022b0:	4811      	ldr	r0, [pc, #68]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022b2:	f004 fd5d 	bl	8006d70 <HAL_UART_Init>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80022bc:	f7ff fa4e 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022c0:	2100      	movs	r1, #0
 80022c2:	480d      	ldr	r0, [pc, #52]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022c4:	f006 fdbb 	bl	8008e3e <HAL_UARTEx_SetTxFifoThreshold>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80022ce:	f7ff fa45 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022d2:	2100      	movs	r1, #0
 80022d4:	4808      	ldr	r0, [pc, #32]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022d6:	f006 fdf0 	bl	8008eba <HAL_UARTEx_SetRxFifoThreshold>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80022e0:	f7ff fa3c 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80022e4:	4804      	ldr	r0, [pc, #16]	; (80022f8 <MX_USART1_UART_Init+0x90>)
 80022e6:	f006 fd71 	bl	8008dcc <HAL_UARTEx_DisableFifoMode>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80022f0:	f7ff fa34 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20000474 	.word	0x20000474
 80022fc:	40013800 	.word	0x40013800

08002300 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b090      	sub	sp, #64	; 0x40
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002318:	f107 0308 	add.w	r3, r7, #8
 800231c:	2224      	movs	r2, #36	; 0x24
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f006 feef 	bl	8009104 <memset>
  if(uartHandle->Instance==USART1)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a1a      	ldr	r2, [pc, #104]	; (8002394 <HAL_UART_MspInit+0x94>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d12c      	bne.n	800238a <HAL_UART_MspInit+0x8a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002330:	2301      	movs	r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002338:	f107 0308 	add.w	r3, r7, #8
 800233c:	4618      	mov	r0, r3
 800233e:	f003 fc5d 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002348:	f7ff fa08 	bl	800175c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800234c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002350:	f7ff ff71 	bl	8002236 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002354:	2002      	movs	r0, #2
 8002356:	f7ff ff55 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800235a:	23c0      	movs	r3, #192	; 0xc0
 800235c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002366:	2300      	movs	r3, #0
 8002368:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800236a:	2307      	movs	r3, #7
 800236c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002372:	4619      	mov	r1, r3
 8002374:	4808      	ldr	r0, [pc, #32]	; (8002398 <HAL_UART_MspInit+0x98>)
 8002376:	f001 ff35 	bl	80041e4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800237a:	2200      	movs	r2, #0
 800237c:	2100      	movs	r1, #0
 800237e:	2024      	movs	r0, #36	; 0x24
 8002380:	f001 fbf7 	bl	8003b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002384:	2024      	movs	r0, #36	; 0x24
 8002386:	f001 fc0e 	bl	8003ba6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800238a:	bf00      	nop
 800238c:	3740      	adds	r7, #64	; 0x40
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40013800 	.word	0x40013800
 8002398:	48000400 	.word	0x48000400

0800239c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800239c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800239e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a0:	3304      	adds	r3, #4

080023a2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80023a6:	d3f9      	bcc.n	800239c <CopyDataInit>
  bx lr
 80023a8:	4770      	bx	lr

080023aa <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80023aa:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80023ac:	3004      	adds	r0, #4

080023ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80023ae:	4288      	cmp	r0, r1
  bcc FillZerobss
 80023b0:	d3fb      	bcc.n	80023aa <FillZerobss>
  bx lr
 80023b2:	4770      	bx	lr

080023b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
   ldr   r0, =_estack
 80023b4:	480c      	ldr	r0, [pc, #48]	; (80023e8 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80023b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80023b8:	f000 f828 	bl	800240c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80023bc:	480b      	ldr	r0, [pc, #44]	; (80023ec <LoopForever+0x8>)
 80023be:	490c      	ldr	r1, [pc, #48]	; (80023f0 <LoopForever+0xc>)
 80023c0:	4a0c      	ldr	r2, [pc, #48]	; (80023f4 <LoopForever+0x10>)
 80023c2:	2300      	movs	r3, #0
 80023c4:	f7ff ffed 	bl	80023a2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80023c8:	480b      	ldr	r0, [pc, #44]	; (80023f8 <LoopForever+0x14>)
 80023ca:	490c      	ldr	r1, [pc, #48]	; (80023fc <LoopForever+0x18>)
 80023cc:	2300      	movs	r3, #0
 80023ce:	f7ff ffee 	bl	80023ae <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80023d2:	480b      	ldr	r0, [pc, #44]	; (8002400 <LoopForever+0x1c>)
 80023d4:	490b      	ldr	r1, [pc, #44]	; (8002404 <LoopForever+0x20>)
 80023d6:	2300      	movs	r3, #0
 80023d8:	f7ff ffe9 	bl	80023ae <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80023dc:	f006 fe58 	bl	8009090 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80023e0:	f7ff f8ce 	bl	8001580 <main>

080023e4 <LoopForever>:

LoopForever:
  b LoopForever
 80023e4:	e7fe      	b.n	80023e4 <LoopForever>
 80023e6:	0000      	.short	0x0000
   ldr   r0, =_estack
 80023e8:	20010000 	.word	0x20010000
  INIT_DATA _sdata, _edata, _sidata
 80023ec:	20000004 	.word	0x20000004
 80023f0:	200001e0 	.word	0x200001e0
 80023f4:	0800cb84 	.word	0x0800cb84
  INIT_BSS _sbss, _ebss
 80023f8:	200001e0 	.word	0x200001e0
 80023fc:	2000051c 	.word	0x2000051c
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8002400:	20030000 	.word	0x20030000
 8002404:	20030000 	.word	0x20030000

08002408 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002408:	e7fe      	b.n	8002408 <ADC1_IRQHandler>
	...

0800240c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002410:	4b22      	ldr	r3, [pc, #136]	; (800249c <SystemInit+0x90>)
 8002412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002416:	4a21      	ldr	r2, [pc, #132]	; (800249c <SystemInit+0x90>)
 8002418:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800241c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002420:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002430:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002434:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002438:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800243a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002444:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <SystemInit+0x94>)
 8002446:	4013      	ands	r3, r2
 8002448:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800244a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800244e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002452:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002456:	f023 0305 	bic.w	r3, r3, #5
 800245a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800245e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002462:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002466:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800246a:	f023 0301 	bic.w	r3, r3, #1
 800246e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002472:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002476:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <SystemInit+0x98>)
 8002478:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800247a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002484:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002488:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800248a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800248e:	2200      	movs	r2, #0
 8002490:	619a      	str	r2, [r3, #24]
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000ed00 	.word	0xe000ed00
 80024a0:	faf6fefb 	.word	0xfaf6fefb
 80024a4:	22041000 	.word	0x22041000

080024a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b2:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <HAL_Init+0x3c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a0b      	ldr	r2, [pc, #44]	; (80024e4 <HAL_Init+0x3c>)
 80024b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024be:	2003      	movs	r0, #3
 80024c0:	f001 fb4c 	bl	8003b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024c4:	2000      	movs	r0, #0
 80024c6:	f000 f80f 	bl	80024e8 <HAL_InitTick>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d002      	beq.n	80024d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	71fb      	strb	r3, [r7, #7]
 80024d4:	e001      	b.n	80024da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024d6:	f7ff fd07 	bl	8001ee8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024da:	79fb      	ldrb	r3, [r7, #7]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	58004000 	.word	0x58004000

080024e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80024f4:	4b17      	ldr	r3, [pc, #92]	; (8002554 <HAL_InitTick+0x6c>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d024      	beq.n	8002546 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024fc:	f003 f9bc 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 8002500:	4602      	mov	r2, r0
 8002502:	4b14      	ldr	r3, [pc, #80]	; (8002554 <HAL_InitTick+0x6c>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	4619      	mov	r1, r3
 8002508:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800250c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002510:	fbb2 f3f3 	udiv	r3, r2, r3
 8002514:	4618      	mov	r0, r3
 8002516:	f001 fb54 	bl	8003bc2 <HAL_SYSTICK_Config>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d10f      	bne.n	8002540 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b0f      	cmp	r3, #15
 8002524:	d809      	bhi.n	800253a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002526:	2200      	movs	r2, #0
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	f04f 30ff 	mov.w	r0, #4294967295
 800252e:	f001 fb20 	bl	8003b72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002532:	4a09      	ldr	r2, [pc, #36]	; (8002558 <HAL_InitTick+0x70>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6013      	str	r3, [r2, #0]
 8002538:	e007      	b.n	800254a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	73fb      	strb	r3, [r7, #15]
 800253e:	e004      	b.n	800254a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	e001      	b.n	800254a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	2000000c 	.word	0x2000000c
 8002558:	20000008 	.word	0x20000008

0800255c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <HAL_IncTick+0x20>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	4b06      	ldr	r3, [pc, #24]	; (8002580 <HAL_IncTick+0x24>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4413      	add	r3, r2
 800256c:	4a04      	ldr	r2, [pc, #16]	; (8002580 <HAL_IncTick+0x24>)
 800256e:	6013      	str	r3, [r2, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	2000000c 	.word	0x2000000c
 8002580:	20000508 	.word	0x20000508

08002584 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return uwTick;
 8002588:	4b03      	ldr	r3, [pc, #12]	; (8002598 <HAL_GetTick+0x14>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000508 	.word	0x20000508

0800259c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80025a0:	4b03      	ldr	r3, [pc, #12]	; (80025b0 <HAL_GetTickPrio+0x14>)
 80025a2:	681b      	ldr	r3, [r3, #0]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	20000008 	.word	0x20000008

080025b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025bc:	f7ff ffe2 	bl	8002584 <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025cc:	d005      	beq.n	80025da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ce:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <HAL_Delay+0x44>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025da:	bf00      	nop
 80025dc:	f7ff ffd2 	bl	8002584 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d8f7      	bhi.n	80025dc <HAL_Delay+0x28>
  {
  }
}
 80025ec:	bf00      	nop
 80025ee:	bf00      	nop
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	2000000c 	.word	0x2000000c

080025fc <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	609a      	str	r2, [r3, #8]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002664:	b480      	push	{r7}
 8002666:	b087      	sub	sp, #28
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
 8002670:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	3360      	adds	r3, #96	; 0x60
 8002676:	461a      	mov	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <LL_ADC_SetOffset+0x44>)
 8002686:	4013      	ands	r3, r2
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	4313      	orrs	r3, r2
 8002694:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800269c:	bf00      	nop
 800269e:	371c      	adds	r7, #28
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	03fff000 	.word	0x03fff000

080026ac <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	3360      	adds	r3, #96	; 0x60
 80026ba:	461a      	mov	r2, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026d8:	b480      	push	{r7}
 80026da:	b087      	sub	sp, #28
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	3360      	adds	r3, #96	; 0x60
 80026e8:	461a      	mov	r2, r3
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	431a      	orrs	r2, r3
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002702:	bf00      	nop
 8002704:	371c      	adds	r7, #28
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002726:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	3330      	adds	r3, #48	; 0x30
 8002744:	461a      	mov	r2, r3
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	0a1b      	lsrs	r3, r3, #8
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	f003 030c 	and.w	r3, r3, #12
 8002750:	4413      	add	r3, r2
 8002752:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	f003 031f 	and.w	r3, r3, #31
 800275e:	211f      	movs	r1, #31
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	401a      	ands	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	0e9b      	lsrs	r3, r3, #26
 800276c:	f003 011f 	and.w	r1, r3, #31
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	f003 031f 	and.w	r3, r3, #31
 8002776:	fa01 f303 	lsl.w	r3, r1, r3
 800277a:	431a      	orrs	r2, r3
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002780:	bf00      	nop
 8002782:	371c      	adds	r7, #28
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3314      	adds	r3, #20
 800279c:	461a      	mov	r2, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	0e5b      	lsrs	r3, r3, #25
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	4413      	add	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	0d1b      	lsrs	r3, r3, #20
 80027b4:	f003 031f 	and.w	r3, r3, #31
 80027b8:	2107      	movs	r1, #7
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	401a      	ands	r2, r3
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	0d1b      	lsrs	r3, r3, #20
 80027c6:	f003 031f 	and.w	r3, r3, #31
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	fa01 f303 	lsl.w	r3, r1, r3
 80027d0:	431a      	orrs	r2, r3
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80027d6:	bf00      	nop
 80027d8:	371c      	adds	r7, #28
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027fc:	43db      	mvns	r3, r3
 80027fe:	401a      	ands	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f003 0318 	and.w	r3, r3, #24
 8002806:	4908      	ldr	r1, [pc, #32]	; (8002828 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002808:	40d9      	lsrs	r1, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	400b      	ands	r3, r1
 800280e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002812:	431a      	orrs	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	0007ffff 	.word	0x0007ffff

0800282c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800283c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6093      	str	r3, [r2, #8]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002860:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002864:	d101      	bne.n	800286a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002888:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800288c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028b4:	d101      	bne.n	80028ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028b6:	2301      	movs	r3, #1
 80028b8:	e000      	b.n	80028bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028dc:	f043 0201 	orr.w	r2, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002900:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002904:	f043 0202 	orr.w	r2, r3, #2
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <LL_ADC_IsEnabled+0x18>
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <LL_ADC_IsEnabled+0x1a>
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr

0800293e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b02      	cmp	r3, #2
 8002950:	d101      	bne.n	8002956 <LL_ADC_IsDisableOngoing+0x18>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <LL_ADC_IsDisableOngoing+0x1a>
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002974:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002978:	f043 0204 	orr.w	r2, r3, #4
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800299c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029a0:	f043 0210 	orr.w	r2, r3, #16
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d101      	bne.n	80029cc <LL_ADC_REG_IsConversionOngoing+0x18>
 80029c8:	2301      	movs	r3, #1
 80029ca:	e000      	b.n	80029ce <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029ee:	f043 0220 	orr.w	r2, r3, #32
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d101      	bne.n	8002a1a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e12e      	b.n	8002ca4 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d109      	bne.n	8002a68 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7fe f969 	bl	8000d2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff feef 	bl	8002850 <LL_ADC_IsDeepPowerDownEnabled>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d004      	beq.n	8002a82 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff fed5 	bl	800282c <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff ff0a 	bl	80028a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d115      	bne.n	8002abe <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff feee 	bl	8002878 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a9c:	4b83      	ldr	r3, [pc, #524]	; (8002cac <HAL_ADC_Init+0x284>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	099b      	lsrs	r3, r3, #6
 8002aa2:	4a83      	ldr	r2, [pc, #524]	; (8002cb0 <HAL_ADC_Init+0x288>)
 8002aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa8:	099b      	lsrs	r3, r3, #6
 8002aaa:	3301      	adds	r3, #1
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ab0:	e002      	b.n	8002ab8 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f9      	bne.n	8002ab2 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff feec 	bl	80028a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10d      	bne.n	8002aea <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad2:	f043 0210 	orr.w	r2, r3, #16
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ade:	f043 0201 	orr.w	r2, r3, #1
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ff60 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002af4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f040 80c7 	bne.w	8002c92 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f040 80c3 	bne.w	8002c92 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b10:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b14:	f043 0202 	orr.w	r2, r3, #2
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fef9 	bl	8002918 <LL_ADC_IsEnabled>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10b      	bne.n	8002b44 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b2c:	4861      	ldr	r0, [pc, #388]	; (8002cb4 <HAL_ADC_Init+0x28c>)
 8002b2e:	f7ff fef3 	bl	8002918 <LL_ADC_IsEnabled>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d105      	bne.n	8002b44 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	485e      	ldr	r0, [pc, #376]	; (8002cb8 <HAL_ADC_Init+0x290>)
 8002b40:	f7ff fd5c 	bl	80025fc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	7e5b      	ldrb	r3, [r3, #25]
 8002b48:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b4e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002b54:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002b5a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b62:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002b64:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d106      	bne.n	8002b84 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	045b      	lsls	r3, r3, #17
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d009      	beq.n	8002ba0 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b90:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b98:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	4b45      	ldr	r3, [pc, #276]	; (8002cbc <HAL_ADC_Init+0x294>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	69b9      	ldr	r1, [r7, #24]
 8002bb0:	430b      	orrs	r3, r1
 8002bb2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff fefb 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002bbe:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ff1c 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 8002bca:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d13d      	bne.n	8002c4e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d13a      	bne.n	8002c4e <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bdc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002be4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bf4:	f023 0302 	bic.w	r3, r3, #2
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6812      	ldr	r2, [r2, #0]
 8002bfc:	69b9      	ldr	r1, [r7, #24]
 8002bfe:	430b      	orrs	r3, r1
 8002c00:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d118      	bne.n	8002c3e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c16:	f023 0304 	bic.w	r3, r3, #4
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c22:	4311      	orrs	r1, r2
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002c28:	4311      	orrs	r1, r2
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	431a      	orrs	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0201 	orr.w	r2, r2, #1
 8002c3a:	611a      	str	r2, [r3, #16]
 8002c3c:	e007      	b.n	8002c4e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0201 	bic.w	r2, r2, #1
 8002c4c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d10c      	bne.n	8002c70 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	f023 010f 	bic.w	r1, r3, #15
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	69db      	ldr	r3, [r3, #28]
 8002c64:	1e5a      	subs	r2, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c6e:	e007      	b.n	8002c80 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 020f 	bic.w	r2, r2, #15
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c84:	f023 0303 	bic.w	r3, r3, #3
 8002c88:	f043 0201 	orr.w	r2, r3, #1
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	655a      	str	r2, [r3, #84]	; 0x54
 8002c90:	e007      	b.n	8002ca2 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c96:	f043 0210 	orr.w	r2, r3, #16
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ca2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3720      	adds	r7, #32
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	20000004 	.word	0x20000004
 8002cb0:	053e2d63 	.word	0x053e2d63
 8002cb4:	50040000 	.word	0x50040000
 8002cb8:	50040300 	.word	0x50040300
 8002cbc:	fff0c007 	.word	0xfff0c007

08002cc0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff fe71 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d140      	bne.n	8002d5a <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADC_Start+0x26>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e03c      	b.n	8002d60 <HAL_ADC_Start+0xa0>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 fd8a 	bl	8003808 <ADC_Enable>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d128      	bne.n	8002d50 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d02:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	655a      	str	r2, [r3, #84]	; 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d1e:	d106      	bne.n	8002d2e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d24:	f023 0206 	bic.w	r2, r3, #6
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	659a      	str	r2, [r3, #88]	; 0x58
 8002d2c:	e002      	b.n	8002d34 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	221c      	movs	r2, #28
 8002d3a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fe0b 	bl	8002964 <LL_ADC_REG_StartConversion>
 8002d4e:	e006      	b.n	8002d5e <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002d58:	e001      	b.n	8002d5e <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d101      	bne.n	8002d7e <HAL_ADC_Stop+0x16>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	e023      	b.n	8002dc6 <HAL_ADC_Stop+0x5e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002d86:	2103      	movs	r1, #3
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 fc81 	bl	8003690 <ADC_ConversionStop>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d111      	bne.n	8002dbc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f000 fdaf 	bl	80038fc <ADC_Disable>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d109      	bne.n	8002dbc <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002db0:	f023 0301 	bic.w	r3, r3, #1
 8002db4:	f043 0201 	orr.w	r2, r3, #1
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d102      	bne.n	8002de6 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002de0:	2308      	movs	r3, #8
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	e010      	b.n	8002e08 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d007      	beq.n	8002e04 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df8:	f043 0220 	orr.w	r2, r3, #32
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	655a      	str	r2, [r3, #84]	; 0x54

      return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e06d      	b.n	8002ee0 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002e04:	2304      	movs	r3, #4
 8002e06:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002e08:	f7ff fbbc 	bl	8002584 <HAL_GetTick>
 8002e0c:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e0e:	e021      	b.n	8002e54 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e16:	d01d      	beq.n	8002e54 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002e18:	f7ff fbb4 	bl	8002584 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d302      	bcc.n	8002e2e <HAL_ADC_PollForConversion+0x60>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d112      	bne.n	8002e54 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4013      	ands	r3, r2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10b      	bne.n	8002e54 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e40:	f043 0204 	orr.w	r2, r3, #4
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e045      	b.n	8002ee0 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0d6      	beq.n	8002e10 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e66:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff fc4b 	bl	800270e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d01c      	beq.n	8002eb8 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7e5b      	ldrb	r3, [r3, #25]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d118      	bne.n	8002eb8 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d111      	bne.n	8002eb8 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d105      	bne.n	8002eb8 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d104      	bne.n	8002ec8 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2208      	movs	r2, #8
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	e00a      	b.n	8002ede <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	220c      	movs	r2, #12
 8002edc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
	...

08002f04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b0b6      	sub	sp, #216	; 0xd8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x22>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e39f      	b.n	8003666 <HAL_ADC_ConfigChannel+0x762>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff fd3e 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f040 8384 	bne.w	8003648 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	6859      	ldr	r1, [r3, #4]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f7ff fbf1 	bl	8002734 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff fd2c 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 8002f5c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fd4c 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 8002f6a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f6e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 81a6 	bne.w	80032c4 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f040 81a1 	bne.w	80032c4 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6818      	ldr	r0, [r3, #0]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	6819      	ldr	r1, [r3, #0]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	f7ff fbfc 	bl	800278c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	695a      	ldr	r2, [r3, #20]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	08db      	lsrs	r3, r3, #3
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d00a      	beq.n	8002fcc <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6818      	ldr	r0, [r3, #0]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	6919      	ldr	r1, [r3, #16]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002fc6:	f7ff fb4d 	bl	8002664 <LL_ADC_SetOffset>
 8002fca:	e17b      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fb6a 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10a      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0xf4>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fb5f 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	0e9b      	lsrs	r3, r3, #26
 8002ff2:	f003 021f 	and.w	r2, r3, #31
 8002ff6:	e01e      	b.n	8003036 <HAL_ADC_ConfigChannel+0x132>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fb54 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8003004:	4603      	mov	r3, r0
 8003006:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800300e:	fa93 f3a3 	rbit	r3, r3
 8003012:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003016:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800301a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800301e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8003026:	2320      	movs	r3, #32
 8003028:	e004      	b.n	8003034 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 800302a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800302e:	fab3 f383 	clz	r3, r3
 8003032:	b2db      	uxtb	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800303e:	2b00      	cmp	r3, #0
 8003040:	d105      	bne.n	800304e <HAL_ADC_ConfigChannel+0x14a>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	0e9b      	lsrs	r3, r3, #26
 8003048:	f003 031f 	and.w	r3, r3, #31
 800304c:	e018      	b.n	8003080 <HAL_ADC_ConfigChannel+0x17c>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800305a:	fa93 f3a3 	rbit	r3, r3
 800305e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003066:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800306a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8003072:	2320      	movs	r3, #32
 8003074:	e004      	b.n	8003080 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8003076:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800307a:	fab3 f383 	clz	r3, r3
 800307e:	b2db      	uxtb	r3, r3
 8003080:	429a      	cmp	r2, r3
 8003082:	d106      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2200      	movs	r2, #0
 800308a:	2100      	movs	r1, #0
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fb23 	bl	80026d8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2101      	movs	r1, #1
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fb07 	bl	80026ac <LL_ADC_GetOffsetChannel>
 800309e:	4603      	mov	r3, r0
 80030a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10a      	bne.n	80030be <HAL_ADC_ConfigChannel+0x1ba>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2101      	movs	r1, #1
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fafc 	bl	80026ac <LL_ADC_GetOffsetChannel>
 80030b4:	4603      	mov	r3, r0
 80030b6:	0e9b      	lsrs	r3, r3, #26
 80030b8:	f003 021f 	and.w	r2, r3, #31
 80030bc:	e01e      	b.n	80030fc <HAL_ADC_ConfigChannel+0x1f8>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2101      	movs	r1, #1
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff faf1 	bl	80026ac <LL_ADC_GetOffsetChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80030d4:	fa93 f3a3 	rbit	r3, r3
 80030d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80030dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80030e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80030e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 80030ec:	2320      	movs	r3, #32
 80030ee:	e004      	b.n	80030fa <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 80030f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80030f4:	fab3 f383 	clz	r3, r3
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	461a      	mov	r2, r3
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003104:	2b00      	cmp	r3, #0
 8003106:	d105      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x210>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	0e9b      	lsrs	r3, r3, #26
 800310e:	f003 031f 	and.w	r3, r3, #31
 8003112:	e018      	b.n	8003146 <HAL_ADC_ConfigChannel+0x242>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003120:	fa93 f3a3 	rbit	r3, r3
 8003124:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003128:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800312c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003130:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003134:	2b00      	cmp	r3, #0
 8003136:	d101      	bne.n	800313c <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8003138:	2320      	movs	r3, #32
 800313a:	e004      	b.n	8003146 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 800313c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003140:	fab3 f383 	clz	r3, r3
 8003144:	b2db      	uxtb	r3, r3
 8003146:	429a      	cmp	r2, r3
 8003148:	d106      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2200      	movs	r2, #0
 8003150:	2101      	movs	r1, #1
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff fac0 	bl	80026d8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2102      	movs	r1, #2
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff faa4 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8003164:	4603      	mov	r3, r0
 8003166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10a      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x280>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2102      	movs	r1, #2
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff fa99 	bl	80026ac <LL_ADC_GetOffsetChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	0e9b      	lsrs	r3, r3, #26
 800317e:	f003 021f 	and.w	r2, r3, #31
 8003182:	e01e      	b.n	80031c2 <HAL_ADC_ConfigChannel+0x2be>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2102      	movs	r1, #2
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff fa8e 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8003190:	4603      	mov	r3, r0
 8003192:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003196:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800319a:	fa93 f3a3 	rbit	r3, r3
 800319e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80031a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80031aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 80031b2:	2320      	movs	r3, #32
 80031b4:	e004      	b.n	80031c0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80031b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	461a      	mov	r2, r3
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d105      	bne.n	80031da <HAL_ADC_ConfigChannel+0x2d6>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	0e9b      	lsrs	r3, r3, #26
 80031d4:	f003 031f 	and.w	r3, r3, #31
 80031d8:	e016      	b.n	8003208 <HAL_ADC_ConfigChannel+0x304>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031e6:	fa93 f3a3 	rbit	r3, r3
 80031ea:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80031ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80031f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80031fa:	2320      	movs	r3, #32
 80031fc:	e004      	b.n	8003208 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80031fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003202:	fab3 f383 	clz	r3, r3
 8003206:	b2db      	uxtb	r3, r3
 8003208:	429a      	cmp	r2, r3
 800320a:	d106      	bne.n	800321a <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2200      	movs	r2, #0
 8003212:	2102      	movs	r1, #2
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff fa5f 	bl	80026d8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2103      	movs	r1, #3
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fa43 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8003226:	4603      	mov	r3, r0
 8003228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800322c:	2b00      	cmp	r3, #0
 800322e:	d10a      	bne.n	8003246 <HAL_ADC_ConfigChannel+0x342>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2103      	movs	r1, #3
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fa38 	bl	80026ac <LL_ADC_GetOffsetChannel>
 800323c:	4603      	mov	r3, r0
 800323e:	0e9b      	lsrs	r3, r3, #26
 8003240:	f003 021f 	and.w	r2, r3, #31
 8003244:	e017      	b.n	8003276 <HAL_ADC_ConfigChannel+0x372>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2103      	movs	r1, #3
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff fa2d 	bl	80026ac <LL_ADC_GetOffsetChannel>
 8003252:	4603      	mov	r3, r0
 8003254:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003256:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003258:	fa93 f3a3 	rbit	r3, r3
 800325c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800325e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003260:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003262:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8003268:	2320      	movs	r3, #32
 800326a:	e003      	b.n	8003274 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 800326c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800326e:	fab3 f383 	clz	r3, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461a      	mov	r2, r3
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800327e:	2b00      	cmp	r3, #0
 8003280:	d105      	bne.n	800328e <HAL_ADC_ConfigChannel+0x38a>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	0e9b      	lsrs	r3, r3, #26
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	e011      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x3ae>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003294:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003296:	fa93 f3a3 	rbit	r3, r3
 800329a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800329c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800329e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80032a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 80032a6:	2320      	movs	r3, #32
 80032a8:	e003      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 80032aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032ac:	fab3 f383 	clz	r3, r3
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d106      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2200      	movs	r2, #0
 80032bc:	2103      	movs	r1, #3
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fa0a 	bl	80026d8 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fb25 	bl	8002918 <LL_ADC_IsEnabled>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f040 81c2 	bne.w	800365a <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6818      	ldr	r0, [r3, #0]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	6819      	ldr	r1, [r3, #0]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	461a      	mov	r2, r3
 80032e4:	f7ff fa7e 	bl	80027e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	4a8e      	ldr	r2, [pc, #568]	; (8003528 <HAL_ADC_ConfigChannel+0x624>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	f040 8130 	bne.w	8003554 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10b      	bne.n	800331c <HAL_ADC_ConfigChannel+0x418>
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	0e9b      	lsrs	r3, r3, #26
 800330a:	3301      	adds	r3, #1
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	2b09      	cmp	r3, #9
 8003312:	bf94      	ite	ls
 8003314:	2301      	movls	r3, #1
 8003316:	2300      	movhi	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	e019      	b.n	8003350 <HAL_ADC_ConfigChannel+0x44c>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003322:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003324:	fa93 f3a3 	rbit	r3, r3
 8003328:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800332a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800332c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800332e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8003334:	2320      	movs	r3, #32
 8003336:	e003      	b.n	8003340 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8003338:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800333a:	fab3 f383 	clz	r3, r3
 800333e:	b2db      	uxtb	r3, r3
 8003340:	3301      	adds	r3, #1
 8003342:	f003 031f 	and.w	r3, r3, #31
 8003346:	2b09      	cmp	r3, #9
 8003348:	bf94      	ite	ls
 800334a:	2301      	movls	r3, #1
 800334c:	2300      	movhi	r3, #0
 800334e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003350:	2b00      	cmp	r3, #0
 8003352:	d079      	beq.n	8003448 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800335c:	2b00      	cmp	r3, #0
 800335e:	d107      	bne.n	8003370 <HAL_ADC_ConfigChannel+0x46c>
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	0e9b      	lsrs	r3, r3, #26
 8003366:	3301      	adds	r3, #1
 8003368:	069b      	lsls	r3, r3, #26
 800336a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800336e:	e015      	b.n	800339c <HAL_ADC_ConfigChannel+0x498>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003376:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003378:	fa93 f3a3 	rbit	r3, r3
 800337c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800337e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003380:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003388:	2320      	movs	r3, #32
 800338a:	e003      	b.n	8003394 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800338c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800338e:	fab3 f383 	clz	r3, r3
 8003392:	b2db      	uxtb	r3, r3
 8003394:	3301      	adds	r3, #1
 8003396:	069b      	lsls	r3, r3, #26
 8003398:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d109      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x4b8>
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	0e9b      	lsrs	r3, r3, #26
 80033ae:	3301      	adds	r3, #1
 80033b0:	f003 031f 	and.w	r3, r3, #31
 80033b4:	2101      	movs	r1, #1
 80033b6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ba:	e017      	b.n	80033ec <HAL_ADC_ConfigChannel+0x4e8>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80033ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033cc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80033ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 80033d4:	2320      	movs	r3, #32
 80033d6:	e003      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 80033d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033da:	fab3 f383 	clz	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	3301      	adds	r3, #1
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	2101      	movs	r1, #1
 80033e8:	fa01 f303 	lsl.w	r3, r1, r3
 80033ec:	ea42 0103 	orr.w	r1, r2, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10a      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x50e>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	0e9b      	lsrs	r3, r3, #26
 8003402:	3301      	adds	r3, #1
 8003404:	f003 021f 	and.w	r2, r3, #31
 8003408:	4613      	mov	r3, r2
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4413      	add	r3, r2
 800340e:	051b      	lsls	r3, r3, #20
 8003410:	e018      	b.n	8003444 <HAL_ADC_ConfigChannel+0x540>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003422:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800342a:	2320      	movs	r3, #32
 800342c:	e003      	b.n	8003436 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800342e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003430:	fab3 f383 	clz	r3, r3
 8003434:	b2db      	uxtb	r3, r3
 8003436:	3301      	adds	r3, #1
 8003438:	f003 021f 	and.w	r2, r3, #31
 800343c:	4613      	mov	r3, r2
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	4413      	add	r3, r2
 8003442:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003444:	430b      	orrs	r3, r1
 8003446:	e080      	b.n	800354a <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003450:	2b00      	cmp	r3, #0
 8003452:	d107      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x560>
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	0e9b      	lsrs	r3, r3, #26
 800345a:	3301      	adds	r3, #1
 800345c:	069b      	lsls	r3, r3, #26
 800345e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003462:	e015      	b.n	8003490 <HAL_ADC_ConfigChannel+0x58c>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346c:	fa93 f3a3 	rbit	r3, r3
 8003470:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003474:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 800347c:	2320      	movs	r3, #32
 800347e:	e003      	b.n	8003488 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003482:	fab3 f383 	clz	r3, r3
 8003486:	b2db      	uxtb	r3, r3
 8003488:	3301      	adds	r3, #1
 800348a:	069b      	lsls	r3, r3, #26
 800348c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003498:	2b00      	cmp	r3, #0
 800349a:	d109      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x5ac>
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	0e9b      	lsrs	r3, r3, #26
 80034a2:	3301      	adds	r3, #1
 80034a4:	f003 031f 	and.w	r3, r3, #31
 80034a8:	2101      	movs	r1, #1
 80034aa:	fa01 f303 	lsl.w	r3, r1, r3
 80034ae:	e017      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x5dc>
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	6a3b      	ldr	r3, [r7, #32]
 80034b8:	fa93 f3a3 	rbit	r3, r3
 80034bc:	61fb      	str	r3, [r7, #28]
  return result;
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80034c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 80034c8:	2320      	movs	r3, #32
 80034ca:	e003      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	fab3 f383 	clz	r3, r3
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	3301      	adds	r3, #1
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	2101      	movs	r1, #1
 80034dc:	fa01 f303 	lsl.w	r3, r1, r3
 80034e0:	ea42 0103 	orr.w	r1, r2, r3
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10d      	bne.n	800350c <HAL_ADC_ConfigChannel+0x608>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	0e9b      	lsrs	r3, r3, #26
 80034f6:	3301      	adds	r3, #1
 80034f8:	f003 021f 	and.w	r2, r3, #31
 80034fc:	4613      	mov	r3, r2
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	4413      	add	r3, r2
 8003502:	3b1e      	subs	r3, #30
 8003504:	051b      	lsls	r3, r3, #20
 8003506:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800350a:	e01d      	b.n	8003548 <HAL_ADC_ConfigChannel+0x644>
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	fa93 f3a3 	rbit	r3, r3
 8003518:	613b      	str	r3, [r7, #16]
  return result;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d103      	bne.n	800352c <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8003524:	2320      	movs	r3, #32
 8003526:	e005      	b.n	8003534 <HAL_ADC_ConfigChannel+0x630>
 8003528:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	fab3 f383 	clz	r3, r3
 8003532:	b2db      	uxtb	r3, r3
 8003534:	3301      	adds	r3, #1
 8003536:	f003 021f 	and.w	r2, r3, #31
 800353a:	4613      	mov	r3, r2
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4413      	add	r3, r2
 8003540:	3b1e      	subs	r3, #30
 8003542:	051b      	lsls	r3, r3, #20
 8003544:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003548:	430b      	orrs	r3, r1
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	6892      	ldr	r2, [r2, #8]
 800354e:	4619      	mov	r1, r3
 8003550:	f7ff f91c 	bl	800278c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	4b45      	ldr	r3, [pc, #276]	; (8003670 <HAL_ADC_ConfigChannel+0x76c>)
 800355a:	4013      	ands	r3, r2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d07c      	beq.n	800365a <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003560:	4844      	ldr	r0, [pc, #272]	; (8003674 <HAL_ADC_ConfigChannel+0x770>)
 8003562:	f7ff f871 	bl	8002648 <LL_ADC_GetCommonPathInternalCh>
 8003566:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800356a:	4843      	ldr	r0, [pc, #268]	; (8003678 <HAL_ADC_ConfigChannel+0x774>)
 800356c:	f7ff f9d4 	bl	8002918 <LL_ADC_IsEnabled>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d15e      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a40      	ldr	r2, [pc, #256]	; (800367c <HAL_ADC_ConfigChannel+0x778>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d127      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x6cc>
 8003580:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003584:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d121      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a39      	ldr	r2, [pc, #228]	; (8003678 <HAL_ADC_ConfigChannel+0x774>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d161      	bne.n	800365a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003596:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800359a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800359e:	4619      	mov	r1, r3
 80035a0:	4834      	ldr	r0, [pc, #208]	; (8003674 <HAL_ADC_ConfigChannel+0x770>)
 80035a2:	f7ff f83e 	bl	8002622 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035a6:	4b36      	ldr	r3, [pc, #216]	; (8003680 <HAL_ADC_ConfigChannel+0x77c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	099b      	lsrs	r3, r3, #6
 80035ac:	4a35      	ldr	r2, [pc, #212]	; (8003684 <HAL_ADC_ConfigChannel+0x780>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	099b      	lsrs	r3, r3, #6
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	4613      	mov	r3, r2
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	4413      	add	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80035c0:	e002      	b.n	80035c8 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f9      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035ce:	e044      	b.n	800365a <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a2c      	ldr	r2, [pc, #176]	; (8003688 <HAL_ADC_ConfigChannel+0x784>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d113      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x6fe>
 80035da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10d      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a23      	ldr	r2, [pc, #140]	; (8003678 <HAL_ADC_ConfigChannel+0x774>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d134      	bne.n	800365a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80035f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035f8:	4619      	mov	r1, r3
 80035fa:	481e      	ldr	r0, [pc, #120]	; (8003674 <HAL_ADC_ConfigChannel+0x770>)
 80035fc:	f7ff f811 	bl	8002622 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003600:	e02b      	b.n	800365a <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a21      	ldr	r2, [pc, #132]	; (800368c <HAL_ADC_ConfigChannel+0x788>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d126      	bne.n	800365a <HAL_ADC_ConfigChannel+0x756>
 800360c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003610:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d120      	bne.n	800365a <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a16      	ldr	r2, [pc, #88]	; (8003678 <HAL_ADC_ConfigChannel+0x774>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d11b      	bne.n	800365a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003622:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003626:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800362a:	4619      	mov	r1, r3
 800362c:	4811      	ldr	r0, [pc, #68]	; (8003674 <HAL_ADC_ConfigChannel+0x770>)
 800362e:	f7fe fff8 	bl	8002622 <LL_ADC_SetCommonPathInternalCh>
 8003632:	e012      	b.n	800365a <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003638:	f043 0220 	orr.w	r2, r3, #32
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003646:	e008      	b.n	800365a <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364c:	f043 0220 	orr.w	r2, r3, #32
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003662:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003666:	4618      	mov	r0, r3
 8003668:	37d8      	adds	r7, #216	; 0xd8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	80080000 	.word	0x80080000
 8003674:	50040300 	.word	0x50040300
 8003678:	50040000 	.word	0x50040000
 800367c:	c7520000 	.word	0xc7520000
 8003680:	20000004 	.word	0x20000004
 8003684:	053e2d63 	.word	0x053e2d63
 8003688:	cb840000 	.word	0xcb840000
 800368c:	80000001 	.word	0x80000001

08003690 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff f984 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 80036ac:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff f9a5 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 80036b8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d103      	bne.n	80036c8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8098 	beq.w	80037f8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d02a      	beq.n	800372c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	7e5b      	ldrb	r3, [r3, #25]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d126      	bne.n	800372c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	7e1b      	ldrb	r3, [r3, #24]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d122      	bne.n	800372c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80036e6:	2301      	movs	r3, #1
 80036e8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80036ea:	e014      	b.n	8003716 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	4a45      	ldr	r2, [pc, #276]	; (8003804 <ADC_ConversionStop+0x174>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d90d      	bls.n	8003710 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f8:	f043 0210 	orr.w	r2, r3, #16
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003704:	f043 0201 	orr.w	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e074      	b.n	80037fa <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	3301      	adds	r3, #1
 8003714:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003720:	2b40      	cmp	r3, #64	; 0x40
 8003722:	d1e3      	bne.n	80036ec <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2240      	movs	r2, #64	; 0x40
 800372a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	2b02      	cmp	r3, #2
 8003730:	d014      	beq.n	800375c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff f93c 	bl	80029b4 <LL_ADC_REG_IsConversionOngoing>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00c      	beq.n	800375c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff f8f9 	bl	800293e <LL_ADC_IsDisableOngoing>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d104      	bne.n	800375c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f7ff f918 	bl	800298c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d014      	beq.n	800378c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7ff f94b 	bl	8002a02 <LL_ADC_INJ_IsConversionOngoing>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00c      	beq.n	800378c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff f8e1 	bl	800293e <LL_ADC_IsDisableOngoing>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d104      	bne.n	800378c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff f927 	bl	80029da <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d005      	beq.n	800379e <ADC_ConversionStop+0x10e>
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	2b03      	cmp	r3, #3
 8003796:	d105      	bne.n	80037a4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003798:	230c      	movs	r3, #12
 800379a:	617b      	str	r3, [r7, #20]
        break;
 800379c:	e005      	b.n	80037aa <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800379e:	2308      	movs	r3, #8
 80037a0:	617b      	str	r3, [r7, #20]
        break;
 80037a2:	e002      	b.n	80037aa <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037a4:	2304      	movs	r3, #4
 80037a6:	617b      	str	r3, [r7, #20]
        break;
 80037a8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80037aa:	f7fe feeb 	bl	8002584 <HAL_GetTick>
 80037ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037b0:	e01b      	b.n	80037ea <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80037b2:	f7fe fee7 	bl	8002584 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b05      	cmp	r3, #5
 80037be:	d914      	bls.n	80037ea <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00d      	beq.n	80037ea <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d2:	f043 0210 	orr.w	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037de:	f043 0201 	orr.w	r2, r3, #1
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e007      	b.n	80037fa <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1dc      	bne.n	80037b2 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3720      	adds	r7, #32
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	a33fffff 	.word	0xa33fffff

08003808 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003810:	2300      	movs	r3, #0
 8003812:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff f87d 	bl	8002918 <LL_ADC_IsEnabled>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d15e      	bne.n	80038e2 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	4b30      	ldr	r3, [pc, #192]	; (80038ec <ADC_Enable+0xe4>)
 800382c:	4013      	ands	r3, r2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00d      	beq.n	800384e <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003836:	f043 0210 	orr.w	r2, r3, #16
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003842:	f043 0201 	orr.w	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e04a      	b.n	80038e4 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7ff f838 	bl	80028c8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003858:	4825      	ldr	r0, [pc, #148]	; (80038f0 <ADC_Enable+0xe8>)
 800385a:	f7fe fef5 	bl	8002648 <LL_ADC_GetCommonPathInternalCh>
 800385e:	4603      	mov	r3, r0
 8003860:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00f      	beq.n	8003888 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003868:	4b22      	ldr	r3, [pc, #136]	; (80038f4 <ADC_Enable+0xec>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	099b      	lsrs	r3, r3, #6
 800386e:	4a22      	ldr	r2, [pc, #136]	; (80038f8 <ADC_Enable+0xf0>)
 8003870:	fba2 2303 	umull	r2, r3, r2, r3
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	3301      	adds	r3, #1
 8003878:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800387a:	e002      	b.n	8003882 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	3b01      	subs	r3, #1
 8003880:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1f9      	bne.n	800387c <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003888:	f7fe fe7c 	bl	8002584 <HAL_GetTick>
 800388c:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800388e:	e021      	b.n	80038d4 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff f83f 	bl	8002918 <LL_ADC_IsEnabled>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d104      	bne.n	80038aa <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff f80f 	bl	80028c8 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038aa:	f7fe fe6b 	bl	8002584 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d90d      	bls.n	80038d4 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038bc:	f043 0210 	orr.w	r2, r3, #16
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c8:	f043 0201 	orr.w	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	659a      	str	r2, [r3, #88]	; 0x58
          
          return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e007      	b.n	80038e4 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d1d6      	bne.n	8003890 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	8000003f 	.word	0x8000003f
 80038f0:	50040300 	.word	0x50040300
 80038f4:	20000004 	.word	0x20000004
 80038f8:	053e2d63 	.word	0x053e2d63

080038fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff f818 	bl	800293e <LL_ADC_IsDisableOngoing>
 800390e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7fe ffff 	bl	8002918 <LL_ADC_IsEnabled>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d047      	beq.n	80039b0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d144      	bne.n	80039b0 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 030d 	and.w	r3, r3, #13
 8003930:	2b01      	cmp	r3, #1
 8003932:	d10c      	bne.n	800394e <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f7fe ffd9 	bl	80028f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2203      	movs	r2, #3
 8003944:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003946:	f7fe fe1d 	bl	8002584 <HAL_GetTick>
 800394a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800394c:	e029      	b.n	80039a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	f043 0210 	orr.w	r2, r3, #16
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e023      	b.n	80039b2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800396a:	f7fe fe0b 	bl	8002584 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d914      	bls.n	80039a2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00d      	beq.n	80039a2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398a:	f043 0210 	orr.w	r2, r3, #16
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e007      	b.n	80039b2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1dc      	bne.n	800396a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <__NVIC_SetPriorityGrouping>:
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039cc:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <__NVIC_SetPriorityGrouping+0x44>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039d8:	4013      	ands	r3, r2
 80039da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ee:	4a04      	ldr	r2, [pc, #16]	; (8003a00 <__NVIC_SetPriorityGrouping+0x44>)
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	60d3      	str	r3, [r2, #12]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <__NVIC_GetPriorityGrouping>:
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <__NVIC_GetPriorityGrouping+0x18>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	0a1b      	lsrs	r3, r3, #8
 8003a0e:	f003 0307 	and.w	r3, r3, #7
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	e000ed00 	.word	0xe000ed00

08003a20 <__NVIC_EnableIRQ>:
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	db0b      	blt.n	8003a4a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a32:	79fb      	ldrb	r3, [r7, #7]
 8003a34:	f003 021f 	and.w	r2, r3, #31
 8003a38:	4907      	ldr	r1, [pc, #28]	; (8003a58 <__NVIC_EnableIRQ+0x38>)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	095b      	lsrs	r3, r3, #5
 8003a40:	2001      	movs	r0, #1
 8003a42:	fa00 f202 	lsl.w	r2, r0, r2
 8003a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	e000e100 	.word	0xe000e100

08003a5c <__NVIC_SetPriority>:
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	6039      	str	r1, [r7, #0]
 8003a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	db0a      	blt.n	8003a86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	490c      	ldr	r1, [pc, #48]	; (8003aa8 <__NVIC_SetPriority+0x4c>)
 8003a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7a:	0112      	lsls	r2, r2, #4
 8003a7c:	b2d2      	uxtb	r2, r2
 8003a7e:	440b      	add	r3, r1
 8003a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a84:	e00a      	b.n	8003a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	4908      	ldr	r1, [pc, #32]	; (8003aac <__NVIC_SetPriority+0x50>)
 8003a8c:	79fb      	ldrb	r3, [r7, #7]
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	3b04      	subs	r3, #4
 8003a94:	0112      	lsls	r2, r2, #4
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	440b      	add	r3, r1
 8003a9a:	761a      	strb	r2, [r3, #24]
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	e000e100 	.word	0xe000e100
 8003aac:	e000ed00 	.word	0xe000ed00

08003ab0 <NVIC_EncodePriority>:
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b089      	sub	sp, #36	; 0x24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f1c3 0307 	rsb	r3, r3, #7
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	bf28      	it	cs
 8003ace:	2304      	movcs	r3, #4
 8003ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	2b06      	cmp	r3, #6
 8003ad8:	d902      	bls.n	8003ae0 <NVIC_EncodePriority+0x30>
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3b03      	subs	r3, #3
 8003ade:	e000      	b.n	8003ae2 <NVIC_EncodePriority+0x32>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43da      	mvns	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	401a      	ands	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003af8:	f04f 31ff 	mov.w	r1, #4294967295
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fa01 f303 	lsl.w	r3, r1, r3
 8003b02:	43d9      	mvns	r1, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b08:	4313      	orrs	r3, r2
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3724      	adds	r7, #36	; 0x24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
	...

08003b18 <SysTick_Config>:
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b28:	d301      	bcc.n	8003b2e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e00f      	b.n	8003b4e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b2e:	4a0a      	ldr	r2, [pc, #40]	; (8003b58 <SysTick_Config+0x40>)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b36:	210f      	movs	r1, #15
 8003b38:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3c:	f7ff ff8e 	bl	8003a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <SysTick_Config+0x40>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b46:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <SysTick_Config+0x40>)
 8003b48:	2207      	movs	r2, #7
 8003b4a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	e000e010 	.word	0xe000e010

08003b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f7ff ff29 	bl	80039bc <__NVIC_SetPriorityGrouping>
}
 8003b6a:	bf00      	nop
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b086      	sub	sp, #24
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	4603      	mov	r3, r0
 8003b7a:	60b9      	str	r1, [r7, #8]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b80:	f7ff ff40 	bl	8003a04 <__NVIC_GetPriorityGrouping>
 8003b84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68b9      	ldr	r1, [r7, #8]
 8003b8a:	6978      	ldr	r0, [r7, #20]
 8003b8c:	f7ff ff90 	bl	8003ab0 <NVIC_EncodePriority>
 8003b90:	4602      	mov	r2, r0
 8003b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b96:	4611      	mov	r1, r2
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff ff5f 	bl	8003a5c <__NVIC_SetPriority>
}
 8003b9e:	bf00      	nop
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	4603      	mov	r3, r0
 8003bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff ff33 	bl	8003a20 <__NVIC_EnableIRQ>
}
 8003bba:	bf00      	nop
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b082      	sub	sp, #8
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7ff ffa4 	bl	8003b18 <SysTick_Config>
 8003bd0:	4603      	mov	r3, r0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e078      	b.n	8003ce0 <HAL_DMA_Init+0x104>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	4b3c      	ldr	r3, [pc, #240]	; (8003ce8 <HAL_DMA_Init+0x10c>)
 8003bf6:	4413      	add	r3, r2
 8003bf8:	4a3c      	ldr	r2, [pc, #240]	; (8003cec <HAL_DMA_Init+0x110>)
 8003bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfe:	091b      	lsrs	r3, r3, #4
 8003c00:	009a      	lsls	r2, r3, #2
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a39      	ldr	r2, [pc, #228]	; (8003cf0 <HAL_DMA_Init+0x114>)
 8003c0a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c26:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003c30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 fa6e 	bl	8004140 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c6c:	d102      	bne.n	8003c74 <HAL_DMA_Init+0x98>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c7c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003c80:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c8a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d010      	beq.n	8003cb6 <HAL_DMA_Init+0xda>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b04      	cmp	r3, #4
 8003c9a:	d80c      	bhi.n	8003cb6 <HAL_DMA_Init+0xda>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 fa7b 	bl	8004198 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003cb2:	605a      	str	r2, [r3, #4]
 8003cb4:	e008      	b.n	8003cc8 <HAL_DMA_Init+0xec>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	bffdfff8 	.word	0xbffdfff8
 8003cec:	cccccccd 	.word	0xcccccccd
 8003cf0:	40020000 	.word	0x40020000

08003cf4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
 8003d00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_DMA_Start_IT+0x20>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e066      	b.n	8003de2 <HAL_DMA_Start_IT+0xee>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d155      	bne.n	8003dd4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0201 	bic.w	r2, r2, #1
 8003d44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	68b9      	ldr	r1, [r7, #8]
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f9b9 	bl	80040c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d008      	beq.n	8003d6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 020e 	orr.w	r2, r2, #14
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	e00f      	b.n	8003d8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0204 	bic.w	r2, r2, #4
 8003d7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 020a 	orr.w	r2, r2, #10
 8003d8a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d007      	beq.n	8003daa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003da8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d007      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dc0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f042 0201 	orr.w	r2, r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	e005      	b.n	8003de0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3718      	adds	r7, #24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e04f      	b.n	8003e9c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d008      	beq.n	8003e1a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2204      	movs	r2, #4
 8003e0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e040      	b.n	8003e9c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 020e 	bic.w	r2, r2, #14
 8003e28:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0201 	bic.w	r2, r2, #1
 8003e48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4e:	f003 021c 	and.w	r2, r3, #28
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	2101      	movs	r1, #1
 8003e58:	fa01 f202 	lsl.w	r2, r1, r2
 8003e5c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e66:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00c      	beq.n	8003e8a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e7e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e88:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d005      	beq.n	8003ecc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	73fb      	strb	r3, [r7, #15]
 8003eca:	e047      	b.n	8003f5c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 020e 	bic.w	r2, r2, #14
 8003eda:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0201 	bic.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ef6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003efa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f00:	f003 021c 	and.w	r2, r3, #28
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f08:	2101      	movs	r1, #1
 8003f0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f0e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003f18:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00c      	beq.n	8003f3c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f30:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003f3a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
    }
  }
  return status;
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b084      	sub	sp, #16
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f82:	f003 031c 	and.w	r3, r3, #28
 8003f86:	2204      	movs	r2, #4
 8003f88:	409a      	lsls	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d026      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x7a>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d021      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d107      	bne.n	8003fba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0204 	bic.w	r2, r2, #4
 8003fb8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbe:	f003 021c 	and.w	r2, r3, #28
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	2104      	movs	r1, #4
 8003fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8003fcc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d071      	beq.n	80040ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003fde:	e06c      	b.n	80040ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe4:	f003 031c 	and.w	r3, r3, #28
 8003fe8:	2202      	movs	r2, #2
 8003fea:	409a      	lsls	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d02e      	beq.n	8004052 <HAL_DMA_IRQHandler+0xec>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d029      	beq.n	8004052 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0320 	and.w	r3, r3, #32
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10b      	bne.n	8004024 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 020a 	bic.w	r2, r2, #10
 800401a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004028:	f003 021c 	and.w	r2, r3, #28
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	2102      	movs	r1, #2
 8004032:	fa01 f202 	lsl.w	r2, r1, r2
 8004036:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	2b00      	cmp	r3, #0
 8004046:	d038      	beq.n	80040ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004050:	e033      	b.n	80040ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004056:	f003 031c 	and.w	r3, r3, #28
 800405a:	2208      	movs	r2, #8
 800405c:	409a      	lsls	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4013      	ands	r3, r2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d02a      	beq.n	80040bc <HAL_DMA_IRQHandler+0x156>
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	f003 0308 	and.w	r3, r3, #8
 800406c:	2b00      	cmp	r3, #0
 800406e:	d025      	beq.n	80040bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 020e 	bic.w	r2, r2, #14
 800407e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004084:	f003 021c 	and.w	r2, r3, #28
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	2101      	movs	r1, #1
 800408e:	fa01 f202 	lsl.w	r2, r1, r2
 8004092:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d004      	beq.n	80040bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80040ba:	bf00      	nop
 80040bc:	bf00      	nop
}
 80040be:	3710      	adds	r7, #16
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
 80040d0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80040da:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d004      	beq.n	80040ee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80040ec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f2:	f003 021c 	and.w	r2, r3, #28
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	2101      	movs	r1, #1
 80040fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004100:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	683a      	ldr	r2, [r7, #0]
 8004108:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b10      	cmp	r3, #16
 8004110:	d108      	bne.n	8004124 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004122:	e007      	b.n	8004134 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	60da      	str	r2, [r3, #12]
}
 8004134:	bf00      	nop
 8004136:	3714      	adds	r7, #20
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800414c:	089b      	lsrs	r3, r3, #2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004154:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6493      	str	r3, [r2, #72]	; 0x48
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	3b08      	subs	r3, #8
 8004164:	4a0a      	ldr	r2, [pc, #40]	; (8004190 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004166:	fba2 2303 	umull	r2, r3, r2, r3
 800416a:	091b      	lsrs	r3, r3, #4
 800416c:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a08      	ldr	r2, [pc, #32]	; (8004194 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004172:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	2201      	movs	r2, #1
 800417c:	409a      	lsls	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004182:	bf00      	nop
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	cccccccd 	.word	0xcccccccd
 8004194:	40020880 	.word	0x40020880

08004198 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041a8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	4b0b      	ldr	r3, [pc, #44]	; (80041dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80041ae:	4413      	add	r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	461a      	mov	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a09      	ldr	r2, [pc, #36]	; (80041e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80041bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	3b01      	subs	r3, #1
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	2201      	movs	r2, #1
 80041c8:	409a      	lsls	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80041ce:	bf00      	nop
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	1000823f 	.word	0x1000823f
 80041e0:	40020940 	.word	0x40020940

080041e4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041f2:	e146      	b.n	8004482 <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	2101      	movs	r1, #1
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004200:	4013      	ands	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b00      	cmp	r3, #0
 8004208:	f000 8138 	beq.w	800447c <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f003 0303 	and.w	r3, r3, #3
 8004214:	2b01      	cmp	r3, #1
 8004216:	d005      	beq.n	8004224 <HAL_GPIO_Init+0x40>
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 0303 	and.w	r3, r3, #3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d130      	bne.n	8004286 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	2203      	movs	r2, #3
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4013      	ands	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800425a:	2201      	movs	r2, #1
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	43db      	mvns	r3, r3
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4013      	ands	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	091b      	lsrs	r3, r3, #4
 8004270:	f003 0201 	and.w	r2, r3, #1
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4313      	orrs	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b03      	cmp	r3, #3
 8004290:	d017      	beq.n	80042c2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	2203      	movs	r2, #3
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4013      	ands	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	689a      	ldr	r2, [r3, #8]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d123      	bne.n	8004316 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	08da      	lsrs	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	3208      	adds	r2, #8
 80042d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	220f      	movs	r2, #15
 80042e6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ea:	43db      	mvns	r3, r3
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4013      	ands	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	691a      	ldr	r2, [r3, #16]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	08da      	lsrs	r2, r3, #3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3208      	adds	r2, #8
 8004310:	6939      	ldr	r1, [r7, #16]
 8004312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	2203      	movs	r2, #3
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	43db      	mvns	r3, r3
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4013      	ands	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f003 0203 	and.w	r2, r3, #3
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 8092 	beq.w	800447c <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004358:	4a51      	ldr	r2, [pc, #324]	; (80044a0 <HAL_GPIO_Init+0x2bc>)
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	089b      	lsrs	r3, r3, #2
 800435e:	3302      	adds	r3, #2
 8004360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004364:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f003 0303 	and.w	r3, r3, #3
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	220f      	movs	r2, #15
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	43db      	mvns	r3, r3
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	4013      	ands	r3, r2
 800437a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004382:	d013      	beq.n	80043ac <HAL_GPIO_Init+0x1c8>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a47      	ldr	r2, [pc, #284]	; (80044a4 <HAL_GPIO_Init+0x2c0>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d00d      	beq.n	80043a8 <HAL_GPIO_Init+0x1c4>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a46      	ldr	r2, [pc, #280]	; (80044a8 <HAL_GPIO_Init+0x2c4>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d007      	beq.n	80043a4 <HAL_GPIO_Init+0x1c0>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a45      	ldr	r2, [pc, #276]	; (80044ac <HAL_GPIO_Init+0x2c8>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d101      	bne.n	80043a0 <HAL_GPIO_Init+0x1bc>
 800439c:	2304      	movs	r3, #4
 800439e:	e006      	b.n	80043ae <HAL_GPIO_Init+0x1ca>
 80043a0:	2307      	movs	r3, #7
 80043a2:	e004      	b.n	80043ae <HAL_GPIO_Init+0x1ca>
 80043a4:	2302      	movs	r3, #2
 80043a6:	e002      	b.n	80043ae <HAL_GPIO_Init+0x1ca>
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <HAL_GPIO_Init+0x1ca>
 80043ac:	2300      	movs	r3, #0
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	f002 0203 	and.w	r2, r2, #3
 80043b4:	0092      	lsls	r2, r2, #2
 80043b6:	4093      	lsls	r3, r2
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043be:	4938      	ldr	r1, [pc, #224]	; (80044a0 <HAL_GPIO_Init+0x2bc>)
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	089b      	lsrs	r3, r3, #2
 80043c4:	3302      	adds	r3, #2
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043cc:	4b38      	ldr	r3, [pc, #224]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	43db      	mvns	r3, r3
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	4013      	ands	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_GPIO_Init+0x20c>
        {
          temp |= iocurrent;
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043f0:	4a2f      	ldr	r2, [pc, #188]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80043f6:	4b2e      	ldr	r3, [pc, #184]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	43db      	mvns	r3, r3
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4013      	ands	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4313      	orrs	r3, r2
 8004418:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800441a:	4a25      	ldr	r2, [pc, #148]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004420:	4b23      	ldr	r3, [pc, #140]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 8004422:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	43db      	mvns	r3, r3
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	4013      	ands	r3, r2
 8004430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d003      	beq.n	8004446 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004446:	4a1a      	ldr	r2, [pc, #104]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800444e:	4b18      	ldr	r3, [pc, #96]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 8004450:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	43db      	mvns	r3, r3
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4013      	ands	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d003      	beq.n	8004474 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4313      	orrs	r3, r2
 8004472:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004474:	4a0e      	ldr	r2, [pc, #56]	; (80044b0 <HAL_GPIO_Init+0x2cc>)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	3301      	adds	r3, #1
 8004480:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	fa22 f303 	lsr.w	r3, r2, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	f47f aeb1 	bne.w	80041f4 <HAL_GPIO_Init+0x10>
  }
}
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	371c      	adds	r7, #28
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	40010000 	.word	0x40010000
 80044a4:	48000400 	.word	0x48000400
 80044a8:	48000800 	.word	0x48000800
 80044ac:	48001000 	.word	0x48001000
 80044b0:	58000800 	.word	0x58000800

080044b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	460b      	mov	r3, r1
 80044be:	807b      	strh	r3, [r7, #2]
 80044c0:	4613      	mov	r3, r2
 80044c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80044c4:	787b      	ldrb	r3, [r7, #1]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d003      	beq.n	80044d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80044ca:	887a      	ldrh	r2, [r7, #2]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044d0:	e002      	b.n	80044d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044d2:	887a      	ldrh	r2, [r7, #2]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	460b      	mov	r3, r1
 80044ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80044f6:	887a      	ldrh	r2, [r7, #2]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	4013      	ands	r3, r2
 80044fc:	041a      	lsls	r2, r3, #16
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	43d9      	mvns	r1, r3
 8004502:	887b      	ldrh	r3, [r7, #2]
 8004504:	400b      	ands	r3, r1
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	619a      	str	r2, [r3, #24]
}
 800450c:	bf00      	nop
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d01e      	beq.n	8004568 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800452a:	4b13      	ldr	r3, [pc, #76]	; (8004578 <HAL_IPCC_Init+0x60>)
 800452c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d102      	bne.n	8004540 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7fc feee 	bl	800131c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8004540:	68b8      	ldr	r0, [r7, #8]
 8004542:	f000 f8f5 	bl	8004730 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f8c6 	bl	80046e4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8004566:	e001      	b.n	800456c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800456c:	7bfb      	ldrb	r3, [r7, #15]
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	58000c00 	.word	0x58000c00

0800457c <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8004588:	4b22      	ldr	r3, [pc, #136]	; (8004614 <HAL_IPCC_TX_IRQHandler+0x98>)
 800458a:	60fb      	str	r3, [r7, #12]

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	43db      	mvns	r3, r3
 8004592:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8004596:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	041b      	lsls	r3, r3, #16
 800459e:	43db      	mvns	r3, r3
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4013      	ands	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 80045a6:	e02c      	b.n	8004602 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_MASK));
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	3310      	adds	r3, #16
 80045b0:	2201      	movs	r2, #1
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	4013      	ands	r3, r2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d01c      	beq.n	80045fc <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	431a      	orrs	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	3306      	adds	r3, #6
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4413      	add	r3, r2
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d009      	beq.n	80045f2 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	3306      	adds	r3, #6
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	6939      	ldr	r1, [r7, #16]
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	43db      	mvns	r3, r3
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	4013      	ands	r3, r2
 80045fa:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	3301      	adds	r3, #1
 8004600:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1cf      	bne.n	80045a8 <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
 8004608:	bf00      	nop
 800460a:	bf00      	nop
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	58000c00 	.word	0x58000c00

08004618 <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8004624:	4b20      	ldr	r3, [pc, #128]	; (80046a8 <HAL_IPCC_RX_IRQHandler+0x90>)
 8004626:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
 8004628:	4b20      	ldr	r3, [pc, #128]	; (80046ac <HAL_IPCC_RX_IRQHandler+0x94>)
 800462a:	613b      	str	r3, [r7, #16]

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	43db      	mvns	r3, r3
 8004632:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004636:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	69fa      	ldr	r2, [r7, #28]
 800463e:	4013      	ands	r3, r2
 8004640:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8004642:	e029      	b.n	8004698 <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_MASK);
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	f003 030f 	and.w	r3, r3, #15
 800464a:	2201      	movs	r2, #1
 800464c:	fa02 f303 	lsl.w	r3, r2, r3
 8004650:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
 8004652:	69fa      	ldr	r2, [r7, #28]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4013      	ands	r3, r2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01a      	beq.n	8004692 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	431a      	orrs	r2, r3
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	69b9      	ldr	r1, [r7, #24]
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	43db      	mvns	r3, r3
 800468c:	69fa      	ldr	r2, [r7, #28]
 800468e:	4013      	ands	r3, r2
 8004690:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	3301      	adds	r3, #1
 8004696:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1d2      	bne.n	8004644 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
 800469e:	bf00      	nop
 80046a0:	bf00      	nop
 80046a2:	3720      	adds	r7, #32
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	58000c00 	.word	0x58000c00
 80046ac:	58000c10 	.word	0x58000c10

080046b0 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	4613      	mov	r3, r2
 80046bc:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80046ca:	b480      	push	{r7}
 80046cc:	b085      	sub	sp, #20
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	60f8      	str	r0, [r7, #12]
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	4613      	mov	r3, r2
 80046d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80046ec:	2300      	movs	r3, #0
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	e00f      	b.n	8004712 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4413      	add	r3, r2
 80046fa:	4a0b      	ldr	r2, [pc, #44]	; (8004728 <IPCC_SetDefaultCallbacks+0x44>)
 80046fc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	3306      	adds	r3, #6
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	4413      	add	r3, r2
 8004708:	4a08      	ldr	r2, [pc, #32]	; (800472c <IPCC_SetDefaultCallbacks+0x48>)
 800470a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3301      	adds	r3, #1
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2b05      	cmp	r3, #5
 8004716:	d9ec      	bls.n	80046f2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8004718:	bf00      	nop
 800471a:	bf00      	nop
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	080046b1 	.word	0x080046b1
 800472c:	080046cb 	.word	0x080046cb

08004730 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8004744:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	223f      	movs	r2, #63	; 0x3f
 800474a:	609a      	str	r2, [r3, #8]
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800475c:	4b05      	ldr	r3, [pc, #20]	; (8004774 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a04      	ldr	r2, [pc, #16]	; (8004774 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004766:	6013      	str	r3, [r2, #0]
}
 8004768:	bf00      	nop
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	58000400 	.word	0x58000400

08004778 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800477c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004786:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800478a:	d101      	bne.n	8004790 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80047a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ae:	6013      	str	r3, [r2, #0]
}
 80047b0:	bf00      	nop
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80047ba:	b480      	push	{r7}
 80047bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80047be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047cc:	6013      	str	r3, [r2, #0]
}
 80047ce:	bf00      	nop
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80047dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80047ea:	d101      	bne.n	80047f0 <LL_RCC_HSE_IsReady+0x18>
 80047ec:	2301      	movs	r3, #1
 80047ee:	e000      	b.n	80047f2 <LL_RCC_HSE_IsReady+0x1a>
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004800:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800480a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800480e:	6013      	str	r3, [r2, #0]
}
 8004810:	bf00      	nop
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800481a:	b480      	push	{r7}
 800481c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800481e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800482c:	6013      	str	r3, [r2, #0]
}
 800482e:	bf00      	nop
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800483c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800484a:	d101      	bne.n	8004850 <LL_RCC_HSI_IsReady+0x18>
 800484c:	2301      	movs	r3, #1
 800484e:	e000      	b.n	8004852 <LL_RCC_HSI_IsReady+0x1a>
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	061b      	lsls	r3, r3, #24
 8004872:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004876:	4313      	orrs	r3, r2
 8004878:	604b      	str	r3, [r1, #4]
}
 800487a:	bf00      	nop
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8004886:	b480      	push	{r7}
 8004888:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800488a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800488e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004892:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004896:	f043 0301 	orr.w	r3, r3, #1
 800489a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800489e:	bf00      	nop
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80048a8:	b480      	push	{r7}
 80048aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80048ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048b8:	f023 0301 	bic.w	r3, r3, #1
 80048bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80048ca:	b480      	push	{r7}
 80048cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80048ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d101      	bne.n	80048e2 <LL_RCC_HSI48_IsReady+0x18>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <LL_RCC_HSI48_IsReady+0x1a>
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80048ee:	b480      	push	{r7}
 80048f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80048f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048fe:	f043 0301 	orr.w	r3, r3, #1
 8004902:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004906:	bf00      	nop
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800491c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004920:	f023 0301 	bic.w	r3, r3, #1
 8004924:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8004932:	b480      	push	{r7}
 8004934:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800493a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800493e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004942:	f043 0304 	orr.w	r3, r3, #4
 8004946:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800494a:	bf00      	nop
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800495c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004960:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004964:	f023 0304 	bic.w	r3, r3, #4
 8004968:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800496c:	bf00      	nop
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8004976:	b480      	push	{r7}
 8004978:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800497a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800497e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b02      	cmp	r3, #2
 8004988:	d101      	bne.n	800498e <LL_RCC_LSE_IsReady+0x18>
 800498a:	2301      	movs	r3, #1
 800498c:	e000      	b.n	8004990 <LL_RCC_LSE_IsReady+0x1a>
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800499a:	b480      	push	{r7}
 800499c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800499e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80049b2:	bf00      	nop
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80049c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049cc:	f023 0301 	bic.w	r3, r3, #1
 80049d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80049de:	b480      	push	{r7}
 80049e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80049e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d101      	bne.n	80049f6 <LL_RCC_LSI1_IsReady+0x18>
 80049f2:	2301      	movs	r3, #1
 80049f4:	e000      	b.n	80049f8 <LL_RCC_LSI1_IsReady+0x1a>
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8004a02:	b480      	push	{r7}
 8004a04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a12:	f043 0304 	orr.w	r3, r3, #4
 8004a16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004a1a:	bf00      	nop
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004a28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a34:	f023 0304 	bic.w	r3, r3, #4
 8004a38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004a3c:	bf00      	nop
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8004a46:	b480      	push	{r7}
 8004a48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004a4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a52:	f003 0308 	and.w	r3, r3, #8
 8004a56:	2b08      	cmp	r3, #8
 8004a58:	d101      	bne.n	8004a5e <LL_RCC_LSI2_IsReady+0x18>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e000      	b.n	8004a60 <LL_RCC_LSI2_IsReady+0x1a>
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr

08004a6a <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	b083      	sub	sp, #12
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a7a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	021b      	lsls	r3, r3, #8
 8004a82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004aa6:	f043 0301 	orr.w	r3, r3, #1
 8004aaa:	6013      	str	r3, [r2, #0]
}
 8004aac:	bf00      	nop
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr

08004ab6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	6013      	str	r3, [r2, #0]
}
 8004aca:	bf00      	nop
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d101      	bne.n	8004aea <LL_RCC_MSI_IsReady+0x16>
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e000      	b.n	8004aec <LL_RCC_MSI_IsReady+0x18>
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004afe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b08:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	600b      	str	r3, [r1, #0]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b2e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2bb0      	cmp	r3, #176	; 0xb0
 8004b34:	d901      	bls.n	8004b3a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8004b36:	23b0      	movs	r3, #176	; 0xb0
 8004b38:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8004b3a:	687b      	ldr	r3, [r7, #4]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	021b      	lsls	r3, r3, #8
 8004b5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b62:	4313      	orrs	r3, r2
 8004b64:	604b      	str	r3, [r1, #4]
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f023 0203 	bic.w	r2, r3, #3
 8004b84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	608b      	str	r3, [r1, #8]
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 030c 	and.w	r3, r3, #12
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004be6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004bea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004bfa:	bf00      	nop
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8004c06:	b480      	push	{r7}
 8004c08:	b083      	sub	sp, #12
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c12:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c16:	f023 020f 	bic.w	r2, r3, #15
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	091b      	lsrs	r3, r3, #4
 8004c1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c22:	4313      	orrs	r3, r2
 8004c24:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	608b      	str	r3, [r1, #8]
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004c64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	608b      	str	r3, [r1, #8]
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004c84:	b480      	push	{r7}
 8004c86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004ca0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ca4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004ca8:	011b      	lsls	r3, r3, #4
 8004caa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ce2:	6013      	str	r3, [r2, #0]
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d00:	6013      	str	r3, [r2, #0]
}
 8004d02:	bf00      	nop
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004d10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d1e:	d101      	bne.n	8004d24 <LL_RCC_PLL_IsReady+0x18>
 8004d20:	2301      	movs	r3, #1
 8004d22:	e000      	b.n	8004d26 <LL_RCC_PLL_IsReady+0x1a>
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004d34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	0a1b      	lsrs	r3, r3, #8
 8004d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004d62:	b480      	push	{r7}
 8004d64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004d7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	f003 0303 	and.w	r3, r3, #3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004d92:	b480      	push	{r7}
 8004d94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004d96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da4:	d101      	bne.n	8004daa <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e000      	b.n	8004dac <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004db6:	b480      	push	{r7}
 8004db8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dbe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004dca:	d101      	bne.n	8004dd0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e000      	b.n	8004dd2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004de4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004df0:	d101      	bne.n	8004df6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004df2:	2301      	movs	r3, #1
 8004df4:	e000      	b.n	8004df8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004e02:	b480      	push	{r7}
 8004e04:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004e06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e14:	d101      	bne.n	8004e1a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004e26:	b480      	push	{r7}
 8004e28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e34:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e38:	d101      	bne.n	8004e3e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e000      	b.n	8004e40 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
	...

08004e4c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e4c:	b590      	push	{r4, r7, lr}
 8004e4e:	b08d      	sub	sp, #52	; 0x34
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e35c      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0320 	and.w	r3, r3, #32
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 808d 	beq.w	8004f86 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e6c:	f7ff fe95 	bl	8004b9a <LL_RCC_GetSysClkSource>
 8004e70:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e72:	f7ff ff82 	bl	8004d7a <LL_RCC_PLL_GetMainSource>
 8004e76:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d005      	beq.n	8004e8a <HAL_RCC_OscConfig+0x3e>
 8004e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e80:	2b0c      	cmp	r3, #12
 8004e82:	d147      	bne.n	8004f14 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8004e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d144      	bne.n	8004f14 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e340      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004e9a:	f7ff fe40 	bl	8004b1e <LL_RCC_MSI_GetRange>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	429c      	cmp	r4, r3
 8004ea2:	d914      	bls.n	8004ece <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 fd0f 	bl	80058cc <RCC_SetFlashLatencyFromMSIRange>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e32f      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fe1a 	bl	8004af6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7ff fe3e 	bl	8004b48 <LL_RCC_MSI_SetCalibTrimming>
 8004ecc:	e013      	b.n	8004ef6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff fe0f 	bl	8004af6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7ff fe33 	bl	8004b48 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fcf0 	bl	80058cc <RCC_SetFlashLatencyFromMSIRange>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e310      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004ef6:	f000 fcbf 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 8004efa:	4603      	mov	r3, r0
 8004efc:	4aa4      	ldr	r2, [pc, #656]	; (8005190 <HAL_RCC_OscConfig+0x344>)
 8004efe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f00:	4ba4      	ldr	r3, [pc, #656]	; (8005194 <HAL_RCC_OscConfig+0x348>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fd faef 	bl	80024e8 <HAL_InitTick>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d039      	beq.n	8004f84 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e301      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01e      	beq.n	8004f5a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f1c:	f7ff fdbc 	bl	8004a98 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f20:	f7fd fb30 	bl	8002584 <HAL_GetTick>
 8004f24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f28:	f7fd fb2c 	bl	8002584 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e2ee      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004f3a:	f7ff fdcb 	bl	8004ad4 <LL_RCC_MSI_IsReady>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d0f1      	beq.n	8004f28 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff fdd4 	bl	8004af6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff fdf8 	bl	8004b48 <LL_RCC_MSI_SetCalibTrimming>
 8004f58:	e015      	b.n	8004f86 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f5a:	f7ff fdac 	bl	8004ab6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f5e:	f7fd fb11 	bl	8002584 <HAL_GetTick>
 8004f62:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004f64:	e008      	b.n	8004f78 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f66:	f7fd fb0d 	bl	8002584 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d901      	bls.n	8004f78 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e2cf      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004f78:	f7ff fdac 	bl	8004ad4 <LL_RCC_MSI_IsReady>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1f1      	bne.n	8004f66 <HAL_RCC_OscConfig+0x11a>
 8004f82:	e000      	b.n	8004f86 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004f84:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d047      	beq.n	8005022 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f92:	f7ff fe02 	bl	8004b9a <LL_RCC_GetSysClkSource>
 8004f96:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f98:	f7ff feef 	bl	8004d7a <LL_RCC_PLL_GetMainSource>
 8004f9c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d005      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x164>
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	2b0c      	cmp	r3, #12
 8004fa8:	d108      	bne.n	8004fbc <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	2b03      	cmp	r3, #3
 8004fae:	d105      	bne.n	8004fbc <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d134      	bne.n	8005022 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e2ad      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fc4:	d102      	bne.n	8004fcc <HAL_RCC_OscConfig+0x180>
 8004fc6:	f7ff fbe9 	bl	800479c <LL_RCC_HSE_Enable>
 8004fca:	e001      	b.n	8004fd0 <HAL_RCC_OscConfig+0x184>
 8004fcc:	f7ff fbf5 	bl	80047ba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d012      	beq.n	8004ffe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd8:	f7fd fad4 	bl	8002584 <HAL_GetTick>
 8004fdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004fde:	e008      	b.n	8004ff2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe0:	f7fd fad0 	bl	8002584 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b64      	cmp	r3, #100	; 0x64
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e292      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004ff2:	f7ff fbf1 	bl	80047d8 <LL_RCC_HSE_IsReady>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d0f1      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x194>
 8004ffc:	e011      	b.n	8005022 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ffe:	f7fd fac1 	bl	8002584 <HAL_GetTick>
 8005002:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005004:	e008      	b.n	8005018 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005006:	f7fd fabd 	bl	8002584 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b64      	cmp	r3, #100	; 0x64
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e27f      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005018:	f7ff fbde 	bl	80047d8 <LL_RCC_HSE_IsReady>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1f1      	bne.n	8005006 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d04c      	beq.n	80050c8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800502e:	f7ff fdb4 	bl	8004b9a <LL_RCC_GetSysClkSource>
 8005032:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005034:	f7ff fea1 	bl	8004d7a <LL_RCC_PLL_GetMainSource>
 8005038:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	2b04      	cmp	r3, #4
 800503e:	d005      	beq.n	800504c <HAL_RCC_OscConfig+0x200>
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	2b0c      	cmp	r3, #12
 8005044:	d10e      	bne.n	8005064 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b02      	cmp	r3, #2
 800504a:	d10b      	bne.n	8005064 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e25f      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff fbfd 	bl	800485c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005062:	e031      	b.n	80050c8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d019      	beq.n	80050a0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800506c:	f7ff fbc6 	bl	80047fc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005070:	f7fd fa88 	bl	8002584 <HAL_GetTick>
 8005074:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005076:	e008      	b.n	800508a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005078:	f7fd fa84 	bl	8002584 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d901      	bls.n	800508a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e246      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSI_IsReady() == 0U)
 800508a:	f7ff fbd5 	bl	8004838 <LL_RCC_HSI_IsReady>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0f1      	beq.n	8005078 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff fbdf 	bl	800485c <LL_RCC_HSI_SetCalibTrimming>
 800509e:	e013      	b.n	80050c8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050a0:	f7ff fbbb 	bl	800481a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a4:	f7fd fa6e 	bl	8002584 <HAL_GetTick>
 80050a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ac:	f7fd fa6a 	bl	8002584 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e22c      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSI_IsReady() != 0U)
 80050be:	f7ff fbbb 	bl	8004838 <LL_RCC_HSI_IsReady>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1f1      	bne.n	80050ac <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0308 	and.w	r3, r3, #8
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d106      	bne.n	80050e2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 80a3 	beq.w	8005228 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d076      	beq.n	80051d8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0310 	and.w	r3, r3, #16
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d046      	beq.n	8005184 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80050f6:	f7ff fc72 	bl	80049de <LL_RCC_LSI1_IsReady>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d113      	bne.n	8005128 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005100:	f7ff fc4b 	bl	800499a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005104:	f7fd fa3e 	bl	8002584 <HAL_GetTick>
 8005108:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800510a:	e008      	b.n	800511e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800510c:	f7fd fa3a 	bl	8002584 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e1fc      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800511e:	f7ff fc5e 	bl	80049de <LL_RCC_LSI1_IsReady>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d0f1      	beq.n	800510c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005128:	f7ff fc6b 	bl	8004a02 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512c:	f7fd fa2a 	bl	8002584 <HAL_GetTick>
 8005130:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005134:	f7fd fa26 	bl	8002584 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b03      	cmp	r3, #3
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e1e8      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005146:	f7ff fc7e 	bl	8004a46 <LL_RCC_LSI2_IsReady>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d0f1      	beq.n	8005134 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff fc88 	bl	8004a6a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800515a:	f7ff fc2f 	bl	80049bc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800515e:	f7fd fa11 	bl	8002584 <HAL_GetTick>
 8005162:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005166:	f7fd fa0d 	bl	8002584 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e1cf      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005178:	f7ff fc31 	bl	80049de <LL_RCC_LSI1_IsReady>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f1      	bne.n	8005166 <HAL_RCC_OscConfig+0x31a>
 8005182:	e051      	b.n	8005228 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005184:	f7ff fc09 	bl	800499a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005188:	f7fd f9fc 	bl	8002584 <HAL_GetTick>
 800518c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800518e:	e00c      	b.n	80051aa <HAL_RCC_OscConfig+0x35e>
 8005190:	20000004 	.word	0x20000004
 8005194:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005198:	f7fd f9f4 	bl	8002584 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e1b6      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80051aa:	f7ff fc18 	bl	80049de <LL_RCC_LSI1_IsReady>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f1      	beq.n	8005198 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80051b4:	f7ff fc36 	bl	8004a24 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80051b8:	e008      	b.n	80051cc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80051ba:	f7fd f9e3 	bl	8002584 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d901      	bls.n	80051cc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e1a5      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80051cc:	f7ff fc3b 	bl	8004a46 <LL_RCC_LSI2_IsReady>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f1      	bne.n	80051ba <HAL_RCC_OscConfig+0x36e>
 80051d6:	e027      	b.n	8005228 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80051d8:	f7ff fc24 	bl	8004a24 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051dc:	f7fd f9d2 	bl	8002584 <HAL_GetTick>
 80051e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80051e4:	f7fd f9ce 	bl	8002584 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e190      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80051f6:	f7ff fc26 	bl	8004a46 <LL_RCC_LSI2_IsReady>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1f1      	bne.n	80051e4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005200:	f7ff fbdc 	bl	80049bc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005204:	f7fd f9be 	bl	8002584 <HAL_GetTick>
 8005208:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800520a:	e008      	b.n	800521e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800520c:	f7fd f9ba 	bl	8002584 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e17c      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800521e:	f7ff fbde 	bl	80049de <LL_RCC_LSI1_IsReady>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1f1      	bne.n	800520c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	2b00      	cmp	r3, #0
 8005232:	d05b      	beq.n	80052ec <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005234:	4ba7      	ldr	r3, [pc, #668]	; (80054d4 <HAL_RCC_OscConfig+0x688>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523c:	2b00      	cmp	r3, #0
 800523e:	d114      	bne.n	800526a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005240:	f7ff fa8a 	bl	8004758 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005244:	f7fd f99e 	bl	8002584 <HAL_GetTick>
 8005248:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800524a:	e008      	b.n	800525e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800524c:	f7fd f99a 	bl	8002584 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b02      	cmp	r3, #2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e15c      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800525e:	4b9d      	ldr	r3, [pc, #628]	; (80054d4 <HAL_RCC_OscConfig+0x688>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0f0      	beq.n	800524c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d102      	bne.n	8005278 <HAL_RCC_OscConfig+0x42c>
 8005272:	f7ff fb3c 	bl	80048ee <LL_RCC_LSE_Enable>
 8005276:	e00c      	b.n	8005292 <HAL_RCC_OscConfig+0x446>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	2b05      	cmp	r3, #5
 800527e:	d104      	bne.n	800528a <HAL_RCC_OscConfig+0x43e>
 8005280:	f7ff fb57 	bl	8004932 <LL_RCC_LSE_EnableBypass>
 8005284:	f7ff fb33 	bl	80048ee <LL_RCC_LSE_Enable>
 8005288:	e003      	b.n	8005292 <HAL_RCC_OscConfig+0x446>
 800528a:	f7ff fb41 	bl	8004910 <LL_RCC_LSE_Disable>
 800528e:	f7ff fb61 	bl	8004954 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d014      	beq.n	80052c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800529a:	f7fd f973 	bl	8002584 <HAL_GetTick>
 800529e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80052a0:	e00a      	b.n	80052b8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052a2:	f7fd f96f 	bl	8002584 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e12f      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSE_IsReady() == 0U)
 80052b8:	f7ff fb5d 	bl	8004976 <LL_RCC_LSE_IsReady>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d0ef      	beq.n	80052a2 <HAL_RCC_OscConfig+0x456>
 80052c2:	e013      	b.n	80052ec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052c4:	f7fd f95e 	bl	8002584 <HAL_GetTick>
 80052c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80052ca:	e00a      	b.n	80052e2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052cc:	f7fd f95a 	bl	8002584 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80052da:	4293      	cmp	r3, r2
 80052dc:	d901      	bls.n	80052e2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e11a      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSE_IsReady() != 0U)
 80052e2:	f7ff fb48 	bl	8004976 <LL_RCC_LSE_IsReady>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1ef      	bne.n	80052cc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d02c      	beq.n	8005352 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d014      	beq.n	800532a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005300:	f7ff fac1 	bl	8004886 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005304:	f7fd f93e 	bl	8002584 <HAL_GetTick>
 8005308:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800530a:	e008      	b.n	800531e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800530c:	f7fd f93a 	bl	8002584 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	2b02      	cmp	r3, #2
 8005318:	d901      	bls.n	800531e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e0fc      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800531e:	f7ff fad4 	bl	80048ca <LL_RCC_HSI48_IsReady>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0f1      	beq.n	800530c <HAL_RCC_OscConfig+0x4c0>
 8005328:	e013      	b.n	8005352 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800532a:	f7ff fabd 	bl	80048a8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800532e:	f7fd f929 	bl	8002584 <HAL_GetTick>
 8005332:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005334:	e008      	b.n	8005348 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005336:	f7fd f925 	bl	8002584 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	2b02      	cmp	r3, #2
 8005342:	d901      	bls.n	8005348 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e0e7      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005348:	f7ff fabf 	bl	80048ca <LL_RCC_HSI48_IsReady>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1f1      	bne.n	8005336 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 80dd 	beq.w	8005516 <HAL_RCC_OscConfig+0x6ca>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800535c:	f7ff fc1d 	bl	8004b9a <LL_RCC_GetSysClkSource>
 8005360:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005362:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536e:	2b02      	cmp	r3, #2
 8005370:	f040 80a6 	bne.w	80054c0 <HAL_RCC_OscConfig+0x674>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f003 0203 	and.w	r2, r3, #3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537e:	429a      	cmp	r2, r3
 8005380:	d123      	bne.n	80053ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800538c:	429a      	cmp	r2, r3
 800538e:	d11c      	bne.n	80053ca <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	0a1b      	lsrs	r3, r3, #8
 8005394:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800539c:	429a      	cmp	r2, r3
 800539e:	d114      	bne.n	80053ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d10d      	bne.n	80053ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d106      	bne.n	80053ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d054      	beq.n	8005474 <HAL_RCC_OscConfig+0x628>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	2b0c      	cmp	r3, #12
 80053ce:	d04f      	beq.n	8005470 <HAL_RCC_OscConfig+0x624>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80053d0:	f7ff fc8d 	bl	8004cee <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80053d4:	f7fd f8d6 	bl	8002584 <HAL_GetTick>
 80053d8:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x5a2>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053dc:	f7fd f8d2 	bl	8002584 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x5a2>
              {
                return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e094      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1ef      	bne.n	80053dc <HAL_RCC_OscConfig+0x590>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	4b35      	ldr	r3, [pc, #212]	; (80054d8 <HAL_RCC_OscConfig+0x68c>)
 8005404:	4013      	ands	r3, r2
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800540e:	4311      	orrs	r1, r2
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005414:	0212      	lsls	r2, r2, #8
 8005416:	4311      	orrs	r1, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800541c:	4311      	orrs	r1, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005422:	4311      	orrs	r1, r2
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005428:	430a      	orrs	r2, r1
 800542a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800542e:	4313      	orrs	r3, r2
 8005430:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005432:	f7ff fc4d 	bl	8004cd0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005444:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005446:	f7fd f89d 	bl	8002584 <HAL_GetTick>
 800544a:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800544c:	e008      	b.n	8005460 <HAL_RCC_OscConfig+0x614>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800544e:	f7fd f899 	bl	8002584 <HAL_GetTick>
 8005452:	4602      	mov	r2, r0
 8005454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	2b02      	cmp	r3, #2
 800545a:	d901      	bls.n	8005460 <HAL_RCC_OscConfig+0x614>
              {
                return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e05b      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d0ef      	beq.n	800544e <HAL_RCC_OscConfig+0x602>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800546e:	e052      	b.n	8005516 <HAL_RCC_OscConfig+0x6ca>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e051      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d149      	bne.n	8005516 <HAL_RCC_OscConfig+0x6ca>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005482:	f7ff fc25 	bl	8004cd0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005494:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005496:	f7fd f875 	bl	8002584 <HAL_GetTick>
 800549a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800549c:	e008      	b.n	80054b0 <HAL_RCC_OscConfig+0x664>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800549e:	f7fd f871 	bl	8002584 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x664>
            {
              return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e033      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d0ef      	beq.n	800549e <HAL_RCC_OscConfig+0x652>
 80054be:	e02a      	b.n	8005516 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	2b0c      	cmp	r3, #12
 80054c4:	d025      	beq.n	8005512 <HAL_RCC_OscConfig+0x6c6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c6:	f7ff fc12 	bl	8004cee <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ca:	f7fd f85b 	bl	8002584 <HAL_GetTick>
 80054ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054d0:	e00d      	b.n	80054ee <HAL_RCC_OscConfig+0x6a2>
 80054d2:	bf00      	nop
 80054d4:	58000400 	.word	0x58000400
 80054d8:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054dc:	f7fd f852 	bl	8002584 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x6a2>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e014      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1ef      	bne.n	80054dc <HAL_RCC_OscConfig+0x690>

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
#else
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
 80054fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005506:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800550a:	f023 0303 	bic.w	r3, r3, #3
 800550e:	60d3      	str	r3, [r2, #12]
 8005510:	e001      	b.n	8005516 <HAL_RCC_OscConfig+0x6ca>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <HAL_RCC_OscConfig+0x6cc>
      }
    }
  }
  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3734      	adds	r7, #52	; 0x34
 800551c:	46bd      	mov	sp, r7
 800551e:	bd90      	pop	{r4, r7, pc}

08005520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e12d      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005534:	4b98      	ldr	r3, [pc, #608]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0307 	and.w	r3, r3, #7
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d91b      	bls.n	800557a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b95      	ldr	r3, [pc, #596]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f023 0207 	bic.w	r2, r3, #7
 800554a:	4993      	ldr	r1, [pc, #588]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	4313      	orrs	r3, r2
 8005550:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005552:	f7fd f817 	bl	8002584 <HAL_GetTick>
 8005556:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005558:	e008      	b.n	800556c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800555a:	f7fd f813 	bl	8002584 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d901      	bls.n	800556c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e111      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800556c:	4b8a      	ldr	r3, [pc, #552]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d1ef      	bne.n	800555a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d016      	beq.n	80055b4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff fb11 	bl	8004bb2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005590:	f7fc fff8 	bl	8002584 <HAL_GetTick>
 8005594:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005596:	e008      	b.n	80055aa <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005598:	f7fc fff4 	bl	8002584 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e0f2      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80055aa:	f7ff fbf2 	bl	8004d92 <LL_RCC_IsActiveFlag_HPRE>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0f1      	beq.n	8005598 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0320 	and.w	r3, r3, #32
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d016      	beq.n	80055ee <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fb08 	bl	8004bda <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80055ca:	f7fc ffdb 	bl	8002584 <HAL_GetTick>
 80055ce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80055d0:	e008      	b.n	80055e4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80055d2:	f7fc ffd7 	bl	8002584 <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d901      	bls.n	80055e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e0d5      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80055e4:	f7ff fbe7 	bl	8004db6 <LL_RCC_IsActiveFlag_C2HPRE>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d0f1      	beq.n	80055d2 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d016      	beq.n	8005628 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	4618      	mov	r0, r3
 8005600:	f7ff fb01 	bl	8004c06 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005604:	f7fc ffbe 	bl	8002584 <HAL_GetTick>
 8005608:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800560a:	e008      	b.n	800561e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800560c:	f7fc ffba 	bl	8002584 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	2b02      	cmp	r3, #2
 8005618:	d901      	bls.n	800561e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e0b8      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800561e:	f7ff fbdd 	bl	8004ddc <LL_RCC_IsActiveFlag_SHDHPRE>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d0f1      	beq.n	800560c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b00      	cmp	r3, #0
 8005632:	d016      	beq.n	8005662 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff fafb 	bl	8004c34 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800563e:	f7fc ffa1 	bl	8002584 <HAL_GetTick>
 8005642:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005644:	e008      	b.n	8005658 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005646:	f7fc ff9d 	bl	8002584 <HAL_GetTick>
 800564a:	4602      	mov	r2, r0
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	2b02      	cmp	r3, #2
 8005652:	d901      	bls.n	8005658 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e09b      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005658:	f7ff fbd3 	bl	8004e02 <LL_RCC_IsActiveFlag_PPRE1>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0f1      	beq.n	8005646 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0308 	and.w	r3, r3, #8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d017      	beq.n	800569e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff faf1 	bl	8004c5c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800567a:	f7fc ff83 	bl	8002584 <HAL_GetTick>
 800567e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005680:	e008      	b.n	8005694 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005682:	f7fc ff7f 	bl	8002584 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e07d      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005694:	f7ff fbc7 	bl	8004e26 <LL_RCC_IsActiveFlag_PPRE2>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d0f1      	beq.n	8005682 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d043      	beq.n	8005732 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d106      	bne.n	80056c0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80056b2:	f7ff f891 	bl	80047d8 <LL_RCC_HSE_IsReady>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d11e      	bne.n	80056fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e067      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	2b03      	cmp	r3, #3
 80056c6:	d106      	bne.n	80056d6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80056c8:	f7ff fb20 	bl	8004d0c <LL_RCC_PLL_IsReady>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d113      	bne.n	80056fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e05c      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d106      	bne.n	80056ec <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80056de:	f7ff f9f9 	bl	8004ad4 <LL_RCC_MSI_IsReady>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d108      	bne.n	80056fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e051      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80056ec:	f7ff f8a4 	bl	8004838 <LL_RCC_HSI_IsReady>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e04a      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff fa37 	bl	8004b72 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005704:	f7fc ff3e 	bl	8002584 <HAL_GetTick>
 8005708:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570a:	e00a      	b.n	8005722 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800570c:	f7fc ff3a 	bl	8002584 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f241 3288 	movw	r2, #5000	; 0x1388
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e036      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005722:	f7ff fa3a 	bl	8004b9a <LL_RCC_GetSysClkSource>
 8005726:	4602      	mov	r2, r0
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	429a      	cmp	r2, r3
 8005730:	d1ec      	bne.n	800570c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005732:	4b19      	ldr	r3, [pc, #100]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	429a      	cmp	r2, r3
 800573e:	d21b      	bcs.n	8005778 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005740:	4b15      	ldr	r3, [pc, #84]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f023 0207 	bic.w	r2, r3, #7
 8005748:	4913      	ldr	r1, [pc, #76]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005750:	f7fc ff18 	bl	8002584 <HAL_GetTick>
 8005754:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005756:	e008      	b.n	800576a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005758:	f7fc ff14 	bl	8002584 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e012      	b.n	8005790 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800576a:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <HAL_RCC_ClockConfig+0x278>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	d1ef      	bne.n	8005758 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005778:	f000 f87e 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 800577c:	4603      	mov	r3, r0
 800577e:	4a07      	ldr	r2, [pc, #28]	; (800579c <HAL_RCC_ClockConfig+0x27c>)
 8005780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005782:	f7fc ff0b 	bl	800259c <HAL_GetTickPrio>
 8005786:	4603      	mov	r3, r0
 8005788:	4618      	mov	r0, r3
 800578a:	f7fc fead 	bl	80024e8 <HAL_InitTick>
 800578e:	4603      	mov	r3, r0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3710      	adds	r7, #16
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	58004000 	.word	0x58004000
 800579c:	20000004 	.word	0x20000004

080057a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057a0:	b590      	push	{r4, r7, lr}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057a6:	f7ff f9f8 	bl	8004b9a <LL_RCC_GetSysClkSource>
 80057aa:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10a      	bne.n	80057c8 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80057b2:	f7ff f9b4 	bl	8004b1e <LL_RCC_MSI_GetRange>
 80057b6:	4603      	mov	r3, r0
 80057b8:	091b      	lsrs	r3, r3, #4
 80057ba:	f003 030f 	and.w	r3, r3, #15
 80057be:	4a2b      	ldr	r2, [pc, #172]	; (800586c <HAL_RCC_GetSysClockFreq+0xcc>)
 80057c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057c4:	60fb      	str	r3, [r7, #12]
 80057c6:	e04b      	b.n	8005860 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d102      	bne.n	80057d4 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057ce:	4b28      	ldr	r3, [pc, #160]	; (8005870 <HAL_RCC_GetSysClockFreq+0xd0>)
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	e045      	b.n	8005860 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d10a      	bne.n	80057f0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80057da:	f7fe ffcd 	bl	8004778 <LL_RCC_HSE_IsEnabledDiv2>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d102      	bne.n	80057ea <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80057e4:	4b22      	ldr	r3, [pc, #136]	; (8005870 <HAL_RCC_GetSysClockFreq+0xd0>)
 80057e6:	60fb      	str	r3, [r7, #12]
 80057e8:	e03a      	b.n	8005860 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80057ea:	4b22      	ldr	r3, [pc, #136]	; (8005874 <HAL_RCC_GetSysClockFreq+0xd4>)
 80057ec:	60fb      	str	r3, [r7, #12]
 80057ee:	e037      	b.n	8005860 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80057f0:	f7ff fac3 	bl	8004d7a <LL_RCC_PLL_GetMainSource>
 80057f4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d003      	beq.n	8005804 <HAL_RCC_GetSysClockFreq+0x64>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d003      	beq.n	800580a <HAL_RCC_GetSysClockFreq+0x6a>
 8005802:	e00d      	b.n	8005820 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005804:	4b1a      	ldr	r3, [pc, #104]	; (8005870 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005806:	60bb      	str	r3, [r7, #8]
        break;
 8005808:	e015      	b.n	8005836 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800580a:	f7fe ffb5 	bl	8004778 <LL_RCC_HSE_IsEnabledDiv2>
 800580e:	4603      	mov	r3, r0
 8005810:	2b01      	cmp	r3, #1
 8005812:	d102      	bne.n	800581a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005814:	4b16      	ldr	r3, [pc, #88]	; (8005870 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005816:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005818:	e00d      	b.n	8005836 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800581a:	4b16      	ldr	r3, [pc, #88]	; (8005874 <HAL_RCC_GetSysClockFreq+0xd4>)
 800581c:	60bb      	str	r3, [r7, #8]
        break;
 800581e:	e00a      	b.n	8005836 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005820:	f7ff f97d 	bl	8004b1e <LL_RCC_MSI_GetRange>
 8005824:	4603      	mov	r3, r0
 8005826:	091b      	lsrs	r3, r3, #4
 8005828:	f003 030f 	and.w	r3, r3, #15
 800582c:	4a0f      	ldr	r2, [pc, #60]	; (800586c <HAL_RCC_GetSysClockFreq+0xcc>)
 800582e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005832:	60bb      	str	r3, [r7, #8]
        break;
 8005834:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005836:	f7ff fa7b 	bl	8004d30 <LL_RCC_PLL_GetN>
 800583a:	4602      	mov	r2, r0
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	fb03 f402 	mul.w	r4, r3, r2
 8005842:	f7ff fa8e 	bl	8004d62 <LL_RCC_PLL_GetDivider>
 8005846:	4603      	mov	r3, r0
 8005848:	091b      	lsrs	r3, r3, #4
 800584a:	3301      	adds	r3, #1
 800584c:	fbb4 f4f3 	udiv	r4, r4, r3
 8005850:	f7ff fa7b 	bl	8004d4a <LL_RCC_PLL_GetR>
 8005854:	4603      	mov	r3, r0
 8005856:	0f5b      	lsrs	r3, r3, #29
 8005858:	3301      	adds	r3, #1
 800585a:	fbb4 f3f3 	udiv	r3, r4, r3
 800585e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005860:	68fb      	ldr	r3, [r7, #12]
}
 8005862:	4618      	mov	r0, r3
 8005864:	3714      	adds	r7, #20
 8005866:	46bd      	mov	sp, r7
 8005868:	bd90      	pop	{r4, r7, pc}
 800586a:	bf00      	nop
 800586c:	0800c738 	.word	0x0800c738
 8005870:	00f42400 	.word	0x00f42400
 8005874:	01e84800 	.word	0x01e84800

08005878 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005878:	b598      	push	{r3, r4, r7, lr}
 800587a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800587c:	f7ff ff90 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 8005880:	4604      	mov	r4, r0
 8005882:	f7ff f9ff 	bl	8004c84 <LL_RCC_GetAHBPrescaler>
 8005886:	4603      	mov	r3, r0
 8005888:	091b      	lsrs	r3, r3, #4
 800588a:	f003 030f 	and.w	r3, r3, #15
 800588e:	4a03      	ldr	r2, [pc, #12]	; (800589c <HAL_RCC_GetHCLKFreq+0x24>)
 8005890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005894:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005898:	4618      	mov	r0, r3
 800589a:	bd98      	pop	{r3, r4, r7, pc}
 800589c:	0800c6d8 	.word	0x0800c6d8

080058a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058a0:	b598      	push	{r3, r4, r7, lr}
 80058a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80058a4:	f7ff ffe8 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 80058a8:	4604      	mov	r4, r0
 80058aa:	f7ff fa05 	bl	8004cb8 <LL_RCC_GetAPB2Prescaler>
 80058ae:	4603      	mov	r3, r0
 80058b0:	0adb      	lsrs	r3, r3, #11
 80058b2:	f003 0307 	and.w	r3, r3, #7
 80058b6:	4a04      	ldr	r2, [pc, #16]	; (80058c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80058b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058bc:	f003 031f 	and.w	r3, r3, #31
 80058c0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	bd98      	pop	{r3, r4, r7, pc}
 80058c8:	0800c718 	.word	0x0800c718

080058cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2bb0      	cmp	r3, #176	; 0xb0
 80058d8:	d903      	bls.n	80058e2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80058da:	4b14      	ldr	r3, [pc, #80]	; (800592c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 80058dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058de:	60fb      	str	r3, [r7, #12]
 80058e0:	e007      	b.n	80058f2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	091b      	lsrs	r3, r3, #4
 80058e6:	f003 030f 	and.w	r3, r3, #15
 80058ea:	4a10      	ldr	r2, [pc, #64]	; (800592c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 80058ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058f0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80058f2:	f7ff f9d3 	bl	8004c9c <LL_RCC_GetAHB4Prescaler>
 80058f6:	4603      	mov	r3, r0
 80058f8:	091b      	lsrs	r3, r3, #4
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	4a0c      	ldr	r2, [pc, #48]	; (8005930 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	fbb2 f3f3 	udiv	r3, r2, r3
 800590a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4a09      	ldr	r2, [pc, #36]	; (8005934 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005910:	fba2 2303 	umull	r2, r3, r2, r3
 8005914:	0c9b      	lsrs	r3, r3, #18
 8005916:	f44f 7100 	mov.w	r1, #512	; 0x200
 800591a:	4618      	mov	r0, r3
 800591c:	f000 f80c 	bl	8005938 <RCC_SetFlashLatency>
 8005920:	4603      	mov	r3, r0
#endif /* PWR_CR1_VOS */
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	0800c738 	.word	0x0800c738
 8005930:	0800c6d8 	.word	0x0800c6d8
 8005934:	431bde83 	.word	0x431bde83

08005938 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005938:	b590      	push	{r4, r7, lr}
 800593a:	b08f      	sub	sp, #60	; 0x3c
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005942:	4b24      	ldr	r3, [pc, #144]	; (80059d4 <RCC_SetFlashLatency+0x9c>)
 8005944:	f107 041c 	add.w	r4, r7, #28
 8005948:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800594a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800594e:	4b22      	ldr	r3, [pc, #136]	; (80059d8 <RCC_SetFlashLatency+0xa0>)
 8005950:	f107 040c 	add.w	r4, r7, #12
 8005954:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005956:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800595a:	2300      	movs	r3, #0
 800595c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800595e:	2300      	movs	r3, #0
 8005960:	633b      	str	r3, [r7, #48]	; 0x30
 8005962:	e013      	b.n	800598c <RCC_SetFlashLatency+0x54>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	3338      	adds	r3, #56	; 0x38
 800596a:	443b      	add	r3, r7
 800596c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	429a      	cmp	r2, r3
 8005974:	d807      	bhi.n	8005986 <RCC_SetFlashLatency+0x4e>
    {
      latency = FLASH_LATENCY_RANGE[index];
 8005976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	3338      	adds	r3, #56	; 0x38
 800597c:	443b      	add	r3, r7
 800597e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005982:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8005984:	e005      	b.n	8005992 <RCC_SetFlashLatency+0x5a>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005988:	3301      	adds	r3, #1
 800598a:	633b      	str	r3, [r7, #48]	; 0x30
 800598c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598e:	2b03      	cmp	r3, #3
 8005990:	d9e8      	bls.n	8005964 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005992:	4b12      	ldr	r3, [pc, #72]	; (80059dc <RCC_SetFlashLatency+0xa4>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f023 0207 	bic.w	r2, r3, #7
 800599a:	4910      	ldr	r1, [pc, #64]	; (80059dc <RCC_SetFlashLatency+0xa4>)
 800599c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800599e:	4313      	orrs	r3, r2
 80059a0:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80059a2:	f7fc fdef 	bl	8002584 <HAL_GetTick>
 80059a6:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80059a8:	e008      	b.n	80059bc <RCC_SetFlashLatency+0x84>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80059aa:	f7fc fdeb 	bl	8002584 <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d901      	bls.n	80059bc <RCC_SetFlashLatency+0x84>
    {
      return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e007      	b.n	80059cc <RCC_SetFlashLatency+0x94>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80059bc:	4b07      	ldr	r3, [pc, #28]	; (80059dc <RCC_SetFlashLatency+0xa4>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0307 	and.w	r3, r3, #7
 80059c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d1ef      	bne.n	80059aa <RCC_SetFlashLatency+0x72>
    }
  }
  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	373c      	adds	r7, #60	; 0x3c
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd90      	pop	{r4, r7, pc}
 80059d4:	0800c6b8 	.word	0x0800c6b8
 80059d8:	0800c6c8 	.word	0x0800c6c8
 80059dc:	58004000 	.word	0x58004000

080059e0 <LL_RCC_LSE_IsEnabled>:
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80059e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <LL_RCC_LSE_IsEnabled+0x18>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e000      	b.n	80059fa <LL_RCC_LSE_IsEnabled+0x1a>
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <LL_RCC_LSE_IsReady>:
{
 8005a04:	b480      	push	{r7}
 8005a06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005a08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d101      	bne.n	8005a1c <LL_RCC_LSE_IsReady+0x18>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e000      	b.n	8005a1e <LL_RCC_LSE_IsReady+0x1a>
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <LL_RCC_SetRFWKPClockSource>:
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005a30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a38:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <LL_RCC_SetUSARTClockSource>:
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8005a5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a64:	f023 0203 	bic.w	r2, r3, #3
 8005a68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <LL_RCC_SetI2CClockSource>:
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005a88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a8c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	091b      	lsrs	r3, r3, #4
 8005a94:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005a98:	43db      	mvns	r3, r3
 8005a9a:	401a      	ands	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005aa4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005aae:	bf00      	nop
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <LL_RCC_SetLPTIMClockSource>:
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005ac2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ac6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	0c1b      	lsrs	r3, r3, #16
 8005ace:	041b      	lsls	r3, r3, #16
 8005ad0:	43db      	mvns	r3, r3
 8005ad2:	401a      	ands	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	041b      	lsls	r3, r3, #16
 8005ad8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ae2:	bf00      	nop
 8005ae4:	370c      	adds	r7, #12
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr

08005aee <LL_RCC_SetRNGClockSource>:
{
 8005aee:	b480      	push	{r7}
 8005af0:	b083      	sub	sp, #12
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005af6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005afe:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005b02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <LL_RCC_SetCLK48ClockSource>:
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8005b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b3a:	bf00      	nop
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <LL_RCC_SetADCClockSource>:
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005b4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <LL_RCC_SetRTCClockSource>:
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005b92:	bf00      	nop
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr

08005b9e <LL_RCC_GetRTCClockSource>:
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005baa:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <LL_RCC_ForceBackupDomainReset>:
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005bbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bd0:	bf00      	nop
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <LL_RCC_ReleaseBackupDomainReset>:
{
 8005bda:	b480      	push	{r7}
 8005bdc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005be6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bf2:	bf00      	nop
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b088      	sub	sp, #32
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005c04:	2300      	movs	r3, #0
 8005c06:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005c08:	2300      	movs	r3, #0
 8005c0a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d046      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8005c18:	f7ff ffc1 	bl	8005b9e <LL_RCC_GetRTCClockSource>
 8005c1c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	69ba      	ldr	r2, [r7, #24]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d03c      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005c28:	f7fe fd96 	bl	8004758 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d105      	bne.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	69db      	ldr	r3, [r3, #28]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff ff9b 	bl	8005b72 <LL_RCC_SetRTCClockSource>
 8005c3c:	e02e      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005c3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c46:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8005c48:	f7ff ffb6 	bl	8005bb8 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005c4c:	f7ff ffc5 	bl	8005bda <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005c5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005c68:	f7ff feba 	bl	80059e0 <LL_RCC_LSE_IsEnabled>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d114      	bne.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c72:	f7fc fc87 	bl	8002584 <HAL_GetTick>
 8005c76:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005c78:	e00b      	b.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c7a:	f7fc fc83 	bl	8002584 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d902      	bls.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	77fb      	strb	r3, [r7, #31]
              break;
 8005c90:	e004      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005c92:	f7ff feb7 	bl	8005a04 <LL_RCC_LSE_IsReady>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d1ee      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005c9c:	7ffb      	ldrb	r3, [r7, #31]
 8005c9e:	77bb      	strb	r3, [r7, #30]
 8005ca0:	e001      	b.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca2:	7ffb      	ldrb	r3, [r7, #31]
 8005ca4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d004      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7ff fecc 	bl	8005a54 <LL_RCC_SetUSARTClockSource>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d004      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff fef4 	bl	8005aba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0320 	and.w	r3, r3, #32
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d004      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff fee9 	bl	8005aba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0304 	and.w	r3, r3, #4
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d004      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7ff fec1 	bl	8005a80 <LL_RCC_SetI2CClockSource>
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d02b      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d12:	d008      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	695b      	ldr	r3, [r3, #20]
 8005d18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d1c:	d003      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d105      	bne.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff fedf 	bl	8005aee <LL_RCC_SetRNGClockSource>
 8005d30:	e00a      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d3a:	60fb      	str	r3, [r7, #12]
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	f7ff fed6 	bl	8005aee <LL_RCC_SetRNGClockSource>
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f7ff fee9 	bl	8005b1a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	695b      	ldr	r3, [r3, #20]
 8005d4c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005d50:	d107      	bne.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005d52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d60:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d011      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7ff fee7 	bl	8005b46 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d80:	d107      	bne.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d90:	60d3      	str	r3, [r2, #12]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d004      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7ff fe40 	bl	8005a28 <LL_RCC_SetRFWKPClockSource>
    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8005da8:	7fbb      	ldrb	r3, [r7, #30]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3720      	adds	r7, #32
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e095      	b.n	8005ef0 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d108      	bne.n	8005dde <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dd4:	d009      	beq.n	8005dea <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	61da      	str	r2, [r3, #28]
 8005ddc:	e005      	b.n	8005dea <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d106      	bne.n	8005e0a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7fc f811 	bl	8001e2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2202      	movs	r2, #2
 8005e0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e20:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e2a:	d902      	bls.n	8005e32 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	e002      	b.n	8005e38 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e36:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005e40:	d007      	beq.n	8005e52 <HAL_SPI_Init+0xa0>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e4a:	d002      	beq.n	8005e52 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e62:	431a      	orrs	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e80:	431a      	orrs	r2, r3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a1b      	ldr	r3, [r3, #32]
 8005e90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e94:	ea42 0103 	orr.w	r1, r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e9c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	0c1b      	lsrs	r3, r3, #16
 8005eae:	f003 0204 	and.w	r2, r3, #4
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb6:	f003 0310 	and.w	r3, r3, #16
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ec0:	f003 0308 	and.w	r3, r3, #8
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ece:	ea42 0103 	orr.w	r1, r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	430a      	orrs	r2, r1
 8005ede:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3710      	adds	r7, #16
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b086      	sub	sp, #24
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	4613      	mov	r3, r2
 8005f04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f06:	2300      	movs	r3, #0
 8005f08:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d101      	bne.n	8005f18 <HAL_SPI_Transmit_DMA+0x20>
 8005f14:	2302      	movs	r3, #2
 8005f16:	e0d8      	b.n	80060ca <HAL_SPI_Transmit_DMA+0x1d2>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d002      	beq.n	8005f32 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f30:	e0c6      	b.n	80060c0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d002      	beq.n	8005f3e <HAL_SPI_Transmit_DMA+0x46>
 8005f38:	88fb      	ldrh	r3, [r7, #6]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f42:	e0bd      	b.n	80060c0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2203      	movs	r2, #3
 8005f48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	88fa      	ldrh	r2, [r7, #6]
 8005f5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	88fa      	ldrh	r2, [r7, #6]
 8005f62:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f8e:	d10f      	bne.n	8005fb0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fb4:	4a47      	ldr	r2, [pc, #284]	; (80060d4 <HAL_SPI_Transmit_DMA+0x1dc>)
 8005fb6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fbc:	4a46      	ldr	r2, [pc, #280]	; (80060d8 <HAL_SPI_Transmit_DMA+0x1e0>)
 8005fbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fc4:	4a45      	ldr	r2, [pc, #276]	; (80060dc <HAL_SPI_Transmit_DMA+0x1e4>)
 8005fc6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fcc:	2200      	movs	r2, #0
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005fde:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005fe8:	d82d      	bhi.n	8006046 <HAL_SPI_Transmit_DMA+0x14e>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fee:	699b      	ldr	r3, [r3, #24]
 8005ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ff4:	d127      	bne.n	8006046 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10f      	bne.n	8006024 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006012:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006018:	b29b      	uxth	r3, r3
 800601a:	085b      	lsrs	r3, r3, #1
 800601c:	b29a      	uxth	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006022:	e010      	b.n	8006046 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006032:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006038:	b29b      	uxth	r3, r3
 800603a:	085b      	lsrs	r3, r3, #1
 800603c:	b29b      	uxth	r3, r3
 800603e:	3301      	adds	r3, #1
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604e:	4619      	mov	r1, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	330c      	adds	r3, #12
 8006056:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800605c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800605e:	f7fd fe49 	bl	8003cf4 <HAL_DMA_Start_IT>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00c      	beq.n	8006082 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800606c:	f043 0210 	orr.w	r2, r3, #16
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006080:	e01e      	b.n	80060c0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800608c:	2b40      	cmp	r3, #64	; 0x40
 800608e:	d007      	beq.n	80060a0 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800609e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	685a      	ldr	r2, [r3, #4]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0220 	orr.w	r2, r2, #32
 80060ae:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0202 	orr.w	r2, r2, #2
 80060be:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80060c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	080061c3 	.word	0x080061c3
 80060d8:	0800611d 	.word	0x0800611d
 80060dc:	080061df 	.word	0x080061df

080060e0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006128:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800612a:	f7fc fa2b 	bl	8002584 <HAL_GetTick>
 800612e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	2b20      	cmp	r3, #32
 800613c:	d03b      	beq.n	80061b6 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0220 	bic.w	r2, r2, #32
 800614c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 0202 	bic.w	r2, r2, #2
 800615c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	2164      	movs	r1, #100	; 0x64
 8006162:	6978      	ldr	r0, [r7, #20]
 8006164:	f000 f97a 	bl	800645c <SPI_EndRxTxTransaction>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d005      	beq.n	800617a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006172:	f043 0220 	orr.w	r2, r3, #32
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10a      	bne.n	8006198 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006182:	2300      	movs	r3, #0
 8006184:	60fb      	str	r3, [r7, #12]
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	60fb      	str	r3, [r7, #12]
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2200      	movs	r2, #0
 800619c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80061ae:	6978      	ldr	r0, [r7, #20]
 80061b0:	f7ff ffaa 	bl	8006108 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80061b4:	e002      	b.n	80061bc <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80061b6:	6978      	ldr	r0, [r7, #20]
 80061b8:	f7ff ff92 	bl	80060e0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061bc:	3718      	adds	r7, #24
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b084      	sub	sp, #16
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ce:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f7ff ff8f 	bl	80060f4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061d6:	bf00      	nop
 80061d8:	3710      	adds	r7, #16
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}

080061de <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b084      	sub	sp, #16
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ea:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0203 	bic.w	r2, r2, #3
 80061fa:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006200:	f043 0210 	orr.w	r2, r3, #16
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f7ff ff79 	bl	8006108 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006216:	bf00      	nop
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b088      	sub	sp, #32
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	603b      	str	r3, [r7, #0]
 800622c:	4613      	mov	r3, r2
 800622e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006230:	f7fc f9a8 	bl	8002584 <HAL_GetTick>
 8006234:	4602      	mov	r2, r0
 8006236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006238:	1a9b      	subs	r3, r3, r2
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	4413      	add	r3, r2
 800623e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006240:	f7fc f9a0 	bl	8002584 <HAL_GetTick>
 8006244:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006246:	4b39      	ldr	r3, [pc, #228]	; (800632c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	015b      	lsls	r3, r3, #5
 800624c:	0d1b      	lsrs	r3, r3, #20
 800624e:	69fa      	ldr	r2, [r7, #28]
 8006250:	fb02 f303 	mul.w	r3, r2, r3
 8006254:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006256:	e054      	b.n	8006302 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800625e:	d050      	beq.n	8006302 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006260:	f7fc f990 	bl	8002584 <HAL_GetTick>
 8006264:	4602      	mov	r2, r0
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	1ad3      	subs	r3, r2, r3
 800626a:	69fa      	ldr	r2, [r7, #28]
 800626c:	429a      	cmp	r2, r3
 800626e:	d902      	bls.n	8006276 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d13d      	bne.n	80062f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	685a      	ldr	r2, [r3, #4]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006284:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800628e:	d111      	bne.n	80062b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006298:	d004      	beq.n	80062a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062a2:	d107      	bne.n	80062b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062bc:	d10f      	bne.n	80062de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062cc:	601a      	str	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e017      	b.n	8006322 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d101      	bne.n	80062fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	3b01      	subs	r3, #1
 8006300:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	4013      	ands	r3, r2
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	429a      	cmp	r2, r3
 8006310:	bf0c      	ite	eq
 8006312:	2301      	moveq	r3, #1
 8006314:	2300      	movne	r3, #0
 8006316:	b2db      	uxtb	r3, r3
 8006318:	461a      	mov	r2, r3
 800631a:	79fb      	ldrb	r3, [r7, #7]
 800631c:	429a      	cmp	r2, r3
 800631e:	d19b      	bne.n	8006258 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3720      	adds	r7, #32
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	20000004 	.word	0x20000004

08006330 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b08a      	sub	sp, #40	; 0x28
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
 800633c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800633e:	2300      	movs	r3, #0
 8006340:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006342:	f7fc f91f 	bl	8002584 <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634a:	1a9b      	subs	r3, r3, r2
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	4413      	add	r3, r2
 8006350:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006352:	f7fc f917 	bl	8002584 <HAL_GetTick>
 8006356:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	330c      	adds	r3, #12
 800635e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006360:	4b3d      	ldr	r3, [pc, #244]	; (8006458 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	00da      	lsls	r2, r3, #3
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	0d1b      	lsrs	r3, r3, #20
 8006370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006372:	fb02 f303 	mul.w	r3, r2, r3
 8006376:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006378:	e060      	b.n	800643c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006380:	d107      	bne.n	8006392 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d104      	bne.n	8006392 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	b2db      	uxtb	r3, r3
 800638e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006390:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006398:	d050      	beq.n	800643c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800639a:	f7fc f8f3 	bl	8002584 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d902      	bls.n	80063b0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d13d      	bne.n	800642c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063c8:	d111      	bne.n	80063ee <SPI_WaitFifoStateUntilTimeout+0xbe>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063d2:	d004      	beq.n	80063de <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063dc:	d107      	bne.n	80063ee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063f6:	d10f      	bne.n	8006418 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006416:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e010      	b.n	800644e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	3b01      	subs	r3, #1
 800643a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689a      	ldr	r2, [r3, #8]
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	4013      	ands	r3, r2
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	429a      	cmp	r2, r3
 800644a:	d196      	bne.n	800637a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3728      	adds	r7, #40	; 0x28
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	20000004 	.word	0x20000004

0800645c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af02      	add	r7, sp, #8
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2200      	movs	r2, #0
 8006470:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f7ff ff5b 	bl	8006330 <SPI_WaitFifoStateUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d007      	beq.n	8006490 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006484:	f043 0220 	orr.w	r2, r3, #32
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e027      	b.n	80064e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2200      	movs	r2, #0
 8006498:	2180      	movs	r1, #128	; 0x80
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f7ff fec0 	bl	8006220 <SPI_WaitFlagStateUntilTimeout>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d007      	beq.n	80064b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064aa:	f043 0220 	orr.w	r2, r3, #32
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e014      	b.n	80064e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2200      	movs	r2, #0
 80064be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f7ff ff34 	bl	8006330 <SPI_WaitFifoStateUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d007      	beq.n	80064de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064d2:	f043 0220 	orr.w	r2, r3, #32
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e000      	b.n	80064e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d101      	bne.n	80064fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	e049      	b.n	800658e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b00      	cmp	r3, #0
 8006504:	d106      	bne.n	8006514 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7fb fe60 	bl	80021d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	3304      	adds	r3, #4
 8006524:	4619      	mov	r1, r3
 8006526:	4610      	mov	r0, r2
 8006528:	f000 fa94 	bl	8006a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3708      	adds	r7, #8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
	...

08006598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d001      	beq.n	80065b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e036      	b.n	800661e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68da      	ldr	r2, [r3, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 0201 	orr.w	r2, r2, #1
 80065c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a17      	ldr	r2, [pc, #92]	; (800662c <HAL_TIM_Base_Start_IT+0x94>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d004      	beq.n	80065dc <HAL_TIM_Base_Start_IT+0x44>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065da:	d115      	bne.n	8006608 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	4b13      	ldr	r3, [pc, #76]	; (8006630 <HAL_TIM_Base_Start_IT+0x98>)
 80065e4:	4013      	ands	r3, r2
 80065e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2b06      	cmp	r3, #6
 80065ec:	d015      	beq.n	800661a <HAL_TIM_Base_Start_IT+0x82>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065f4:	d011      	beq.n	800661a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0201 	orr.w	r2, r2, #1
 8006604:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006606:	e008      	b.n	800661a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f042 0201 	orr.w	r2, r2, #1
 8006616:	601a      	str	r2, [r3, #0]
 8006618:	e000      	b.n	800661c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800661a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40012c00 	.word	0x40012c00
 8006630:	00010007 	.word	0x00010007

08006634 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0302 	and.w	r3, r3, #2
 8006646:	2b02      	cmp	r3, #2
 8006648:	d122      	bne.n	8006690 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b02      	cmp	r3, #2
 8006656:	d11b      	bne.n	8006690 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f06f 0202 	mvn.w	r2, #2
 8006660:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	f003 0303 	and.w	r3, r3, #3
 8006672:	2b00      	cmp	r3, #0
 8006674:	d003      	beq.n	800667e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f9ce 	bl	8006a18 <HAL_TIM_IC_CaptureCallback>
 800667c:	e005      	b.n	800668a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f9c0 	bl	8006a04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 f9d1 	bl	8006a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	f003 0304 	and.w	r3, r3, #4
 800669a:	2b04      	cmp	r3, #4
 800669c:	d122      	bne.n	80066e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b04      	cmp	r3, #4
 80066aa:	d11b      	bne.n	80066e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f06f 0204 	mvn.w	r2, #4
 80066b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2202      	movs	r2, #2
 80066ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f9a4 	bl	8006a18 <HAL_TIM_IC_CaptureCallback>
 80066d0:	e005      	b.n	80066de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 f996 	bl	8006a04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 f9a7 	bl	8006a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	f003 0308 	and.w	r3, r3, #8
 80066ee:	2b08      	cmp	r3, #8
 80066f0:	d122      	bne.n	8006738 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	f003 0308 	and.w	r3, r3, #8
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d11b      	bne.n	8006738 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f06f 0208 	mvn.w	r2, #8
 8006708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2204      	movs	r2, #4
 800670e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	f003 0303 	and.w	r3, r3, #3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d003      	beq.n	8006726 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f97a 	bl	8006a18 <HAL_TIM_IC_CaptureCallback>
 8006724:	e005      	b.n	8006732 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f96c 	bl	8006a04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 f97d 	bl	8006a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	f003 0310 	and.w	r3, r3, #16
 8006742:	2b10      	cmp	r3, #16
 8006744:	d122      	bne.n	800678c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f003 0310 	and.w	r3, r3, #16
 8006750:	2b10      	cmp	r3, #16
 8006752:	d11b      	bne.n	800678c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f06f 0210 	mvn.w	r2, #16
 800675c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2208      	movs	r2, #8
 8006762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 f950 	bl	8006a18 <HAL_TIM_IC_CaptureCallback>
 8006778:	e005      	b.n	8006786 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f942 	bl	8006a04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f953 	bl	8006a2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b01      	cmp	r3, #1
 8006798:	d10e      	bne.n	80067b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d107      	bne.n	80067b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f06f 0201 	mvn.w	r2, #1
 80067b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f7fa fe19 	bl	80013ea <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c2:	2b80      	cmp	r3, #128	; 0x80
 80067c4:	d10e      	bne.n	80067e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d0:	2b80      	cmp	r3, #128	; 0x80
 80067d2:	d107      	bne.n	80067e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 faa2 	bl	8006d28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067f2:	d10e      	bne.n	8006812 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067fe:	2b80      	cmp	r3, #128	; 0x80
 8006800:	d107      	bne.n	8006812 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800680a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 fa95 	bl	8006d3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800681c:	2b40      	cmp	r3, #64	; 0x40
 800681e:	d10e      	bne.n	800683e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800682a:	2b40      	cmp	r3, #64	; 0x40
 800682c:	d107      	bne.n	800683e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f901 	bl	8006a40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	f003 0320 	and.w	r3, r3, #32
 8006848:	2b20      	cmp	r3, #32
 800684a:	d10e      	bne.n	800686a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f003 0320 	and.w	r3, r3, #32
 8006856:	2b20      	cmp	r3, #32
 8006858:	d107      	bne.n	800686a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f06f 0220 	mvn.w	r2, #32
 8006862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 fa55 	bl	8006d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800686a:	bf00      	nop
 800686c:	3708      	adds	r7, #8
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b084      	sub	sp, #16
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
 800687a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800687c:	2300      	movs	r3, #0
 800687e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <HAL_TIM_ConfigClockSource+0x1c>
 800688a:	2302      	movs	r3, #2
 800688c:	e0b6      	b.n	80069fc <HAL_TIM_ConfigClockSource+0x18a>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2202      	movs	r2, #2
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80068ac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80068b0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068b8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068ca:	d03e      	beq.n	800694a <HAL_TIM_ConfigClockSource+0xd8>
 80068cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068d0:	f200 8087 	bhi.w	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 80068d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068d8:	f000 8086 	beq.w	80069e8 <HAL_TIM_ConfigClockSource+0x176>
 80068dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068e0:	d87f      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 80068e2:	2b70      	cmp	r3, #112	; 0x70
 80068e4:	d01a      	beq.n	800691c <HAL_TIM_ConfigClockSource+0xaa>
 80068e6:	2b70      	cmp	r3, #112	; 0x70
 80068e8:	d87b      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 80068ea:	2b60      	cmp	r3, #96	; 0x60
 80068ec:	d050      	beq.n	8006990 <HAL_TIM_ConfigClockSource+0x11e>
 80068ee:	2b60      	cmp	r3, #96	; 0x60
 80068f0:	d877      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 80068f2:	2b50      	cmp	r3, #80	; 0x50
 80068f4:	d03c      	beq.n	8006970 <HAL_TIM_ConfigClockSource+0xfe>
 80068f6:	2b50      	cmp	r3, #80	; 0x50
 80068f8:	d873      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 80068fa:	2b40      	cmp	r3, #64	; 0x40
 80068fc:	d058      	beq.n	80069b0 <HAL_TIM_ConfigClockSource+0x13e>
 80068fe:	2b40      	cmp	r3, #64	; 0x40
 8006900:	d86f      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 8006902:	2b30      	cmp	r3, #48	; 0x30
 8006904:	d064      	beq.n	80069d0 <HAL_TIM_ConfigClockSource+0x15e>
 8006906:	2b30      	cmp	r3, #48	; 0x30
 8006908:	d86b      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 800690a:	2b20      	cmp	r3, #32
 800690c:	d060      	beq.n	80069d0 <HAL_TIM_ConfigClockSource+0x15e>
 800690e:	2b20      	cmp	r3, #32
 8006910:	d867      	bhi.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
 8006912:	2b00      	cmp	r3, #0
 8006914:	d05c      	beq.n	80069d0 <HAL_TIM_ConfigClockSource+0x15e>
 8006916:	2b10      	cmp	r3, #16
 8006918:	d05a      	beq.n	80069d0 <HAL_TIM_ConfigClockSource+0x15e>
 800691a:	e062      	b.n	80069e2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6818      	ldr	r0, [r3, #0]
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	6899      	ldr	r1, [r3, #8]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	f000 f972 	bl	8006c14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800693e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	609a      	str	r2, [r3, #8]
      break;
 8006948:	e04f      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	6899      	ldr	r1, [r3, #8]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	f000 f95b 	bl	8006c14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689a      	ldr	r2, [r3, #8]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800696c:	609a      	str	r2, [r3, #8]
      break;
 800696e:	e03c      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6818      	ldr	r0, [r3, #0]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	6859      	ldr	r1, [r3, #4]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	461a      	mov	r2, r3
 800697e:	f000 f8cd 	bl	8006b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2150      	movs	r1, #80	; 0x50
 8006988:	4618      	mov	r0, r3
 800698a:	f000 f926 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 800698e:	e02c      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6818      	ldr	r0, [r3, #0]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	6859      	ldr	r1, [r3, #4]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	461a      	mov	r2, r3
 800699e:	f000 f8ec 	bl	8006b7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2160      	movs	r1, #96	; 0x60
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 f916 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80069ae:	e01c      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	6859      	ldr	r1, [r3, #4]
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	461a      	mov	r2, r3
 80069be:	f000 f8ad 	bl	8006b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2140      	movs	r1, #64	; 0x40
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 f906 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80069ce:	e00c      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4619      	mov	r1, r3
 80069da:	4610      	mov	r0, r2
 80069dc:	f000 f8fd 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 80069e0:	e003      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	73fb      	strb	r3, [r7, #15]
      break;
 80069e6:	e000      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x178>
      break;
 80069e8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a34:	bf00      	nop
 8006a36:	370c      	adds	r7, #12
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a2a      	ldr	r2, [pc, #168]	; (8006b10 <TIM_Base_SetConfig+0xbc>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d003      	beq.n	8006a74 <TIM_Base_SetConfig+0x20>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a72:	d108      	bne.n	8006a86 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a21      	ldr	r2, [pc, #132]	; (8006b10 <TIM_Base_SetConfig+0xbc>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d00b      	beq.n	8006aa6 <TIM_Base_SetConfig+0x52>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a94:	d007      	beq.n	8006aa6 <TIM_Base_SetConfig+0x52>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a1e      	ldr	r2, [pc, #120]	; (8006b14 <TIM_Base_SetConfig+0xc0>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d003      	beq.n	8006aa6 <TIM_Base_SetConfig+0x52>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a1d      	ldr	r2, [pc, #116]	; (8006b18 <TIM_Base_SetConfig+0xc4>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d108      	bne.n	8006ab8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	689a      	ldr	r2, [r3, #8]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a0c      	ldr	r2, [pc, #48]	; (8006b10 <TIM_Base_SetConfig+0xbc>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d007      	beq.n	8006af4 <TIM_Base_SetConfig+0xa0>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a0b      	ldr	r2, [pc, #44]	; (8006b14 <TIM_Base_SetConfig+0xc0>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d003      	beq.n	8006af4 <TIM_Base_SetConfig+0xa0>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a0a      	ldr	r2, [pc, #40]	; (8006b18 <TIM_Base_SetConfig+0xc4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d103      	bne.n	8006afc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	691a      	ldr	r2, [r3, #16]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	615a      	str	r2, [r3, #20]
}
 8006b02:	bf00      	nop
 8006b04:	3714      	adds	r7, #20
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	40012c00 	.word	0x40012c00
 8006b14:	40014400 	.word	0x40014400
 8006b18:	40014800 	.word	0x40014800

08006b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	f023 0201 	bic.w	r2, r3, #1
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f023 030a 	bic.w	r3, r3, #10
 8006b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	621a      	str	r2, [r3, #32]
}
 8006b6e:	bf00      	nop
 8006b70:	371c      	adds	r7, #28
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b087      	sub	sp, #28
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	60f8      	str	r0, [r7, #12]
 8006b82:	60b9      	str	r1, [r7, #8]
 8006b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f023 0210 	bic.w	r2, r3, #16
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6a1b      	ldr	r3, [r3, #32]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ba4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	031b      	lsls	r3, r3, #12
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006bb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	693a      	ldr	r2, [r7, #16]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	621a      	str	r2, [r3, #32]
}
 8006bce:	bf00      	nop
 8006bd0:	371c      	adds	r7, #28
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr

08006bda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b085      	sub	sp, #20
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006bf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bf6:	683a      	ldr	r2, [r7, #0]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	f043 0307 	orr.w	r3, r3, #7
 8006c00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	609a      	str	r2, [r3, #8]
}
 8006c08:	bf00      	nop
 8006c0a:	3714      	adds	r7, #20
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b087      	sub	sp, #28
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
 8006c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	021a      	lsls	r2, r3, #8
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	431a      	orrs	r2, r3
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	609a      	str	r2, [r3, #8]
}
 8006c48:	bf00      	nop
 8006c4a:	371c      	adds	r7, #28
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d101      	bne.n	8006c6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c68:	2302      	movs	r3, #2
 8006c6a:	e04a      	b.n	8006d02 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a1f      	ldr	r2, [pc, #124]	; (8006d10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d108      	bne.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006c9c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a12      	ldr	r2, [pc, #72]	; (8006d10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d004      	beq.n	8006cd6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cd4:	d10c      	bne.n	8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	40012c00 	.word	0x40012c00

08006d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <LL_RCC_GetUSARTClockSource>:
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006d58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d5c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4013      	ands	r3, r2
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e042      	b.n	8006e08 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d106      	bne.n	8006d9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f7fb fab3 	bl	8002300 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2224      	movs	r2, #36	; 0x24
 8006d9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 fc90 	bl	80076d8 <UART_SetConfig>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d101      	bne.n	8006dc2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e022      	b.n	8006e08 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 fdc0 	bl	8007950 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006dde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689a      	ldr	r2, [r3, #8]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006dee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f042 0201 	orr.w	r2, r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 fe47 	bl	8007a94 <UART_CheckIdleState>
 8006e06:	4603      	mov	r3, r0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3708      	adds	r7, #8
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08a      	sub	sp, #40	; 0x28
 8006e14:	af02      	add	r7, sp, #8
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d17b      	bne.n	8006f22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <HAL_UART_Transmit+0x26>
 8006e30:	88fb      	ldrh	r3, [r7, #6]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e074      	b.n	8006f24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2221      	movs	r2, #33	; 0x21
 8006e46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e4a:	f7fb fb9b 	bl	8002584 <HAL_GetTick>
 8006e4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	88fa      	ldrh	r2, [r7, #6]
 8006e54:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	88fa      	ldrh	r2, [r7, #6]
 8006e5c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e68:	d108      	bne.n	8006e7c <HAL_UART_Transmit+0x6c>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d104      	bne.n	8006e7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006e72:	2300      	movs	r3, #0
 8006e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	61bb      	str	r3, [r7, #24]
 8006e7a:	e003      	b.n	8006e84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e80:	2300      	movs	r3, #0
 8006e82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e84:	e030      	b.n	8006ee8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	9300      	str	r3, [sp, #0]
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	2180      	movs	r1, #128	; 0x80
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f000 fea9 	bl	8007be8 <UART_WaitOnFlagUntilTimeout>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d005      	beq.n	8006ea8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e03d      	b.n	8006f24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10b      	bne.n	8006ec6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ebc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	3302      	adds	r3, #2
 8006ec2:	61bb      	str	r3, [r7, #24]
 8006ec4:	e007      	b.n	8006ed6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	781a      	ldrb	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1c8      	bne.n	8006e86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	2200      	movs	r2, #0
 8006efc:	2140      	movs	r1, #64	; 0x40
 8006efe:	68f8      	ldr	r0, [r7, #12]
 8006f00:	f000 fe72 	bl	8007be8 <UART_WaitOnFlagUntilTimeout>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d005      	beq.n	8006f16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e006      	b.n	8006f24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	e000      	b.n	8006f24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006f22:	2302      	movs	r3, #2
  }
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3720      	adds	r7, #32
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b091      	sub	sp, #68	; 0x44
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	4613      	mov	r3, r2
 8006f38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f40:	2b20      	cmp	r3, #32
 8006f42:	d178      	bne.n	8007036 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <HAL_UART_Transmit_IT+0x24>
 8006f4a:	88fb      	ldrh	r3, [r7, #6]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e071      	b.n	8007038 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	88fa      	ldrh	r2, [r7, #6]
 8006f5e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	88fa      	ldrh	r2, [r7, #6]
 8006f66:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2221      	movs	r2, #33	; 0x21
 8006f7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f88:	d12a      	bne.n	8006fe0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f92:	d107      	bne.n	8006fa4 <HAL_UART_Transmit_IT+0x78>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d103      	bne.n	8006fa4 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	4a29      	ldr	r2, [pc, #164]	; (8007044 <HAL_UART_Transmit_IT+0x118>)
 8006fa0:	679a      	str	r2, [r3, #120]	; 0x78
 8006fa2:	e002      	b.n	8006faa <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	4a28      	ldr	r2, [pc, #160]	; (8007048 <HAL_UART_Transmit_IT+0x11c>)
 8006fa8:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	3308      	adds	r3, #8
 8006fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb4:	e853 3f00 	ldrex	r3, [r3]
 8006fb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006fc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	3308      	adds	r3, #8
 8006fc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fca:	637a      	str	r2, [r7, #52]	; 0x34
 8006fcc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006fd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006fd2:	e841 2300 	strex	r3, r2, [r1]
 8006fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1e5      	bne.n	8006faa <HAL_UART_Transmit_IT+0x7e>
 8006fde:	e028      	b.n	8007032 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fe8:	d107      	bne.n	8006ffa <HAL_UART_Transmit_IT+0xce>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d103      	bne.n	8006ffa <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4a15      	ldr	r2, [pc, #84]	; (800704c <HAL_UART_Transmit_IT+0x120>)
 8006ff6:	679a      	str	r2, [r3, #120]	; 0x78
 8006ff8:	e002      	b.n	8007000 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	4a14      	ldr	r2, [pc, #80]	; (8007050 <HAL_UART_Transmit_IT+0x124>)
 8006ffe:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	e853 3f00 	ldrex	r3, [r3]
 800700c:	613b      	str	r3, [r7, #16]
   return(result);
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007014:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800701e:	623b      	str	r3, [r7, #32]
 8007020:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007022:	69f9      	ldr	r1, [r7, #28]
 8007024:	6a3a      	ldr	r2, [r7, #32]
 8007026:	e841 2300 	strex	r3, r2, [r1]
 800702a:	61bb      	str	r3, [r7, #24]
   return(result);
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1e6      	bne.n	8007000 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007032:	2300      	movs	r3, #0
 8007034:	e000      	b.n	8007038 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007036:	2302      	movs	r3, #2
  }
}
 8007038:	4618      	mov	r0, r3
 800703a:	3744      	adds	r7, #68	; 0x44
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	0800824f 	.word	0x0800824f
 8007048:	0800816f 	.word	0x0800816f
 800704c:	080080ad 	.word	0x080080ad
 8007050:	08007ff5 	.word	0x08007ff5

08007054 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b0ba      	sub	sp, #232	; 0xe8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800707a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800707e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007082:	4013      	ands	r3, r2
 8007084:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007088:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800708c:	2b00      	cmp	r3, #0
 800708e:	d11b      	bne.n	80070c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007094:	f003 0320 	and.w	r3, r3, #32
 8007098:	2b00      	cmp	r3, #0
 800709a:	d015      	beq.n	80070c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800709c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070a0:	f003 0320 	and.w	r3, r3, #32
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d105      	bne.n	80070b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80070a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d009      	beq.n	80070c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f000 82e3 	beq.w	8007684 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	4798      	blx	r3
      }
      return;
 80070c6:	e2dd      	b.n	8007684 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80070c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f000 8123 	beq.w	8007318 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80070d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80070d6:	4b8d      	ldr	r3, [pc, #564]	; (800730c <HAL_UART_IRQHandler+0x2b8>)
 80070d8:	4013      	ands	r3, r2
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d106      	bne.n	80070ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80070de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80070e2:	4b8b      	ldr	r3, [pc, #556]	; (8007310 <HAL_UART_IRQHandler+0x2bc>)
 80070e4:	4013      	ands	r3, r2
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8116 	beq.w	8007318 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80070ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070f0:	f003 0301 	and.w	r3, r3, #1
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d011      	beq.n	800711c <HAL_UART_IRQHandler+0xc8>
 80070f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00b      	beq.n	800711c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2201      	movs	r2, #1
 800710a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007112:	f043 0201 	orr.w	r2, r3, #1
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800711c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007120:	f003 0302 	and.w	r3, r3, #2
 8007124:	2b00      	cmp	r3, #0
 8007126:	d011      	beq.n	800714c <HAL_UART_IRQHandler+0xf8>
 8007128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800712c:	f003 0301 	and.w	r3, r3, #1
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00b      	beq.n	800714c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2202      	movs	r2, #2
 800713a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007142:	f043 0204 	orr.w	r2, r3, #4
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800714c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007150:	f003 0304 	and.w	r3, r3, #4
 8007154:	2b00      	cmp	r3, #0
 8007156:	d011      	beq.n	800717c <HAL_UART_IRQHandler+0x128>
 8007158:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800715c:	f003 0301 	and.w	r3, r3, #1
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00b      	beq.n	800717c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2204      	movs	r2, #4
 800716a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007172:	f043 0202 	orr.w	r2, r3, #2
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800717c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	2b00      	cmp	r3, #0
 8007186:	d017      	beq.n	80071b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800718c:	f003 0320 	and.w	r3, r3, #32
 8007190:	2b00      	cmp	r3, #0
 8007192:	d105      	bne.n	80071a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007194:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007198:	4b5c      	ldr	r3, [pc, #368]	; (800730c <HAL_UART_IRQHandler+0x2b8>)
 800719a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00b      	beq.n	80071b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2208      	movs	r2, #8
 80071a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ae:	f043 0208 	orr.w	r2, r3, #8
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80071b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d012      	beq.n	80071ea <HAL_UART_IRQHandler+0x196>
 80071c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00c      	beq.n	80071ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80071d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071e0:	f043 0220 	orr.w	r2, r3, #32
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f000 8249 	beq.w	8007688 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80071f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071fa:	f003 0320 	and.w	r3, r3, #32
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d013      	beq.n	800722a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d105      	bne.n	800721a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800720e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d007      	beq.n	800722a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007230:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723e:	2b40      	cmp	r3, #64	; 0x40
 8007240:	d005      	beq.n	800724e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007246:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800724a:	2b00      	cmp	r3, #0
 800724c:	d054      	beq.n	80072f8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 fe54 	bl	8007efc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800725e:	2b40      	cmp	r3, #64	; 0x40
 8007260:	d146      	bne.n	80072f0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3308      	adds	r3, #8
 8007268:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007278:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800727c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007280:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3308      	adds	r3, #8
 800728a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800728e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007292:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800729a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80072a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1d9      	bne.n	8007262 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d017      	beq.n	80072e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072be:	4a15      	ldr	r2, [pc, #84]	; (8007314 <HAL_UART_IRQHandler+0x2c0>)
 80072c0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fc fded 	bl	8003ea8 <HAL_DMA_Abort_IT>
 80072ce:	4603      	mov	r3, r0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d019      	beq.n	8007308 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80072e2:	4610      	mov	r0, r2
 80072e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e6:	e00f      	b.n	8007308 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f9eb 	bl	80076c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ee:	e00b      	b.n	8007308 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 f9e7 	bl	80076c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072f6:	e007      	b.n	8007308 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f9e3 	bl	80076c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007306:	e1bf      	b.n	8007688 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007308:	bf00      	nop
    return;
 800730a:	e1bd      	b.n	8007688 <HAL_UART_IRQHandler+0x634>
 800730c:	10000001 	.word	0x10000001
 8007310:	04000120 	.word	0x04000120
 8007314:	08007fc9 	.word	0x08007fc9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800731c:	2b01      	cmp	r3, #1
 800731e:	f040 8153 	bne.w	80075c8 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007326:	f003 0310 	and.w	r3, r3, #16
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 814c 	beq.w	80075c8 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007334:	f003 0310 	and.w	r3, r3, #16
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 8145 	beq.w	80075c8 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2210      	movs	r2, #16
 8007344:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007350:	2b40      	cmp	r3, #64	; 0x40
 8007352:	f040 80bb 	bne.w	80074cc <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007364:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007368:	2b00      	cmp	r3, #0
 800736a:	f000 818f 	beq.w	800768c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007374:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007378:	429a      	cmp	r2, r3
 800737a:	f080 8187 	bcs.w	800768c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007384:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 0320 	and.w	r3, r3, #32
 8007396:	2b00      	cmp	r3, #0
 8007398:	f040 8087 	bne.w	80074aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80073b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80073b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	461a      	mov	r2, r3
 80073c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80073ca:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80073d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80073de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d1da      	bne.n	800739c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3308      	adds	r3, #8
 80073ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073f0:	e853 3f00 	ldrex	r3, [r3]
 80073f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80073f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073f8:	f023 0301 	bic.w	r3, r3, #1
 80073fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3308      	adds	r3, #8
 8007406:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800740a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800740e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007410:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007412:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007416:	e841 2300 	strex	r3, r2, [r1]
 800741a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800741c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1e1      	bne.n	80073e6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	3308      	adds	r3, #8
 8007428:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800742c:	e853 3f00 	ldrex	r3, [r3]
 8007430:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007434:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007438:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3308      	adds	r3, #8
 8007442:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007446:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007448:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800744c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800744e:	e841 2300 	strex	r3, r2, [r1]
 8007452:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007454:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1e3      	bne.n	8007422 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2220      	movs	r2, #32
 800745e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007470:	e853 3f00 	ldrex	r3, [r3]
 8007474:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007476:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007478:	f023 0310 	bic.w	r3, r3, #16
 800747c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	461a      	mov	r2, r3
 8007486:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800748a:	65bb      	str	r3, [r7, #88]	; 0x58
 800748c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007490:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007492:	e841 2300 	strex	r3, r2, [r1]
 8007496:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007498:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1e4      	bne.n	8007468 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074a4:	4618      	mov	r0, r3
 80074a6:	f7fc fca0 	bl	8003dea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2202      	movs	r2, #2
 80074ae:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074bc:	b29b      	uxth	r3, r3
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	4619      	mov	r1, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f7fa f91d 	bl	8001704 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074ca:	e0df      	b.n	800768c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074d8:	b29b      	uxth	r3, r3
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f000 80d1 	beq.w	8007690 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80074ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f000 80cc 	beq.w	8007690 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007508:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800750c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	461a      	mov	r2, r3
 8007516:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800751a:	647b      	str	r3, [r7, #68]	; 0x44
 800751c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007520:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007522:	e841 2300 	strex	r3, r2, [r1]
 8007526:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1e4      	bne.n	80074f8 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3308      	adds	r3, #8
 8007534:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	e853 3f00 	ldrex	r3, [r3]
 800753c:	623b      	str	r3, [r7, #32]
   return(result);
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007544:	f023 0301 	bic.w	r3, r3, #1
 8007548:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3308      	adds	r3, #8
 8007552:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007556:	633a      	str	r2, [r7, #48]	; 0x30
 8007558:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800755c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800755e:	e841 2300 	strex	r3, r2, [r1]
 8007562:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1e1      	bne.n	800752e <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2220      	movs	r2, #32
 800756e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	60fb      	str	r3, [r7, #12]
   return(result);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f023 0310 	bic.w	r3, r3, #16
 8007592:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	461a      	mov	r2, r3
 800759c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80075a0:	61fb      	str	r3, [r7, #28]
 80075a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a4:	69b9      	ldr	r1, [r7, #24]
 80075a6:	69fa      	ldr	r2, [r7, #28]
 80075a8:	e841 2300 	strex	r3, r2, [r1]
 80075ac:	617b      	str	r3, [r7, #20]
   return(result);
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1e4      	bne.n	800757e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2202      	movs	r2, #2
 80075b8:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80075ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075be:	4619      	mov	r1, r3
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f7fa f89f 	bl	8001704 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075c6:	e063      	b.n	8007690 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80075c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00e      	beq.n	80075f2 <HAL_UART_IRQHandler+0x59e>
 80075d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d008      	beq.n	80075f2 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80075e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f001 fbd0 	bl	8008d90 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075f0:	e051      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80075f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d014      	beq.n	8007628 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80075fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d105      	bne.n	8007616 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800760a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800760e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d008      	beq.n	8007628 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800761a:	2b00      	cmp	r3, #0
 800761c:	d03a      	beq.n	8007694 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	4798      	blx	r3
    }
    return;
 8007626:	e035      	b.n	8007694 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800762c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007630:	2b00      	cmp	r3, #0
 8007632:	d009      	beq.n	8007648 <HAL_UART_IRQHandler+0x5f4>
 8007634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800763c:	2b00      	cmp	r3, #0
 800763e:	d003      	beq.n	8007648 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 fe79 	bl	8008338 <UART_EndTransmit_IT>
    return;
 8007646:	e026      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800764c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d009      	beq.n	8007668 <HAL_UART_IRQHandler+0x614>
 8007654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007658:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800765c:	2b00      	cmp	r3, #0
 800765e:	d003      	beq.n	8007668 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f001 fba9 	bl	8008db8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007666:	e016      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800766c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d010      	beq.n	8007696 <HAL_UART_IRQHandler+0x642>
 8007674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007678:	2b00      	cmp	r3, #0
 800767a:	da0c      	bge.n	8007696 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f001 fb91 	bl	8008da4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007682:	e008      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
      return;
 8007684:	bf00      	nop
 8007686:	e006      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
    return;
 8007688:	bf00      	nop
 800768a:	e004      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
      return;
 800768c:	bf00      	nop
 800768e:	e002      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
      return;
 8007690:	bf00      	nop
 8007692:	e000      	b.n	8007696 <HAL_UART_IRQHandler+0x642>
    return;
 8007694:	bf00      	nop
  }
}
 8007696:	37e8      	adds	r7, #232	; 0xe8
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80076a4:	bf00      	nop
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80076cc:	bf00      	nop
 80076ce:	370c      	adds	r7, #12
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b088      	sub	sp, #32
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076e0:	2300      	movs	r3, #0
 80076e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	689a      	ldr	r2, [r3, #8]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	431a      	orrs	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	431a      	orrs	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	69db      	ldr	r3, [r3, #28]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	4b8f      	ldr	r3, [pc, #572]	; (8007940 <UART_SetConfig+0x268>)
 8007704:	4013      	ands	r3, r2
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	6812      	ldr	r2, [r2, #0]
 800770a:	6979      	ldr	r1, [r7, #20]
 800770c:	430b      	orrs	r3, r1
 800770e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	68da      	ldr	r2, [r3, #12]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	430a      	orrs	r2, r1
 8007724:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	617b      	str	r3, [r7, #20]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a1b      	ldr	r3, [r3, #32]
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007740:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6812      	ldr	r2, [r2, #0]
 8007748:	6979      	ldr	r1, [r7, #20]
 800774a:	430b      	orrs	r3, r1
 800774c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007754:	f023 010f 	bic.w	r1, r3, #15
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	430a      	orrs	r2, r1
 8007762:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a76      	ldr	r2, [pc, #472]	; (8007944 <UART_SetConfig+0x26c>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d11f      	bne.n	80077ae <UART_SetConfig+0xd6>
 800776e:	2003      	movs	r0, #3
 8007770:	f7ff faee 	bl	8006d50 <LL_RCC_GetUSARTClockSource>
 8007774:	4603      	mov	r3, r0
 8007776:	2b03      	cmp	r3, #3
 8007778:	d816      	bhi.n	80077a8 <UART_SetConfig+0xd0>
 800777a:	a201      	add	r2, pc, #4	; (adr r2, 8007780 <UART_SetConfig+0xa8>)
 800777c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007780:	08007791 	.word	0x08007791
 8007784:	0800779d 	.word	0x0800779d
 8007788:	08007797 	.word	0x08007797
 800778c:	080077a3 	.word	0x080077a3
 8007790:	2301      	movs	r3, #1
 8007792:	77fb      	strb	r3, [r7, #31]
 8007794:	e00d      	b.n	80077b2 <UART_SetConfig+0xda>
 8007796:	2302      	movs	r3, #2
 8007798:	77fb      	strb	r3, [r7, #31]
 800779a:	e00a      	b.n	80077b2 <UART_SetConfig+0xda>
 800779c:	2304      	movs	r3, #4
 800779e:	77fb      	strb	r3, [r7, #31]
 80077a0:	e007      	b.n	80077b2 <UART_SetConfig+0xda>
 80077a2:	2308      	movs	r3, #8
 80077a4:	77fb      	strb	r3, [r7, #31]
 80077a6:	e004      	b.n	80077b2 <UART_SetConfig+0xda>
 80077a8:	2310      	movs	r3, #16
 80077aa:	77fb      	strb	r3, [r7, #31]
 80077ac:	e001      	b.n	80077b2 <UART_SetConfig+0xda>
 80077ae:	2310      	movs	r3, #16
 80077b0:	77fb      	strb	r3, [r7, #31]
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	69db      	ldr	r3, [r3, #28]
 80077b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077ba:	d15e      	bne.n	800787a <UART_SetConfig+0x1a2>
#endif /* LPUART1 */
  {
    switch (clocksource)
 80077bc:	7ffb      	ldrb	r3, [r7, #31]
 80077be:	3b01      	subs	r3, #1
 80077c0:	2b07      	cmp	r3, #7
 80077c2:	d822      	bhi.n	800780a <UART_SetConfig+0x132>
 80077c4:	a201      	add	r2, pc, #4	; (adr r2, 80077cc <UART_SetConfig+0xf4>)
 80077c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ca:	bf00      	nop
 80077cc:	080077ed 	.word	0x080077ed
 80077d0:	080077f5 	.word	0x080077f5
 80077d4:	0800780b 	.word	0x0800780b
 80077d8:	080077fb 	.word	0x080077fb
 80077dc:	0800780b 	.word	0x0800780b
 80077e0:	0800780b 	.word	0x0800780b
 80077e4:	0800780b 	.word	0x0800780b
 80077e8:	08007803 	.word	0x08007803
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077ec:	f7fe f858 	bl	80058a0 <HAL_RCC_GetPCLK2Freq>
 80077f0:	61b8      	str	r0, [r7, #24]
        break;
 80077f2:	e00f      	b.n	8007814 <UART_SetConfig+0x13c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077f4:	4b54      	ldr	r3, [pc, #336]	; (8007948 <UART_SetConfig+0x270>)
 80077f6:	61bb      	str	r3, [r7, #24]
        break;
 80077f8:	e00c      	b.n	8007814 <UART_SetConfig+0x13c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077fa:	f7fd ffd1 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 80077fe:	61b8      	str	r0, [r7, #24]
        break;
 8007800:	e008      	b.n	8007814 <UART_SetConfig+0x13c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007806:	61bb      	str	r3, [r7, #24]
        break;
 8007808:	e004      	b.n	8007814 <UART_SetConfig+0x13c>
      default:
        pclk = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	77bb      	strb	r3, [r7, #30]
        break;
 8007812:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d07e      	beq.n	8007918 <UART_SetConfig+0x240>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781e:	4a4b      	ldr	r2, [pc, #300]	; (800794c <UART_SetConfig+0x274>)
 8007820:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007824:	461a      	mov	r2, r3
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	fbb3 f3f2 	udiv	r3, r3, r2
 800782c:	005a      	lsls	r2, r3, #1
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	085b      	lsrs	r3, r3, #1
 8007834:	441a      	add	r2, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	fbb2 f3f3 	udiv	r3, r2, r3
 800783e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	2b0f      	cmp	r3, #15
 8007844:	d916      	bls.n	8007874 <UART_SetConfig+0x19c>
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800784c:	d212      	bcs.n	8007874 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	b29b      	uxth	r3, r3
 8007852:	f023 030f 	bic.w	r3, r3, #15
 8007856:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	085b      	lsrs	r3, r3, #1
 800785c:	b29b      	uxth	r3, r3
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	b29a      	uxth	r2, r3
 8007864:	89fb      	ldrh	r3, [r7, #14]
 8007866:	4313      	orrs	r3, r2
 8007868:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	89fa      	ldrh	r2, [r7, #14]
 8007870:	60da      	str	r2, [r3, #12]
 8007872:	e051      	b.n	8007918 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8007874:	2301      	movs	r3, #1
 8007876:	77bb      	strb	r3, [r7, #30]
 8007878:	e04e      	b.n	8007918 <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 800787a:	7ffb      	ldrb	r3, [r7, #31]
 800787c:	3b01      	subs	r3, #1
 800787e:	2b07      	cmp	r3, #7
 8007880:	d821      	bhi.n	80078c6 <UART_SetConfig+0x1ee>
 8007882:	a201      	add	r2, pc, #4	; (adr r2, 8007888 <UART_SetConfig+0x1b0>)
 8007884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007888:	080078a9 	.word	0x080078a9
 800788c:	080078b1 	.word	0x080078b1
 8007890:	080078c7 	.word	0x080078c7
 8007894:	080078b7 	.word	0x080078b7
 8007898:	080078c7 	.word	0x080078c7
 800789c:	080078c7 	.word	0x080078c7
 80078a0:	080078c7 	.word	0x080078c7
 80078a4:	080078bf 	.word	0x080078bf
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078a8:	f7fd fffa 	bl	80058a0 <HAL_RCC_GetPCLK2Freq>
 80078ac:	61b8      	str	r0, [r7, #24]
        break;
 80078ae:	e00f      	b.n	80078d0 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078b0:	4b25      	ldr	r3, [pc, #148]	; (8007948 <UART_SetConfig+0x270>)
 80078b2:	61bb      	str	r3, [r7, #24]
        break;
 80078b4:	e00c      	b.n	80078d0 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078b6:	f7fd ff73 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 80078ba:	61b8      	str	r0, [r7, #24]
        break;
 80078bc:	e008      	b.n	80078d0 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078c2:	61bb      	str	r3, [r7, #24]
        break;
 80078c4:	e004      	b.n	80078d0 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 80078c6:	2300      	movs	r3, #0
 80078c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	77bb      	strb	r3, [r7, #30]
        break;
 80078ce:	bf00      	nop
    }

    if (pclk != 0U)
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d020      	beq.n	8007918 <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078da:	4a1c      	ldr	r2, [pc, #112]	; (800794c <UART_SetConfig+0x274>)
 80078dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078e0:	461a      	mov	r2, r3
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	fbb3 f2f2 	udiv	r2, r3, r2
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	085b      	lsrs	r3, r3, #1
 80078ee:	441a      	add	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80078f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	2b0f      	cmp	r3, #15
 80078fe:	d909      	bls.n	8007914 <UART_SetConfig+0x23c>
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007906:	d205      	bcs.n	8007914 <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	b29a      	uxth	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	60da      	str	r2, [r3, #12]
 8007912:	e001      	b.n	8007918 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007934:	7fbb      	ldrb	r3, [r7, #30]
}
 8007936:	4618      	mov	r0, r3
 8007938:	3720      	adds	r7, #32
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	cfff69f3 	.word	0xcfff69f3
 8007944:	40013800 	.word	0x40013800
 8007948:	00f42400 	.word	0x00f42400
 800794c:	0800c778 	.word	0x0800c778

08007950 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00a      	beq.n	800797a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	430a      	orrs	r2, r1
 8007978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800797e:	f003 0302 	and.w	r3, r3, #2
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00a      	beq.n	800799c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	430a      	orrs	r2, r1
 800799a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a0:	f003 0304 	and.w	r3, r3, #4
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00a      	beq.n	80079be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	430a      	orrs	r2, r1
 80079bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c2:	f003 0308 	and.w	r3, r3, #8
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00a      	beq.n	80079e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	430a      	orrs	r2, r1
 80079de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e4:	f003 0310 	and.w	r3, r3, #16
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00a      	beq.n	8007a02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	430a      	orrs	r2, r1
 8007a00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a06:	f003 0320 	and.w	r3, r3, #32
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00a      	beq.n	8007a24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d01a      	beq.n	8007a66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	430a      	orrs	r2, r1
 8007a44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a4e:	d10a      	bne.n	8007a66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00a      	beq.n	8007a88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	430a      	orrs	r2, r1
 8007a86:	605a      	str	r2, [r3, #4]
  }
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b098      	sub	sp, #96	; 0x60
 8007a98:	af02      	add	r7, sp, #8
 8007a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007aa4:	f7fa fd6e 	bl	8002584 <HAL_GetTick>
 8007aa8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0308 	and.w	r3, r3, #8
 8007ab4:	2b08      	cmp	r3, #8
 8007ab6:	d12f      	bne.n	8007b18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ab8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 f88e 	bl	8007be8 <UART_WaitOnFlagUntilTimeout>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d022      	beq.n	8007b18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ada:	e853 3f00 	ldrex	r3, [r3]
 8007ade:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ae6:	653b      	str	r3, [r7, #80]	; 0x50
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	461a      	mov	r2, r3
 8007aee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007af0:	647b      	str	r3, [r7, #68]	; 0x44
 8007af2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007af6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007af8:	e841 2300 	strex	r3, r2, [r1]
 8007afc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1e6      	bne.n	8007ad2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e063      	b.n	8007be0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0304 	and.w	r3, r3, #4
 8007b22:	2b04      	cmp	r3, #4
 8007b24:	d149      	bne.n	8007bba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b2a:	9300      	str	r3, [sp, #0]
 8007b2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f857 	bl	8007be8 <UART_WaitOnFlagUntilTimeout>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d03c      	beq.n	8007bba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b48:	e853 3f00 	ldrex	r3, [r3]
 8007b4c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b4e:	6a3b      	ldr	r3, [r7, #32]
 8007b50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b5e:	633b      	str	r3, [r7, #48]	; 0x30
 8007b60:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b66:	e841 2300 	strex	r3, r2, [r1]
 8007b6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1e6      	bne.n	8007b40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3308      	adds	r3, #8
 8007b78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	e853 3f00 	ldrex	r3, [r3]
 8007b80:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f023 0301 	bic.w	r3, r3, #1
 8007b88:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b92:	61fa      	str	r2, [r7, #28]
 8007b94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	69b9      	ldr	r1, [r7, #24]
 8007b98:	69fa      	ldr	r2, [r7, #28]
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	617b      	str	r3, [r7, #20]
   return(result);
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e5      	bne.n	8007b72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2220      	movs	r2, #32
 8007baa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	e012      	b.n	8007be0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2220      	movs	r2, #32
 8007bbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3758      	adds	r7, #88	; 0x58
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	603b      	str	r3, [r7, #0]
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bf8:	e049      	b.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bfa:	69bb      	ldr	r3, [r7, #24]
 8007bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c00:	d045      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c02:	f7fa fcbf 	bl	8002584 <HAL_GetTick>
 8007c06:	4602      	mov	r2, r0
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	1ad3      	subs	r3, r2, r3
 8007c0c:	69ba      	ldr	r2, [r7, #24]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d302      	bcc.n	8007c18 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e048      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 0304 	and.w	r3, r3, #4
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d031      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69db      	ldr	r3, [r3, #28]
 8007c30:	f003 0308 	and.w	r3, r3, #8
 8007c34:	2b08      	cmp	r3, #8
 8007c36:	d110      	bne.n	8007c5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f000 f95b 	bl	8007efc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2208      	movs	r2, #8
 8007c4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e029      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	69db      	ldr	r3, [r3, #28]
 8007c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c68:	d111      	bne.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f941 	bl	8007efc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e00f      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69da      	ldr	r2, [r3, #28]
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	4013      	ands	r3, r2
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	bf0c      	ite	eq
 8007c9e:	2301      	moveq	r3, #1
 8007ca0:	2300      	movne	r3, #0
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	79fb      	ldrb	r3, [r7, #7]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d0a6      	beq.n	8007bfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b0a3      	sub	sp, #140	; 0x8c
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	88fa      	ldrh	r2, [r7, #6]
 8007cd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	88fa      	ldrh	r2, [r7, #6]
 8007cd8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cea:	d10e      	bne.n	8007d0a <UART_Start_Receive_IT+0x52>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d105      	bne.n	8007d00 <UART_Start_Receive_IT+0x48>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007cfa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007cfe:	e02d      	b.n	8007d5c <UART_Start_Receive_IT+0xa4>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	22ff      	movs	r2, #255	; 0xff
 8007d04:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d08:	e028      	b.n	8007d5c <UART_Start_Receive_IT+0xa4>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d10d      	bne.n	8007d2e <UART_Start_Receive_IT+0x76>
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d104      	bne.n	8007d24 <UART_Start_Receive_IT+0x6c>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	22ff      	movs	r2, #255	; 0xff
 8007d1e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d22:	e01b      	b.n	8007d5c <UART_Start_Receive_IT+0xa4>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	227f      	movs	r2, #127	; 0x7f
 8007d28:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d2c:	e016      	b.n	8007d5c <UART_Start_Receive_IT+0xa4>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d36:	d10d      	bne.n	8007d54 <UART_Start_Receive_IT+0x9c>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d104      	bne.n	8007d4a <UART_Start_Receive_IT+0x92>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	227f      	movs	r2, #127	; 0x7f
 8007d44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d48:	e008      	b.n	8007d5c <UART_Start_Receive_IT+0xa4>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	223f      	movs	r2, #63	; 0x3f
 8007d4e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d52:	e003      	b.n	8007d5c <UART_Start_Receive_IT+0xa4>
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2222      	movs	r2, #34	; 0x22
 8007d68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	3308      	adds	r3, #8
 8007d72:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d76:	e853 3f00 	ldrex	r3, [r3]
 8007d7a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007d7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d7e:	f043 0301 	orr.w	r3, r3, #1
 8007d82:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	3308      	adds	r3, #8
 8007d8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007d90:	673a      	str	r2, [r7, #112]	; 0x70
 8007d92:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d94:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007d96:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007d98:	e841 2300 	strex	r3, r2, [r1]
 8007d9c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007d9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1e3      	bne.n	8007d6c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007da8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007dac:	d14f      	bne.n	8007e4e <UART_Start_Receive_IT+0x196>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007db4:	88fa      	ldrh	r2, [r7, #6]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d349      	bcc.n	8007e4e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dc2:	d107      	bne.n	8007dd4 <UART_Start_Receive_IT+0x11c>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d103      	bne.n	8007dd4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4a47      	ldr	r2, [pc, #284]	; (8007eec <UART_Start_Receive_IT+0x234>)
 8007dd0:	675a      	str	r2, [r3, #116]	; 0x74
 8007dd2:	e002      	b.n	8007dda <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	4a46      	ldr	r2, [pc, #280]	; (8007ef0 <UART_Start_Receive_IT+0x238>)
 8007dd8:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d01a      	beq.n	8007e18 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007df0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007df6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007e04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e06:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e08:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e0a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e0c:	e841 2300 	strex	r3, r2, [r1]
 8007e10:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007e12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1e4      	bne.n	8007de2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	3308      	adds	r3, #8
 8007e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e22:	e853 3f00 	ldrex	r3, [r3]
 8007e26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e2e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3308      	adds	r3, #8
 8007e36:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007e38:	64ba      	str	r2, [r7, #72]	; 0x48
 8007e3a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007e3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e40:	e841 2300 	strex	r3, r2, [r1]
 8007e44:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1e5      	bne.n	8007e18 <UART_Start_Receive_IT+0x160>
 8007e4c:	e046      	b.n	8007edc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e56:	d107      	bne.n	8007e68 <UART_Start_Receive_IT+0x1b0>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d103      	bne.n	8007e68 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4a24      	ldr	r2, [pc, #144]	; (8007ef4 <UART_Start_Receive_IT+0x23c>)
 8007e64:	675a      	str	r2, [r3, #116]	; 0x74
 8007e66:	e002      	b.n	8007e6e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	4a23      	ldr	r2, [pc, #140]	; (8007ef8 <UART_Start_Receive_IT+0x240>)
 8007e6c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	691b      	ldr	r3, [r3, #16]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d019      	beq.n	8007eaa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7e:	e853 3f00 	ldrex	r3, [r3]
 8007e82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e86:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007e8a:	677b      	str	r3, [r7, #116]	; 0x74
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	461a      	mov	r2, r3
 8007e92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e94:	637b      	str	r3, [r7, #52]	; 0x34
 8007e96:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e9c:	e841 2300 	strex	r3, r2, [r1]
 8007ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1e6      	bne.n	8007e76 <UART_Start_Receive_IT+0x1be>
 8007ea8:	e018      	b.n	8007edc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	e853 3f00 	ldrex	r3, [r3]
 8007eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	f043 0320 	orr.w	r3, r3, #32
 8007ebe:	67bb      	str	r3, [r7, #120]	; 0x78
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ec8:	623b      	str	r3, [r7, #32]
 8007eca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ecc:	69f9      	ldr	r1, [r7, #28]
 8007ece:	6a3a      	ldr	r2, [r7, #32]
 8007ed0:	e841 2300 	strex	r3, r2, [r1]
 8007ed4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ed6:	69bb      	ldr	r3, [r7, #24]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1e6      	bne.n	8007eaa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	378c      	adds	r7, #140	; 0x8c
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	08008a35 	.word	0x08008a35
 8007ef0:	080086e1 	.word	0x080086e1
 8007ef4:	08008537 	.word	0x08008537
 8007ef8:	0800838f 	.word	0x0800838f

08007efc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b095      	sub	sp, #84	; 0x54
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f22:	643b      	str	r3, [r7, #64]	; 0x40
 8007f24:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f28:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f2a:	e841 2300 	strex	r3, r2, [r1]
 8007f2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1e6      	bne.n	8007f04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	3308      	adds	r3, #8
 8007f3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3e:	6a3b      	ldr	r3, [r7, #32]
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f4c:	f023 0301 	bic.w	r3, r3, #1
 8007f50:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	3308      	adds	r3, #8
 8007f58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f62:	e841 2300 	strex	r3, r2, [r1]
 8007f66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1e3      	bne.n	8007f36 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d118      	bne.n	8007fa8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	f023 0310 	bic.w	r3, r3, #16
 8007f8a:	647b      	str	r3, [r7, #68]	; 0x44
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	461a      	mov	r2, r3
 8007f92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f94:	61bb      	str	r3, [r7, #24]
 8007f96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f98:	6979      	ldr	r1, [r7, #20]
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	e841 2300 	strex	r3, r2, [r1]
 8007fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d1e6      	bne.n	8007f76 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2220      	movs	r2, #32
 8007fac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007fbc:	bf00      	nop
 8007fbe:	3754      	adds	r7, #84	; 0x54
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b084      	sub	sp, #16
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f7ff fb6c 	bl	80076c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fec:	bf00      	nop
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b08f      	sub	sp, #60	; 0x3c
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008002:	2b21      	cmp	r3, #33	; 0x21
 8008004:	d14c      	bne.n	80080a0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800800c:	b29b      	uxth	r3, r3
 800800e:	2b00      	cmp	r3, #0
 8008010:	d132      	bne.n	8008078 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008018:	6a3b      	ldr	r3, [r7, #32]
 800801a:	e853 3f00 	ldrex	r3, [r3]
 800801e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008026:	637b      	str	r3, [r7, #52]	; 0x34
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	461a      	mov	r2, r3
 800802e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008030:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008032:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008036:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008038:	e841 2300 	strex	r3, r2, [r1]
 800803c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800803e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1e6      	bne.n	8008012 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	e853 3f00 	ldrex	r3, [r3]
 8008050:	60bb      	str	r3, [r7, #8]
   return(result);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008058:	633b      	str	r3, [r7, #48]	; 0x30
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	461a      	mov	r2, r3
 8008060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008062:	61bb      	str	r3, [r7, #24]
 8008064:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008066:	6979      	ldr	r1, [r7, #20]
 8008068:	69ba      	ldr	r2, [r7, #24]
 800806a:	e841 2300 	strex	r3, r2, [r1]
 800806e:	613b      	str	r3, [r7, #16]
   return(result);
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d1e6      	bne.n	8008044 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008076:	e013      	b.n	80080a0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800807c:	781a      	ldrb	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008094:	b29b      	uxth	r3, r3
 8008096:	3b01      	subs	r3, #1
 8008098:	b29a      	uxth	r2, r3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80080a0:	bf00      	nop
 80080a2:	373c      	adds	r7, #60	; 0x3c
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b091      	sub	sp, #68	; 0x44
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ba:	2b21      	cmp	r3, #33	; 0x21
 80080bc:	d151      	bne.n	8008162 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d132      	bne.n	8008130 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d2:	e853 3f00 	ldrex	r3, [r3]
 80080d6:	623b      	str	r3, [r7, #32]
   return(result);
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080de:	63bb      	str	r3, [r7, #56]	; 0x38
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	461a      	mov	r2, r3
 80080e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e8:	633b      	str	r3, [r7, #48]	; 0x30
 80080ea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80080ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080f0:	e841 2300 	strex	r3, r2, [r1]
 80080f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80080f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d1e6      	bne.n	80080ca <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	60fb      	str	r3, [r7, #12]
   return(result);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008110:	637b      	str	r3, [r7, #52]	; 0x34
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	461a      	mov	r2, r3
 8008118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800811a:	61fb      	str	r3, [r7, #28]
 800811c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811e:	69b9      	ldr	r1, [r7, #24]
 8008120:	69fa      	ldr	r2, [r7, #28]
 8008122:	e841 2300 	strex	r3, r2, [r1]
 8008126:	617b      	str	r3, [r7, #20]
   return(result);
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1e6      	bne.n	80080fc <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800812e:	e018      	b.n	8008162 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008134:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008144:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800814a:	1c9a      	adds	r2, r3, #2
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008156:	b29b      	uxth	r3, r3
 8008158:	3b01      	subs	r3, #1
 800815a:	b29a      	uxth	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008162:	bf00      	nop
 8008164:	3744      	adds	r7, #68	; 0x44
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800816e:	b480      	push	{r7}
 8008170:	b091      	sub	sp, #68	; 0x44
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800817c:	2b21      	cmp	r3, #33	; 0x21
 800817e:	d160      	bne.n	8008242 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008186:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008188:	e057      	b.n	800823a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008190:	b29b      	uxth	r3, r3
 8008192:	2b00      	cmp	r3, #0
 8008194:	d133      	bne.n	80081fe <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	3308      	adds	r3, #8
 800819c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a0:	e853 3f00 	ldrex	r3, [r3]
 80081a4:	623b      	str	r3, [r7, #32]
   return(result);
 80081a6:	6a3b      	ldr	r3, [r7, #32]
 80081a8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80081ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	3308      	adds	r3, #8
 80081b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081b6:	633a      	str	r2, [r7, #48]	; 0x30
 80081b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081be:	e841 2300 	strex	r3, r2, [r1]
 80081c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d1e5      	bne.n	8008196 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	e853 3f00 	ldrex	r3, [r3]
 80081d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081de:	637b      	str	r3, [r7, #52]	; 0x34
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	461a      	mov	r2, r3
 80081e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081e8:	61fb      	str	r3, [r7, #28]
 80081ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ec:	69b9      	ldr	r1, [r7, #24]
 80081ee:	69fa      	ldr	r2, [r7, #28]
 80081f0:	e841 2300 	strex	r3, r2, [r1]
 80081f4:	617b      	str	r3, [r7, #20]
   return(result);
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1e6      	bne.n	80081ca <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80081fc:	e021      	b.n	8008242 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69db      	ldr	r3, [r3, #28]
 8008204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008208:	2b00      	cmp	r3, #0
 800820a:	d013      	beq.n	8008234 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008210:	781a      	ldrb	r2, [r3, #0]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800821c:	1c5a      	adds	r2, r3, #1
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008228:	b29b      	uxth	r3, r3
 800822a:	3b01      	subs	r3, #1
 800822c:	b29a      	uxth	r2, r3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008234:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008236:	3b01      	subs	r3, #1
 8008238:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800823a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1a4      	bne.n	800818a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008240:	e7ff      	b.n	8008242 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008242:	bf00      	nop
 8008244:	3744      	adds	r7, #68	; 0x44
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr

0800824e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800824e:	b480      	push	{r7}
 8008250:	b091      	sub	sp, #68	; 0x44
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800825c:	2b21      	cmp	r3, #33	; 0x21
 800825e:	d165      	bne.n	800832c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008266:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008268:	e05c      	b.n	8008324 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008270:	b29b      	uxth	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d133      	bne.n	80082de <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	3308      	adds	r3, #8
 800827c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827e:	6a3b      	ldr	r3, [r7, #32]
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	61fb      	str	r3, [r7, #28]
   return(result);
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800828c:	637b      	str	r3, [r7, #52]	; 0x34
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	3308      	adds	r3, #8
 8008294:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008296:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008298:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800829c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800829e:	e841 2300 	strex	r3, r2, [r1]
 80082a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d1e5      	bne.n	8008276 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	e853 3f00 	ldrex	r3, [r3]
 80082b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082be:	633b      	str	r3, [r7, #48]	; 0x30
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	461a      	mov	r2, r3
 80082c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082c8:	61bb      	str	r3, [r7, #24]
 80082ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	6979      	ldr	r1, [r7, #20]
 80082ce:	69ba      	ldr	r2, [r7, #24]
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	613b      	str	r3, [r7, #16]
   return(result);
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e6      	bne.n	80082aa <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80082dc:	e026      	b.n	800832c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	69db      	ldr	r3, [r3, #28]
 80082e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d018      	beq.n	800831e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082f0:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80082f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082f4:	881b      	ldrh	r3, [r3, #0]
 80082f6:	461a      	mov	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008300:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008306:	1c9a      	adds	r2, r3, #2
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008312:	b29b      	uxth	r3, r3
 8008314:	3b01      	subs	r3, #1
 8008316:	b29a      	uxth	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800831e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008320:	3b01      	subs	r3, #1
 8008322:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008324:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008326:	2b00      	cmp	r3, #0
 8008328:	d19f      	bne.n	800826a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800832a:	e7ff      	b.n	800832c <UART_TxISR_16BIT_FIFOEN+0xde>
 800832c:	bf00      	nop
 800832e:	3744      	adds	r7, #68	; 0x44
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b088      	sub	sp, #32
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	e853 3f00 	ldrex	r3, [r3]
 800834c:	60bb      	str	r3, [r7, #8]
   return(result);
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008354:	61fb      	str	r3, [r7, #28]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	461a      	mov	r2, r3
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	61bb      	str	r3, [r7, #24]
 8008360:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008362:	6979      	ldr	r1, [r7, #20]
 8008364:	69ba      	ldr	r2, [r7, #24]
 8008366:	e841 2300 	strex	r3, r2, [r1]
 800836a:	613b      	str	r3, [r7, #16]
   return(result);
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1e6      	bne.n	8008340 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2220      	movs	r2, #32
 8008376:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f7ff f98b 	bl	800769c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008386:	bf00      	nop
 8008388:	3720      	adds	r7, #32
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b09c      	sub	sp, #112	; 0x70
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800839c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083a6:	2b22      	cmp	r3, #34	; 0x22
 80083a8:	f040 80b9 	bne.w	800851e <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80083b6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80083ba:	b2d9      	uxtb	r1, r3
 80083bc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80083c0:	b2da      	uxtb	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083c6:	400a      	ands	r2, r1
 80083c8:	b2d2      	uxtb	r2, r2
 80083ca:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083d0:	1c5a      	adds	r2, r3, #1
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80083dc:	b29b      	uxth	r3, r3
 80083de:	3b01      	subs	r3, #1
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f040 809c 	bne.w	800852e <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083fe:	e853 3f00 	ldrex	r3, [r3]
 8008402:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008404:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008406:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800840a:	66bb      	str	r3, [r7, #104]	; 0x68
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	461a      	mov	r2, r3
 8008412:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008414:	65bb      	str	r3, [r7, #88]	; 0x58
 8008416:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008418:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800841a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800841c:	e841 2300 	strex	r3, r2, [r1]
 8008420:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008424:	2b00      	cmp	r3, #0
 8008426:	d1e6      	bne.n	80083f6 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	3308      	adds	r3, #8
 800842e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008432:	e853 3f00 	ldrex	r3, [r3]
 8008436:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800843a:	f023 0301 	bic.w	r3, r3, #1
 800843e:	667b      	str	r3, [r7, #100]	; 0x64
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	3308      	adds	r3, #8
 8008446:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008448:	647a      	str	r2, [r7, #68]	; 0x44
 800844a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800844e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008450:	e841 2300 	strex	r3, r2, [r1]
 8008454:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1e5      	bne.n	8008428 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2220      	movs	r2, #32
 8008460:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	671a      	str	r2, [r3, #112]	; 0x70
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
        }
      }
#else
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d018      	beq.n	80084b0 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008486:	e853 3f00 	ldrex	r3, [r3]
 800848a:	623b      	str	r3, [r7, #32]
   return(result);
 800848c:	6a3b      	ldr	r3, [r7, #32]
 800848e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008492:	663b      	str	r3, [r7, #96]	; 0x60
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	461a      	mov	r2, r3
 800849a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800849c:	633b      	str	r3, [r7, #48]	; 0x30
 800849e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084a4:	e841 2300 	strex	r3, r2, [r1]
 80084a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d1e6      	bne.n	800847e <UART_RxISR_8BIT+0xf0>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d12e      	bne.n	8008516 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f023 0310 	bic.w	r3, r3, #16
 80084d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	461a      	mov	r2, r3
 80084da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084dc:	61fb      	str	r3, [r7, #28]
 80084de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e0:	69b9      	ldr	r1, [r7, #24]
 80084e2:	69fa      	ldr	r2, [r7, #28]
 80084e4:	e841 2300 	strex	r3, r2, [r1]
 80084e8:	617b      	str	r3, [r7, #20]
   return(result);
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1e6      	bne.n	80084be <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	69db      	ldr	r3, [r3, #28]
 80084f6:	f003 0310 	and.w	r3, r3, #16
 80084fa:	2b10      	cmp	r3, #16
 80084fc:	d103      	bne.n	8008506 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2210      	movs	r2, #16
 8008504:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800850c:	4619      	mov	r1, r3
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f7f9 f8f8 	bl	8001704 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008514:	e00b      	b.n	800852e <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f7ff f8ca 	bl	80076b0 <HAL_UART_RxCpltCallback>
}
 800851c:	e007      	b.n	800852e <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	699a      	ldr	r2, [r3, #24]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f042 0208 	orr.w	r2, r2, #8
 800852c:	619a      	str	r2, [r3, #24]
}
 800852e:	bf00      	nop
 8008530:	3770      	adds	r7, #112	; 0x70
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008536:	b580      	push	{r7, lr}
 8008538:	b09c      	sub	sp, #112	; 0x70
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008544:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800854e:	2b22      	cmp	r3, #34	; 0x22
 8008550:	f040 80b9 	bne.w	80086c6 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800855a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008562:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008564:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008568:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800856c:	4013      	ands	r3, r2
 800856e:	b29a      	uxth	r2, r3
 8008570:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008572:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008578:	1c9a      	adds	r2, r3, #2
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008584:	b29b      	uxth	r3, r3
 8008586:	3b01      	subs	r3, #1
 8008588:	b29a      	uxth	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008596:	b29b      	uxth	r3, r3
 8008598:	2b00      	cmp	r3, #0
 800859a:	f040 809c 	bne.w	80086d6 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085a6:	e853 3f00 	ldrex	r3, [r3]
 80085aa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80085ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80085ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085b2:	667b      	str	r3, [r7, #100]	; 0x64
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	461a      	mov	r2, r3
 80085ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80085bc:	657b      	str	r3, [r7, #84]	; 0x54
 80085be:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80085c2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80085c4:	e841 2300 	strex	r3, r2, [r1]
 80085c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80085ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d1e6      	bne.n	800859e <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	3308      	adds	r3, #8
 80085d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085da:	e853 3f00 	ldrex	r3, [r3]
 80085de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80085e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e2:	f023 0301 	bic.w	r3, r3, #1
 80085e6:	663b      	str	r3, [r7, #96]	; 0x60
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	3308      	adds	r3, #8
 80085ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80085f0:	643a      	str	r2, [r7, #64]	; 0x40
 80085f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80085f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80085f8:	e841 2300 	strex	r3, r2, [r1]
 80085fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80085fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1e5      	bne.n	80085d0 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2220      	movs	r2, #32
 8008608:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	671a      	str	r2, [r3, #112]	; 0x70
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
        }
      }
#else
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d018      	beq.n	8008658 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862c:	6a3b      	ldr	r3, [r7, #32]
 800862e:	e853 3f00 	ldrex	r3, [r3]
 8008632:	61fb      	str	r3, [r7, #28]
   return(result);
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800863a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	461a      	mov	r2, r3
 8008642:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008646:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008648:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800864a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800864c:	e841 2300 	strex	r3, r2, [r1]
 8008650:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008654:	2b00      	cmp	r3, #0
 8008656:	d1e6      	bne.n	8008626 <UART_RxISR_16BIT+0xf0>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800865c:	2b01      	cmp	r3, #1
 800865e:	d12e      	bne.n	80086be <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	e853 3f00 	ldrex	r3, [r3]
 8008672:	60bb      	str	r3, [r7, #8]
   return(result);
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	f023 0310 	bic.w	r3, r3, #16
 800867a:	65bb      	str	r3, [r7, #88]	; 0x58
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	461a      	mov	r2, r3
 8008682:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008684:	61bb      	str	r3, [r7, #24]
 8008686:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008688:	6979      	ldr	r1, [r7, #20]
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	e841 2300 	strex	r3, r2, [r1]
 8008690:	613b      	str	r3, [r7, #16]
   return(result);
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1e6      	bne.n	8008666 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	f003 0310 	and.w	r3, r3, #16
 80086a2:	2b10      	cmp	r3, #16
 80086a4:	d103      	bne.n	80086ae <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2210      	movs	r2, #16
 80086ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7f9 f824 	bl	8001704 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086bc:	e00b      	b.n	80086d6 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7fe fff6 	bl	80076b0 <HAL_UART_RxCpltCallback>
}
 80086c4:	e007      	b.n	80086d6 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	699a      	ldr	r2, [r3, #24]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f042 0208 	orr.w	r2, r2, #8
 80086d4:	619a      	str	r2, [r3, #24]
}
 80086d6:	bf00      	nop
 80086d8:	3770      	adds	r7, #112	; 0x70
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
	...

080086e0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b0ac      	sub	sp, #176	; 0xb0
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80086ee:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	69db      	ldr	r3, [r3, #28]
 80086f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008716:	2b22      	cmp	r3, #34	; 0x22
 8008718:	f040 817d 	bne.w	8008a16 <UART_RxISR_8BIT_FIFOEN+0x336>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008722:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008726:	e120      	b.n	800896a <UART_RxISR_8BIT_FIFOEN+0x28a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800872e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008732:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8008736:	b2d9      	uxtb	r1, r3
 8008738:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800873c:	b2da      	uxtb	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008742:	400a      	ands	r2, r1
 8008744:	b2d2      	uxtb	r2, r2
 8008746:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800874c:	1c5a      	adds	r2, r3, #1
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008758:	b29b      	uxth	r3, r3
 800875a:	3b01      	subs	r3, #1
 800875c:	b29a      	uxth	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	69db      	ldr	r3, [r3, #28]
 800876a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800876e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008772:	f003 0307 	and.w	r3, r3, #7
 8008776:	2b00      	cmp	r3, #0
 8008778:	d053      	beq.n	8008822 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800877a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800877e:	f003 0301 	and.w	r3, r3, #1
 8008782:	2b00      	cmp	r3, #0
 8008784:	d011      	beq.n	80087aa <UART_RxISR_8BIT_FIFOEN+0xca>
 8008786:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800878a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00b      	beq.n	80087aa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2201      	movs	r2, #1
 8008798:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087a0:	f043 0201 	orr.w	r2, r3, #1
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087ae:	f003 0302 	and.w	r3, r3, #2
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d011      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0xfa>
 80087b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80087ba:	f003 0301 	and.w	r3, r3, #1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00b      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2202      	movs	r2, #2
 80087c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087d0:	f043 0204 	orr.w	r2, r3, #4
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087de:	f003 0304 	and.w	r3, r3, #4
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d011      	beq.n	800880a <UART_RxISR_8BIT_FIFOEN+0x12a>
 80087e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80087ea:	f003 0301 	and.w	r3, r3, #1
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00b      	beq.n	800880a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2204      	movs	r2, #4
 80087f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008800:	f043 0202 	orr.w	r2, r3, #2
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008810:	2b00      	cmp	r3, #0
 8008812:	d006      	beq.n	8008822 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f7fe ff55 	bl	80076c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008828:	b29b      	uxth	r3, r3
 800882a:	2b00      	cmp	r3, #0
 800882c:	f040 809d 	bne.w	800896a <UART_RxISR_8BIT_FIFOEN+0x28a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008836:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 800883e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008840:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008844:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	461a      	mov	r2, r3
 800884e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008852:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008854:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008856:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008858:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800885a:	e841 2300 	strex	r3, r2, [r1]
 800885e:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8008860:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1e4      	bne.n	8008830 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3308      	adds	r3, #8
 800886c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008870:	e853 3f00 	ldrex	r3, [r3]
 8008874:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8008876:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008878:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800887c:	f023 0301 	bic.w	r3, r3, #1
 8008880:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	3308      	adds	r3, #8
 800888a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800888e:	66ba      	str	r2, [r7, #104]	; 0x68
 8008890:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008892:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008894:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008896:	e841 2300 	strex	r3, r2, [r1]
 800889a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800889c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1e1      	bne.n	8008866 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2220      	movs	r2, #32
 80088a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2200      	movs	r2, #0
 80088ae:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2200      	movs	r2, #0
 80088b4:	671a      	str	r2, [r3, #112]	; 0x70
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
          }
        }
#else
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d01a      	beq.n	80088fa <UART_RxISR_8BIT_FIFOEN+0x21a>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088cc:	e853 3f00 	ldrex	r3, [r3]
 80088d0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80088d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80088d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	461a      	mov	r2, r3
 80088e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088e6:	657b      	str	r3, [r7, #84]	; 0x54
 80088e8:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80088ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80088ee:	e841 2300 	strex	r3, r2, [r1]
 80088f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80088f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d1e4      	bne.n	80088c4 <UART_RxISR_8BIT_FIFOEN+0x1e4>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d130      	bne.n	8008964 <UART_RxISR_8BIT_FIFOEN+0x284>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008910:	e853 3f00 	ldrex	r3, [r3]
 8008914:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008918:	f023 0310 	bic.w	r3, r3, #16
 800891c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	461a      	mov	r2, r3
 8008926:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800892a:	643b      	str	r3, [r7, #64]	; 0x40
 800892c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008930:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008932:	e841 2300 	strex	r3, r2, [r1]
 8008936:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1e4      	bne.n	8008908 <UART_RxISR_8BIT_FIFOEN+0x228>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	69db      	ldr	r3, [r3, #28]
 8008944:	f003 0310 	and.w	r3, r3, #16
 8008948:	2b10      	cmp	r3, #16
 800894a:	d103      	bne.n	8008954 <UART_RxISR_8BIT_FIFOEN+0x274>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2210      	movs	r2, #16
 8008952:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800895a:	4619      	mov	r1, r3
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f7f8 fed1 	bl	8001704 <HAL_UARTEx_RxEventCallback>
 8008962:	e002      	b.n	800896a <UART_RxISR_8BIT_FIFOEN+0x28a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7fe fea3 	bl	80076b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800896a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800896e:	2b00      	cmp	r3, #0
 8008970:	d006      	beq.n	8008980 <UART_RxISR_8BIT_FIFOEN+0x2a0>
 8008972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008976:	f003 0320 	and.w	r3, r3, #32
 800897a:	2b00      	cmp	r3, #0
 800897c:	f47f aed4 	bne.w	8008728 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008986:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800898a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800898e:	2b00      	cmp	r3, #0
 8008990:	d049      	beq.n	8008a26 <UART_RxISR_8BIT_FIFOEN+0x346>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008998:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800899c:	429a      	cmp	r2, r3
 800899e:	d242      	bcs.n	8008a26 <UART_RxISR_8BIT_FIFOEN+0x346>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	3308      	adds	r3, #8
 80089a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	6a3b      	ldr	r3, [r7, #32]
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80089b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	3308      	adds	r3, #8
 80089c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80089c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80089c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089cc:	e841 2300 	strex	r3, r2, [r1]
 80089d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e3      	bne.n	80089a0 <UART_RxISR_8BIT_FIFOEN+0x2c0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4a15      	ldr	r2, [pc, #84]	; (8008a30 <UART_RxISR_8BIT_FIFOEN+0x350>)
 80089dc:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	e853 3f00 	ldrex	r3, [r3]
 80089ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f043 0320 	orr.w	r3, r3, #32
 80089f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	461a      	mov	r2, r3
 80089fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008a00:	61bb      	str	r3, [r7, #24]
 8008a02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6979      	ldr	r1, [r7, #20]
 8008a06:	69ba      	ldr	r2, [r7, #24]
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e4      	bne.n	80089de <UART_RxISR_8BIT_FIFOEN+0x2fe>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a14:	e007      	b.n	8008a26 <UART_RxISR_8BIT_FIFOEN+0x346>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	699a      	ldr	r2, [r3, #24]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f042 0208 	orr.w	r2, r2, #8
 8008a24:	619a      	str	r2, [r3, #24]
}
 8008a26:	bf00      	nop
 8008a28:	37b0      	adds	r7, #176	; 0xb0
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	0800838f 	.word	0x0800838f

08008a34 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b0ae      	sub	sp, #184	; 0xb8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008a42:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	69db      	ldr	r3, [r3, #28]
 8008a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	689b      	ldr	r3, [r3, #8]
 8008a60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a6a:	2b22      	cmp	r3, #34	; 0x22
 8008a6c:	f040 8181 	bne.w	8008d72 <UART_RxISR_16BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a76:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a7a:	e124      	b.n	8008cc6 <UART_RxISR_16BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a82:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a8e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8008a92:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8008a96:	4013      	ands	r3, r2
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a9e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aa4:	1c9a      	adds	r2, r3, #2
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	69db      	ldr	r3, [r3, #28]
 8008ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ac6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008aca:	f003 0307 	and.w	r3, r3, #7
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d053      	beq.n	8008b7a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ad2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d011      	beq.n	8008b02 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00b      	beq.n	8008b02 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2201      	movs	r2, #1
 8008af0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008af8:	f043 0201 	orr.w	r2, r3, #1
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008b06:	f003 0302 	and.w	r3, r3, #2
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d011      	beq.n	8008b32 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008b0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00b      	beq.n	8008b32 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b28:	f043 0204 	orr.w	r2, r3, #4
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008b36:	f003 0304 	and.w	r3, r3, #4
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d011      	beq.n	8008b62 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008b3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00b      	beq.n	8008b62 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2204      	movs	r2, #4
 8008b50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b58:	f043 0202 	orr.w	r2, r3, #2
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d006      	beq.n	8008b7a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f7fe fda9 	bl	80076c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	f040 809f 	bne.w	8008cc6 <UART_RxISR_16BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b90:	e853 3f00 	ldrex	r3, [r3]
 8008b94:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008b96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008baa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008bae:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008bb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008bbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e2      	bne.n	8008b88 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	3308      	adds	r3, #8
 8008bc8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008bcc:	e853 3f00 	ldrex	r3, [r3]
 8008bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008bd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008bd8:	f023 0301 	bic.w	r3, r3, #1
 8008bdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	3308      	adds	r3, #8
 8008be6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008bea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008bec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008bf0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008bf2:	e841 2300 	strex	r3, r2, [r1]
 8008bf6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008bf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d1e1      	bne.n	8008bc2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2220      	movs	r2, #32
 8008c02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	671a      	str	r2, [r3, #112]	; 0x70
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
          }
        }
#else
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d01a      	beq.n	8008c56 <UART_RxISR_16BIT_FIFOEN+0x222>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c28:	e853 3f00 	ldrex	r3, [r3]
 8008c2c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008c2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008c42:	65bb      	str	r3, [r7, #88]	; 0x58
 8008c44:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c46:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c4a:	e841 2300 	strex	r3, r2, [r1]
 8008c4e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008c50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1e4      	bne.n	8008c20 <UART_RxISR_16BIT_FIFOEN+0x1ec>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d130      	bne.n	8008cc0 <UART_RxISR_16BIT_FIFOEN+0x28c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c6c:	e853 3f00 	ldrex	r3, [r3]
 8008c70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c74:	f023 0310 	bic.w	r3, r3, #16
 8008c78:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	461a      	mov	r2, r3
 8008c82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008c86:	647b      	str	r3, [r7, #68]	; 0x44
 8008c88:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008c8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c8e:	e841 2300 	strex	r3, r2, [r1]
 8008c92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d1e4      	bne.n	8008c64 <UART_RxISR_16BIT_FIFOEN+0x230>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69db      	ldr	r3, [r3, #28]
 8008ca0:	f003 0310 	and.w	r3, r3, #16
 8008ca4:	2b10      	cmp	r3, #16
 8008ca6:	d103      	bne.n	8008cb0 <UART_RxISR_16BIT_FIFOEN+0x27c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	2210      	movs	r2, #16
 8008cae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f7f8 fd23 	bl	8001704 <HAL_UARTEx_RxEventCallback>
 8008cbe:	e002      	b.n	8008cc6 <UART_RxISR_16BIT_FIFOEN+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f7fe fcf5 	bl	80076b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008cc6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d006      	beq.n	8008cdc <UART_RxISR_16BIT_FIFOEN+0x2a8>
 8008cce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008cd2:	f003 0320 	and.w	r3, r3, #32
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f47f aed0 	bne.w	8008a7c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ce2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ce6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d049      	beq.n	8008d82 <UART_RxISR_16BIT_FIFOEN+0x34e>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008cf4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d242      	bcs.n	8008d82 <UART_RxISR_16BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	3308      	adds	r3, #8
 8008d02:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d06:	e853 3f00 	ldrex	r3, [r3]
 8008d0a:	623b      	str	r3, [r7, #32]
   return(result);
 8008d0c:	6a3b      	ldr	r3, [r7, #32]
 8008d0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008d12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	3308      	adds	r3, #8
 8008d1c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008d20:	633a      	str	r2, [r7, #48]	; 0x30
 8008d22:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e3      	bne.n	8008cfc <UART_RxISR_16BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4a15      	ldr	r2, [pc, #84]	; (8008d8c <UART_RxISR_16BIT_FIFOEN+0x358>)
 8008d38:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f043 0320 	orr.w	r3, r3, #32
 8008d4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	461a      	mov	r2, r3
 8008d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d5c:	61fb      	str	r3, [r7, #28]
 8008d5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d60:	69b9      	ldr	r1, [r7, #24]
 8008d62:	69fa      	ldr	r2, [r7, #28]
 8008d64:	e841 2300 	strex	r3, r2, [r1]
 8008d68:	617b      	str	r3, [r7, #20]
   return(result);
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1e4      	bne.n	8008d3a <UART_RxISR_16BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d70:	e007      	b.n	8008d82 <UART_RxISR_16BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	699a      	ldr	r2, [r3, #24]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f042 0208 	orr.w	r2, r2, #8
 8008d80:	619a      	str	r2, [r3, #24]
}
 8008d82:	bf00      	nop
 8008d84:	37b8      	adds	r7, #184	; 0xb8
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
 8008d8a:	bf00      	nop
 8008d8c:	08008537 	.word	0x08008537

08008d90 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d98:	bf00      	nop
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008dac:	bf00      	nop
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008dc0:	bf00      	nop
 8008dc2:	370c      	adds	r7, #12
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d101      	bne.n	8008de2 <HAL_UARTEx_DisableFifoMode+0x16>
 8008dde:	2302      	movs	r3, #2
 8008de0:	e027      	b.n	8008e32 <HAL_UARTEx_DisableFifoMode+0x66>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2224      	movs	r2, #36	; 0x24
 8008dee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f022 0201 	bic.w	r2, r2, #1
 8008e08:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008e10:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2220      	movs	r2, #32
 8008e24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008e30:	2300      	movs	r3, #0
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3714      	adds	r7, #20
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr

08008e3e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b084      	sub	sp, #16
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
 8008e46:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d101      	bne.n	8008e56 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e52:	2302      	movs	r3, #2
 8008e54:	e02d      	b.n	8008eb2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2224      	movs	r2, #36	; 0x24
 8008e62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f022 0201 	bic.w	r2, r2, #1
 8008e7c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	683a      	ldr	r2, [r7, #0]
 8008e8e:	430a      	orrs	r2, r1
 8008e90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f8a4 	bl	8008fe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2220      	movs	r2, #32
 8008ea4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3710      	adds	r7, #16
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b084      	sub	sp, #16
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
 8008ec2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d101      	bne.n	8008ed2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ece:	2302      	movs	r3, #2
 8008ed0:	e02d      	b.n	8008f2e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2224      	movs	r2, #36	; 0x24
 8008ede:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f022 0201 	bic.w	r2, r2, #1
 8008ef8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	683a      	ldr	r2, [r7, #0]
 8008f0a:	430a      	orrs	r2, r1
 8008f0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 f866 	bl	8008fe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}

08008f36 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f36:	b580      	push	{r7, lr}
 8008f38:	b08c      	sub	sp, #48	; 0x30
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	60f8      	str	r0, [r7, #12]
 8008f3e:	60b9      	str	r1, [r7, #8]
 8008f40:	4613      	mov	r3, r2
 8008f42:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f4a:	2b20      	cmp	r3, #32
 8008f4c:	d142      	bne.n	8008fd4 <HAL_UARTEx_ReceiveToIdle_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d002      	beq.n	8008f5a <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 8008f54:	88fb      	ldrh	r3, [r7, #6]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d101      	bne.n	8008f5e <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e03b      	b.n	8008fd6 <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2201      	movs	r2, #1
 8008f62:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8008f6a:	88fb      	ldrh	r3, [r7, #6]
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	68b9      	ldr	r1, [r7, #8]
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f7fe fea1 	bl	8007cb8 <UART_Start_Receive_IT>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008f7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d124      	bne.n	8008fce <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d11d      	bne.n	8008fc8 <HAL_UARTEx_ReceiveToIdle_IT+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	2210      	movs	r2, #16
 8008f92:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	e853 3f00 	ldrex	r3, [r3]
 8008fa0:	617b      	str	r3, [r7, #20]
   return(result);
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	f043 0310 	orr.w	r3, r3, #16
 8008fa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	461a      	mov	r2, r3
 8008fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb2:	627b      	str	r3, [r7, #36]	; 0x24
 8008fb4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb6:	6a39      	ldr	r1, [r7, #32]
 8008fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fba:	e841 2300 	strex	r3, r2, [r1]
 8008fbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1e6      	bne.n	8008f94 <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
 8008fc6:	e002      	b.n	8008fce <HAL_UARTEx_ReceiveToIdle_IT+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008fc8:	2301      	movs	r3, #1
 8008fca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008fce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008fd2:	e000      	b.n	8008fd6 <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008fd4:	2302      	movs	r3, #2
  }
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3730      	adds	r7, #48	; 0x30
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
	...

08008fe0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d108      	bne.n	8009002 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009000:	e031      	b.n	8009066 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009002:	2308      	movs	r3, #8
 8009004:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009006:	2308      	movs	r3, #8
 8009008:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	0e5b      	lsrs	r3, r3, #25
 8009012:	b2db      	uxtb	r3, r3
 8009014:	f003 0307 	and.w	r3, r3, #7
 8009018:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	0f5b      	lsrs	r3, r3, #29
 8009022:	b2db      	uxtb	r3, r3
 8009024:	f003 0307 	and.w	r3, r3, #7
 8009028:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800902a:	7bbb      	ldrb	r3, [r7, #14]
 800902c:	7b3a      	ldrb	r2, [r7, #12]
 800902e:	4911      	ldr	r1, [pc, #68]	; (8009074 <UARTEx_SetNbDataToProcess+0x94>)
 8009030:	5c8a      	ldrb	r2, [r1, r2]
 8009032:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009036:	7b3a      	ldrb	r2, [r7, #12]
 8009038:	490f      	ldr	r1, [pc, #60]	; (8009078 <UARTEx_SetNbDataToProcess+0x98>)
 800903a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800903c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009040:	b29a      	uxth	r2, r3
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009048:	7bfb      	ldrb	r3, [r7, #15]
 800904a:	7b7a      	ldrb	r2, [r7, #13]
 800904c:	4909      	ldr	r1, [pc, #36]	; (8009074 <UARTEx_SetNbDataToProcess+0x94>)
 800904e:	5c8a      	ldrb	r2, [r1, r2]
 8009050:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009054:	7b7a      	ldrb	r2, [r7, #13]
 8009056:	4908      	ldr	r1, [pc, #32]	; (8009078 <UARTEx_SetNbDataToProcess+0x98>)
 8009058:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800905a:	fb93 f3f2 	sdiv	r3, r3, r2
 800905e:	b29a      	uxth	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009066:	bf00      	nop
 8009068:	3714      	adds	r7, #20
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	0800c790 	.word	0x0800c790
 8009078:	0800c798 	.word	0x0800c798

0800907c <atoi>:
 800907c:	220a      	movs	r2, #10
 800907e:	2100      	movs	r1, #0
 8009080:	f000 bee0 	b.w	8009e44 <strtol>

08009084 <__errno>:
 8009084:	4b01      	ldr	r3, [pc, #4]	; (800908c <__errno+0x8>)
 8009086:	6818      	ldr	r0, [r3, #0]
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop
 800908c:	20000010 	.word	0x20000010

08009090 <__libc_init_array>:
 8009090:	b570      	push	{r4, r5, r6, lr}
 8009092:	4d0d      	ldr	r5, [pc, #52]	; (80090c8 <__libc_init_array+0x38>)
 8009094:	4c0d      	ldr	r4, [pc, #52]	; (80090cc <__libc_init_array+0x3c>)
 8009096:	1b64      	subs	r4, r4, r5
 8009098:	10a4      	asrs	r4, r4, #2
 800909a:	2600      	movs	r6, #0
 800909c:	42a6      	cmp	r6, r4
 800909e:	d109      	bne.n	80090b4 <__libc_init_array+0x24>
 80090a0:	4d0b      	ldr	r5, [pc, #44]	; (80090d0 <__libc_init_array+0x40>)
 80090a2:	4c0c      	ldr	r4, [pc, #48]	; (80090d4 <__libc_init_array+0x44>)
 80090a4:	f003 fa30 	bl	800c508 <_init>
 80090a8:	1b64      	subs	r4, r4, r5
 80090aa:	10a4      	asrs	r4, r4, #2
 80090ac:	2600      	movs	r6, #0
 80090ae:	42a6      	cmp	r6, r4
 80090b0:	d105      	bne.n	80090be <__libc_init_array+0x2e>
 80090b2:	bd70      	pop	{r4, r5, r6, pc}
 80090b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80090b8:	4798      	blx	r3
 80090ba:	3601      	adds	r6, #1
 80090bc:	e7ee      	b.n	800909c <__libc_init_array+0xc>
 80090be:	f855 3b04 	ldr.w	r3, [r5], #4
 80090c2:	4798      	blx	r3
 80090c4:	3601      	adds	r6, #1
 80090c6:	e7f2      	b.n	80090ae <__libc_init_array+0x1e>
 80090c8:	0800cb7c 	.word	0x0800cb7c
 80090cc:	0800cb7c 	.word	0x0800cb7c
 80090d0:	0800cb7c 	.word	0x0800cb7c
 80090d4:	0800cb80 	.word	0x0800cb80

080090d8 <malloc>:
 80090d8:	4b02      	ldr	r3, [pc, #8]	; (80090e4 <malloc+0xc>)
 80090da:	4601      	mov	r1, r0
 80090dc:	6818      	ldr	r0, [r3, #0]
 80090de:	f000 b885 	b.w	80091ec <_malloc_r>
 80090e2:	bf00      	nop
 80090e4:	20000010 	.word	0x20000010

080090e8 <memcpy>:
 80090e8:	440a      	add	r2, r1
 80090ea:	4291      	cmp	r1, r2
 80090ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80090f0:	d100      	bne.n	80090f4 <memcpy+0xc>
 80090f2:	4770      	bx	lr
 80090f4:	b510      	push	{r4, lr}
 80090f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090fe:	4291      	cmp	r1, r2
 8009100:	d1f9      	bne.n	80090f6 <memcpy+0xe>
 8009102:	bd10      	pop	{r4, pc}

08009104 <memset>:
 8009104:	4402      	add	r2, r0
 8009106:	4603      	mov	r3, r0
 8009108:	4293      	cmp	r3, r2
 800910a:	d100      	bne.n	800910e <memset+0xa>
 800910c:	4770      	bx	lr
 800910e:	f803 1b01 	strb.w	r1, [r3], #1
 8009112:	e7f9      	b.n	8009108 <memset+0x4>

08009114 <_free_r>:
 8009114:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009116:	2900      	cmp	r1, #0
 8009118:	d044      	beq.n	80091a4 <_free_r+0x90>
 800911a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800911e:	9001      	str	r0, [sp, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f1a1 0404 	sub.w	r4, r1, #4
 8009126:	bfb8      	it	lt
 8009128:	18e4      	addlt	r4, r4, r3
 800912a:	f001 fff3 	bl	800b114 <__malloc_lock>
 800912e:	4a1e      	ldr	r2, [pc, #120]	; (80091a8 <_free_r+0x94>)
 8009130:	9801      	ldr	r0, [sp, #4]
 8009132:	6813      	ldr	r3, [r2, #0]
 8009134:	b933      	cbnz	r3, 8009144 <_free_r+0x30>
 8009136:	6063      	str	r3, [r4, #4]
 8009138:	6014      	str	r4, [r2, #0]
 800913a:	b003      	add	sp, #12
 800913c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009140:	f001 bfee 	b.w	800b120 <__malloc_unlock>
 8009144:	42a3      	cmp	r3, r4
 8009146:	d908      	bls.n	800915a <_free_r+0x46>
 8009148:	6825      	ldr	r5, [r4, #0]
 800914a:	1961      	adds	r1, r4, r5
 800914c:	428b      	cmp	r3, r1
 800914e:	bf01      	itttt	eq
 8009150:	6819      	ldreq	r1, [r3, #0]
 8009152:	685b      	ldreq	r3, [r3, #4]
 8009154:	1949      	addeq	r1, r1, r5
 8009156:	6021      	streq	r1, [r4, #0]
 8009158:	e7ed      	b.n	8009136 <_free_r+0x22>
 800915a:	461a      	mov	r2, r3
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	b10b      	cbz	r3, 8009164 <_free_r+0x50>
 8009160:	42a3      	cmp	r3, r4
 8009162:	d9fa      	bls.n	800915a <_free_r+0x46>
 8009164:	6811      	ldr	r1, [r2, #0]
 8009166:	1855      	adds	r5, r2, r1
 8009168:	42a5      	cmp	r5, r4
 800916a:	d10b      	bne.n	8009184 <_free_r+0x70>
 800916c:	6824      	ldr	r4, [r4, #0]
 800916e:	4421      	add	r1, r4
 8009170:	1854      	adds	r4, r2, r1
 8009172:	42a3      	cmp	r3, r4
 8009174:	6011      	str	r1, [r2, #0]
 8009176:	d1e0      	bne.n	800913a <_free_r+0x26>
 8009178:	681c      	ldr	r4, [r3, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	6053      	str	r3, [r2, #4]
 800917e:	4421      	add	r1, r4
 8009180:	6011      	str	r1, [r2, #0]
 8009182:	e7da      	b.n	800913a <_free_r+0x26>
 8009184:	d902      	bls.n	800918c <_free_r+0x78>
 8009186:	230c      	movs	r3, #12
 8009188:	6003      	str	r3, [r0, #0]
 800918a:	e7d6      	b.n	800913a <_free_r+0x26>
 800918c:	6825      	ldr	r5, [r4, #0]
 800918e:	1961      	adds	r1, r4, r5
 8009190:	428b      	cmp	r3, r1
 8009192:	bf04      	itt	eq
 8009194:	6819      	ldreq	r1, [r3, #0]
 8009196:	685b      	ldreq	r3, [r3, #4]
 8009198:	6063      	str	r3, [r4, #4]
 800919a:	bf04      	itt	eq
 800919c:	1949      	addeq	r1, r1, r5
 800919e:	6021      	streq	r1, [r4, #0]
 80091a0:	6054      	str	r4, [r2, #4]
 80091a2:	e7ca      	b.n	800913a <_free_r+0x26>
 80091a4:	b003      	add	sp, #12
 80091a6:	bd30      	pop	{r4, r5, pc}
 80091a8:	2000050c 	.word	0x2000050c

080091ac <sbrk_aligned>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4e0e      	ldr	r6, [pc, #56]	; (80091e8 <sbrk_aligned+0x3c>)
 80091b0:	460c      	mov	r4, r1
 80091b2:	6831      	ldr	r1, [r6, #0]
 80091b4:	4605      	mov	r5, r0
 80091b6:	b911      	cbnz	r1, 80091be <sbrk_aligned+0x12>
 80091b8:	f000 fd84 	bl	8009cc4 <_sbrk_r>
 80091bc:	6030      	str	r0, [r6, #0]
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f000 fd7f 	bl	8009cc4 <_sbrk_r>
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	d00a      	beq.n	80091e0 <sbrk_aligned+0x34>
 80091ca:	1cc4      	adds	r4, r0, #3
 80091cc:	f024 0403 	bic.w	r4, r4, #3
 80091d0:	42a0      	cmp	r0, r4
 80091d2:	d007      	beq.n	80091e4 <sbrk_aligned+0x38>
 80091d4:	1a21      	subs	r1, r4, r0
 80091d6:	4628      	mov	r0, r5
 80091d8:	f000 fd74 	bl	8009cc4 <_sbrk_r>
 80091dc:	3001      	adds	r0, #1
 80091de:	d101      	bne.n	80091e4 <sbrk_aligned+0x38>
 80091e0:	f04f 34ff 	mov.w	r4, #4294967295
 80091e4:	4620      	mov	r0, r4
 80091e6:	bd70      	pop	{r4, r5, r6, pc}
 80091e8:	20000510 	.word	0x20000510

080091ec <_malloc_r>:
 80091ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091f0:	1ccd      	adds	r5, r1, #3
 80091f2:	f025 0503 	bic.w	r5, r5, #3
 80091f6:	3508      	adds	r5, #8
 80091f8:	2d0c      	cmp	r5, #12
 80091fa:	bf38      	it	cc
 80091fc:	250c      	movcc	r5, #12
 80091fe:	2d00      	cmp	r5, #0
 8009200:	4607      	mov	r7, r0
 8009202:	db01      	blt.n	8009208 <_malloc_r+0x1c>
 8009204:	42a9      	cmp	r1, r5
 8009206:	d905      	bls.n	8009214 <_malloc_r+0x28>
 8009208:	230c      	movs	r3, #12
 800920a:	603b      	str	r3, [r7, #0]
 800920c:	2600      	movs	r6, #0
 800920e:	4630      	mov	r0, r6
 8009210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009214:	4e2e      	ldr	r6, [pc, #184]	; (80092d0 <_malloc_r+0xe4>)
 8009216:	f001 ff7d 	bl	800b114 <__malloc_lock>
 800921a:	6833      	ldr	r3, [r6, #0]
 800921c:	461c      	mov	r4, r3
 800921e:	bb34      	cbnz	r4, 800926e <_malloc_r+0x82>
 8009220:	4629      	mov	r1, r5
 8009222:	4638      	mov	r0, r7
 8009224:	f7ff ffc2 	bl	80091ac <sbrk_aligned>
 8009228:	1c43      	adds	r3, r0, #1
 800922a:	4604      	mov	r4, r0
 800922c:	d14d      	bne.n	80092ca <_malloc_r+0xde>
 800922e:	6834      	ldr	r4, [r6, #0]
 8009230:	4626      	mov	r6, r4
 8009232:	2e00      	cmp	r6, #0
 8009234:	d140      	bne.n	80092b8 <_malloc_r+0xcc>
 8009236:	6823      	ldr	r3, [r4, #0]
 8009238:	4631      	mov	r1, r6
 800923a:	4638      	mov	r0, r7
 800923c:	eb04 0803 	add.w	r8, r4, r3
 8009240:	f000 fd40 	bl	8009cc4 <_sbrk_r>
 8009244:	4580      	cmp	r8, r0
 8009246:	d13a      	bne.n	80092be <_malloc_r+0xd2>
 8009248:	6821      	ldr	r1, [r4, #0]
 800924a:	3503      	adds	r5, #3
 800924c:	1a6d      	subs	r5, r5, r1
 800924e:	f025 0503 	bic.w	r5, r5, #3
 8009252:	3508      	adds	r5, #8
 8009254:	2d0c      	cmp	r5, #12
 8009256:	bf38      	it	cc
 8009258:	250c      	movcc	r5, #12
 800925a:	4629      	mov	r1, r5
 800925c:	4638      	mov	r0, r7
 800925e:	f7ff ffa5 	bl	80091ac <sbrk_aligned>
 8009262:	3001      	adds	r0, #1
 8009264:	d02b      	beq.n	80092be <_malloc_r+0xd2>
 8009266:	6823      	ldr	r3, [r4, #0]
 8009268:	442b      	add	r3, r5
 800926a:	6023      	str	r3, [r4, #0]
 800926c:	e00e      	b.n	800928c <_malloc_r+0xa0>
 800926e:	6822      	ldr	r2, [r4, #0]
 8009270:	1b52      	subs	r2, r2, r5
 8009272:	d41e      	bmi.n	80092b2 <_malloc_r+0xc6>
 8009274:	2a0b      	cmp	r2, #11
 8009276:	d916      	bls.n	80092a6 <_malloc_r+0xba>
 8009278:	1961      	adds	r1, r4, r5
 800927a:	42a3      	cmp	r3, r4
 800927c:	6025      	str	r5, [r4, #0]
 800927e:	bf18      	it	ne
 8009280:	6059      	strne	r1, [r3, #4]
 8009282:	6863      	ldr	r3, [r4, #4]
 8009284:	bf08      	it	eq
 8009286:	6031      	streq	r1, [r6, #0]
 8009288:	5162      	str	r2, [r4, r5]
 800928a:	604b      	str	r3, [r1, #4]
 800928c:	4638      	mov	r0, r7
 800928e:	f104 060b 	add.w	r6, r4, #11
 8009292:	f001 ff45 	bl	800b120 <__malloc_unlock>
 8009296:	f026 0607 	bic.w	r6, r6, #7
 800929a:	1d23      	adds	r3, r4, #4
 800929c:	1af2      	subs	r2, r6, r3
 800929e:	d0b6      	beq.n	800920e <_malloc_r+0x22>
 80092a0:	1b9b      	subs	r3, r3, r6
 80092a2:	50a3      	str	r3, [r4, r2]
 80092a4:	e7b3      	b.n	800920e <_malloc_r+0x22>
 80092a6:	6862      	ldr	r2, [r4, #4]
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	bf0c      	ite	eq
 80092ac:	6032      	streq	r2, [r6, #0]
 80092ae:	605a      	strne	r2, [r3, #4]
 80092b0:	e7ec      	b.n	800928c <_malloc_r+0xa0>
 80092b2:	4623      	mov	r3, r4
 80092b4:	6864      	ldr	r4, [r4, #4]
 80092b6:	e7b2      	b.n	800921e <_malloc_r+0x32>
 80092b8:	4634      	mov	r4, r6
 80092ba:	6876      	ldr	r6, [r6, #4]
 80092bc:	e7b9      	b.n	8009232 <_malloc_r+0x46>
 80092be:	230c      	movs	r3, #12
 80092c0:	603b      	str	r3, [r7, #0]
 80092c2:	4638      	mov	r0, r7
 80092c4:	f001 ff2c 	bl	800b120 <__malloc_unlock>
 80092c8:	e7a1      	b.n	800920e <_malloc_r+0x22>
 80092ca:	6025      	str	r5, [r4, #0]
 80092cc:	e7de      	b.n	800928c <_malloc_r+0xa0>
 80092ce:	bf00      	nop
 80092d0:	2000050c 	.word	0x2000050c

080092d4 <__cvt>:
 80092d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092d8:	ec55 4b10 	vmov	r4, r5, d0
 80092dc:	2d00      	cmp	r5, #0
 80092de:	460e      	mov	r6, r1
 80092e0:	4619      	mov	r1, r3
 80092e2:	462b      	mov	r3, r5
 80092e4:	bfbb      	ittet	lt
 80092e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80092ea:	461d      	movlt	r5, r3
 80092ec:	2300      	movge	r3, #0
 80092ee:	232d      	movlt	r3, #45	; 0x2d
 80092f0:	700b      	strb	r3, [r1, #0]
 80092f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80092f8:	4691      	mov	r9, r2
 80092fa:	f023 0820 	bic.w	r8, r3, #32
 80092fe:	bfbc      	itt	lt
 8009300:	4622      	movlt	r2, r4
 8009302:	4614      	movlt	r4, r2
 8009304:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009308:	d005      	beq.n	8009316 <__cvt+0x42>
 800930a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800930e:	d100      	bne.n	8009312 <__cvt+0x3e>
 8009310:	3601      	adds	r6, #1
 8009312:	2102      	movs	r1, #2
 8009314:	e000      	b.n	8009318 <__cvt+0x44>
 8009316:	2103      	movs	r1, #3
 8009318:	ab03      	add	r3, sp, #12
 800931a:	9301      	str	r3, [sp, #4]
 800931c:	ab02      	add	r3, sp, #8
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	ec45 4b10 	vmov	d0, r4, r5
 8009324:	4653      	mov	r3, sl
 8009326:	4632      	mov	r2, r6
 8009328:	f000 fee2 	bl	800a0f0 <_dtoa_r>
 800932c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009330:	4607      	mov	r7, r0
 8009332:	d102      	bne.n	800933a <__cvt+0x66>
 8009334:	f019 0f01 	tst.w	r9, #1
 8009338:	d022      	beq.n	8009380 <__cvt+0xac>
 800933a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800933e:	eb07 0906 	add.w	r9, r7, r6
 8009342:	d110      	bne.n	8009366 <__cvt+0x92>
 8009344:	783b      	ldrb	r3, [r7, #0]
 8009346:	2b30      	cmp	r3, #48	; 0x30
 8009348:	d10a      	bne.n	8009360 <__cvt+0x8c>
 800934a:	2200      	movs	r2, #0
 800934c:	2300      	movs	r3, #0
 800934e:	4620      	mov	r0, r4
 8009350:	4629      	mov	r1, r5
 8009352:	f7f7 fba1 	bl	8000a98 <__aeabi_dcmpeq>
 8009356:	b918      	cbnz	r0, 8009360 <__cvt+0x8c>
 8009358:	f1c6 0601 	rsb	r6, r6, #1
 800935c:	f8ca 6000 	str.w	r6, [sl]
 8009360:	f8da 3000 	ldr.w	r3, [sl]
 8009364:	4499      	add	r9, r3
 8009366:	2200      	movs	r2, #0
 8009368:	2300      	movs	r3, #0
 800936a:	4620      	mov	r0, r4
 800936c:	4629      	mov	r1, r5
 800936e:	f7f7 fb93 	bl	8000a98 <__aeabi_dcmpeq>
 8009372:	b108      	cbz	r0, 8009378 <__cvt+0xa4>
 8009374:	f8cd 900c 	str.w	r9, [sp, #12]
 8009378:	2230      	movs	r2, #48	; 0x30
 800937a:	9b03      	ldr	r3, [sp, #12]
 800937c:	454b      	cmp	r3, r9
 800937e:	d307      	bcc.n	8009390 <__cvt+0xbc>
 8009380:	9b03      	ldr	r3, [sp, #12]
 8009382:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009384:	1bdb      	subs	r3, r3, r7
 8009386:	4638      	mov	r0, r7
 8009388:	6013      	str	r3, [r2, #0]
 800938a:	b004      	add	sp, #16
 800938c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009390:	1c59      	adds	r1, r3, #1
 8009392:	9103      	str	r1, [sp, #12]
 8009394:	701a      	strb	r2, [r3, #0]
 8009396:	e7f0      	b.n	800937a <__cvt+0xa6>

08009398 <__exponent>:
 8009398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800939a:	4603      	mov	r3, r0
 800939c:	2900      	cmp	r1, #0
 800939e:	bfb8      	it	lt
 80093a0:	4249      	neglt	r1, r1
 80093a2:	f803 2b02 	strb.w	r2, [r3], #2
 80093a6:	bfb4      	ite	lt
 80093a8:	222d      	movlt	r2, #45	; 0x2d
 80093aa:	222b      	movge	r2, #43	; 0x2b
 80093ac:	2909      	cmp	r1, #9
 80093ae:	7042      	strb	r2, [r0, #1]
 80093b0:	dd2a      	ble.n	8009408 <__exponent+0x70>
 80093b2:	f10d 0407 	add.w	r4, sp, #7
 80093b6:	46a4      	mov	ip, r4
 80093b8:	270a      	movs	r7, #10
 80093ba:	46a6      	mov	lr, r4
 80093bc:	460a      	mov	r2, r1
 80093be:	fb91 f6f7 	sdiv	r6, r1, r7
 80093c2:	fb07 1516 	mls	r5, r7, r6, r1
 80093c6:	3530      	adds	r5, #48	; 0x30
 80093c8:	2a63      	cmp	r2, #99	; 0x63
 80093ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80093ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80093d2:	4631      	mov	r1, r6
 80093d4:	dcf1      	bgt.n	80093ba <__exponent+0x22>
 80093d6:	3130      	adds	r1, #48	; 0x30
 80093d8:	f1ae 0502 	sub.w	r5, lr, #2
 80093dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80093e0:	1c44      	adds	r4, r0, #1
 80093e2:	4629      	mov	r1, r5
 80093e4:	4561      	cmp	r1, ip
 80093e6:	d30a      	bcc.n	80093fe <__exponent+0x66>
 80093e8:	f10d 0209 	add.w	r2, sp, #9
 80093ec:	eba2 020e 	sub.w	r2, r2, lr
 80093f0:	4565      	cmp	r5, ip
 80093f2:	bf88      	it	hi
 80093f4:	2200      	movhi	r2, #0
 80093f6:	4413      	add	r3, r2
 80093f8:	1a18      	subs	r0, r3, r0
 80093fa:	b003      	add	sp, #12
 80093fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009402:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009406:	e7ed      	b.n	80093e4 <__exponent+0x4c>
 8009408:	2330      	movs	r3, #48	; 0x30
 800940a:	3130      	adds	r1, #48	; 0x30
 800940c:	7083      	strb	r3, [r0, #2]
 800940e:	70c1      	strb	r1, [r0, #3]
 8009410:	1d03      	adds	r3, r0, #4
 8009412:	e7f1      	b.n	80093f8 <__exponent+0x60>

08009414 <_printf_float>:
 8009414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009418:	ed2d 8b02 	vpush	{d8}
 800941c:	b08d      	sub	sp, #52	; 0x34
 800941e:	460c      	mov	r4, r1
 8009420:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009424:	4616      	mov	r6, r2
 8009426:	461f      	mov	r7, r3
 8009428:	4605      	mov	r5, r0
 800942a:	f001 fe07 	bl	800b03c <_localeconv_r>
 800942e:	f8d0 a000 	ldr.w	sl, [r0]
 8009432:	4650      	mov	r0, sl
 8009434:	f7f6 feae 	bl	8000194 <strlen>
 8009438:	2300      	movs	r3, #0
 800943a:	930a      	str	r3, [sp, #40]	; 0x28
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	9305      	str	r3, [sp, #20]
 8009440:	f8d8 3000 	ldr.w	r3, [r8]
 8009444:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009448:	3307      	adds	r3, #7
 800944a:	f023 0307 	bic.w	r3, r3, #7
 800944e:	f103 0208 	add.w	r2, r3, #8
 8009452:	f8c8 2000 	str.w	r2, [r8]
 8009456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800945e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009462:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009466:	9307      	str	r3, [sp, #28]
 8009468:	f8cd 8018 	str.w	r8, [sp, #24]
 800946c:	ee08 0a10 	vmov	s16, r0
 8009470:	4b9f      	ldr	r3, [pc, #636]	; (80096f0 <_printf_float+0x2dc>)
 8009472:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009476:	f04f 32ff 	mov.w	r2, #4294967295
 800947a:	f7f7 fb3f 	bl	8000afc <__aeabi_dcmpun>
 800947e:	bb88      	cbnz	r0, 80094e4 <_printf_float+0xd0>
 8009480:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009484:	4b9a      	ldr	r3, [pc, #616]	; (80096f0 <_printf_float+0x2dc>)
 8009486:	f04f 32ff 	mov.w	r2, #4294967295
 800948a:	f7f7 fb19 	bl	8000ac0 <__aeabi_dcmple>
 800948e:	bb48      	cbnz	r0, 80094e4 <_printf_float+0xd0>
 8009490:	2200      	movs	r2, #0
 8009492:	2300      	movs	r3, #0
 8009494:	4640      	mov	r0, r8
 8009496:	4649      	mov	r1, r9
 8009498:	f7f7 fb08 	bl	8000aac <__aeabi_dcmplt>
 800949c:	b110      	cbz	r0, 80094a4 <_printf_float+0x90>
 800949e:	232d      	movs	r3, #45	; 0x2d
 80094a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094a4:	4b93      	ldr	r3, [pc, #588]	; (80096f4 <_printf_float+0x2e0>)
 80094a6:	4894      	ldr	r0, [pc, #592]	; (80096f8 <_printf_float+0x2e4>)
 80094a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80094ac:	bf94      	ite	ls
 80094ae:	4698      	movls	r8, r3
 80094b0:	4680      	movhi	r8, r0
 80094b2:	2303      	movs	r3, #3
 80094b4:	6123      	str	r3, [r4, #16]
 80094b6:	9b05      	ldr	r3, [sp, #20]
 80094b8:	f023 0204 	bic.w	r2, r3, #4
 80094bc:	6022      	str	r2, [r4, #0]
 80094be:	f04f 0900 	mov.w	r9, #0
 80094c2:	9700      	str	r7, [sp, #0]
 80094c4:	4633      	mov	r3, r6
 80094c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80094c8:	4621      	mov	r1, r4
 80094ca:	4628      	mov	r0, r5
 80094cc:	f000 f9d8 	bl	8009880 <_printf_common>
 80094d0:	3001      	adds	r0, #1
 80094d2:	f040 8090 	bne.w	80095f6 <_printf_float+0x1e2>
 80094d6:	f04f 30ff 	mov.w	r0, #4294967295
 80094da:	b00d      	add	sp, #52	; 0x34
 80094dc:	ecbd 8b02 	vpop	{d8}
 80094e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	4642      	mov	r2, r8
 80094e6:	464b      	mov	r3, r9
 80094e8:	4640      	mov	r0, r8
 80094ea:	4649      	mov	r1, r9
 80094ec:	f7f7 fb06 	bl	8000afc <__aeabi_dcmpun>
 80094f0:	b140      	cbz	r0, 8009504 <_printf_float+0xf0>
 80094f2:	464b      	mov	r3, r9
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	bfbc      	itt	lt
 80094f8:	232d      	movlt	r3, #45	; 0x2d
 80094fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80094fe:	487f      	ldr	r0, [pc, #508]	; (80096fc <_printf_float+0x2e8>)
 8009500:	4b7f      	ldr	r3, [pc, #508]	; (8009700 <_printf_float+0x2ec>)
 8009502:	e7d1      	b.n	80094a8 <_printf_float+0x94>
 8009504:	6863      	ldr	r3, [r4, #4]
 8009506:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800950a:	9206      	str	r2, [sp, #24]
 800950c:	1c5a      	adds	r2, r3, #1
 800950e:	d13f      	bne.n	8009590 <_printf_float+0x17c>
 8009510:	2306      	movs	r3, #6
 8009512:	6063      	str	r3, [r4, #4]
 8009514:	9b05      	ldr	r3, [sp, #20]
 8009516:	6861      	ldr	r1, [r4, #4]
 8009518:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800951c:	2300      	movs	r3, #0
 800951e:	9303      	str	r3, [sp, #12]
 8009520:	ab0a      	add	r3, sp, #40	; 0x28
 8009522:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009526:	ab09      	add	r3, sp, #36	; 0x24
 8009528:	ec49 8b10 	vmov	d0, r8, r9
 800952c:	9300      	str	r3, [sp, #0]
 800952e:	6022      	str	r2, [r4, #0]
 8009530:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009534:	4628      	mov	r0, r5
 8009536:	f7ff fecd 	bl	80092d4 <__cvt>
 800953a:	9b06      	ldr	r3, [sp, #24]
 800953c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800953e:	2b47      	cmp	r3, #71	; 0x47
 8009540:	4680      	mov	r8, r0
 8009542:	d108      	bne.n	8009556 <_printf_float+0x142>
 8009544:	1cc8      	adds	r0, r1, #3
 8009546:	db02      	blt.n	800954e <_printf_float+0x13a>
 8009548:	6863      	ldr	r3, [r4, #4]
 800954a:	4299      	cmp	r1, r3
 800954c:	dd41      	ble.n	80095d2 <_printf_float+0x1be>
 800954e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009552:	fa5f fb8b 	uxtb.w	fp, fp
 8009556:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800955a:	d820      	bhi.n	800959e <_printf_float+0x18a>
 800955c:	3901      	subs	r1, #1
 800955e:	465a      	mov	r2, fp
 8009560:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009564:	9109      	str	r1, [sp, #36]	; 0x24
 8009566:	f7ff ff17 	bl	8009398 <__exponent>
 800956a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800956c:	1813      	adds	r3, r2, r0
 800956e:	2a01      	cmp	r2, #1
 8009570:	4681      	mov	r9, r0
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	dc02      	bgt.n	800957c <_printf_float+0x168>
 8009576:	6822      	ldr	r2, [r4, #0]
 8009578:	07d2      	lsls	r2, r2, #31
 800957a:	d501      	bpl.n	8009580 <_printf_float+0x16c>
 800957c:	3301      	adds	r3, #1
 800957e:	6123      	str	r3, [r4, #16]
 8009580:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009584:	2b00      	cmp	r3, #0
 8009586:	d09c      	beq.n	80094c2 <_printf_float+0xae>
 8009588:	232d      	movs	r3, #45	; 0x2d
 800958a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800958e:	e798      	b.n	80094c2 <_printf_float+0xae>
 8009590:	9a06      	ldr	r2, [sp, #24]
 8009592:	2a47      	cmp	r2, #71	; 0x47
 8009594:	d1be      	bne.n	8009514 <_printf_float+0x100>
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1bc      	bne.n	8009514 <_printf_float+0x100>
 800959a:	2301      	movs	r3, #1
 800959c:	e7b9      	b.n	8009512 <_printf_float+0xfe>
 800959e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80095a2:	d118      	bne.n	80095d6 <_printf_float+0x1c2>
 80095a4:	2900      	cmp	r1, #0
 80095a6:	6863      	ldr	r3, [r4, #4]
 80095a8:	dd0b      	ble.n	80095c2 <_printf_float+0x1ae>
 80095aa:	6121      	str	r1, [r4, #16]
 80095ac:	b913      	cbnz	r3, 80095b4 <_printf_float+0x1a0>
 80095ae:	6822      	ldr	r2, [r4, #0]
 80095b0:	07d0      	lsls	r0, r2, #31
 80095b2:	d502      	bpl.n	80095ba <_printf_float+0x1a6>
 80095b4:	3301      	adds	r3, #1
 80095b6:	440b      	add	r3, r1
 80095b8:	6123      	str	r3, [r4, #16]
 80095ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80095bc:	f04f 0900 	mov.w	r9, #0
 80095c0:	e7de      	b.n	8009580 <_printf_float+0x16c>
 80095c2:	b913      	cbnz	r3, 80095ca <_printf_float+0x1b6>
 80095c4:	6822      	ldr	r2, [r4, #0]
 80095c6:	07d2      	lsls	r2, r2, #31
 80095c8:	d501      	bpl.n	80095ce <_printf_float+0x1ba>
 80095ca:	3302      	adds	r3, #2
 80095cc:	e7f4      	b.n	80095b8 <_printf_float+0x1a4>
 80095ce:	2301      	movs	r3, #1
 80095d0:	e7f2      	b.n	80095b8 <_printf_float+0x1a4>
 80095d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80095d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095d8:	4299      	cmp	r1, r3
 80095da:	db05      	blt.n	80095e8 <_printf_float+0x1d4>
 80095dc:	6823      	ldr	r3, [r4, #0]
 80095de:	6121      	str	r1, [r4, #16]
 80095e0:	07d8      	lsls	r0, r3, #31
 80095e2:	d5ea      	bpl.n	80095ba <_printf_float+0x1a6>
 80095e4:	1c4b      	adds	r3, r1, #1
 80095e6:	e7e7      	b.n	80095b8 <_printf_float+0x1a4>
 80095e8:	2900      	cmp	r1, #0
 80095ea:	bfd4      	ite	le
 80095ec:	f1c1 0202 	rsble	r2, r1, #2
 80095f0:	2201      	movgt	r2, #1
 80095f2:	4413      	add	r3, r2
 80095f4:	e7e0      	b.n	80095b8 <_printf_float+0x1a4>
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	055a      	lsls	r2, r3, #21
 80095fa:	d407      	bmi.n	800960c <_printf_float+0x1f8>
 80095fc:	6923      	ldr	r3, [r4, #16]
 80095fe:	4642      	mov	r2, r8
 8009600:	4631      	mov	r1, r6
 8009602:	4628      	mov	r0, r5
 8009604:	47b8      	blx	r7
 8009606:	3001      	adds	r0, #1
 8009608:	d12c      	bne.n	8009664 <_printf_float+0x250>
 800960a:	e764      	b.n	80094d6 <_printf_float+0xc2>
 800960c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009610:	f240 80e0 	bls.w	80097d4 <_printf_float+0x3c0>
 8009614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009618:	2200      	movs	r2, #0
 800961a:	2300      	movs	r3, #0
 800961c:	f7f7 fa3c 	bl	8000a98 <__aeabi_dcmpeq>
 8009620:	2800      	cmp	r0, #0
 8009622:	d034      	beq.n	800968e <_printf_float+0x27a>
 8009624:	4a37      	ldr	r2, [pc, #220]	; (8009704 <_printf_float+0x2f0>)
 8009626:	2301      	movs	r3, #1
 8009628:	4631      	mov	r1, r6
 800962a:	4628      	mov	r0, r5
 800962c:	47b8      	blx	r7
 800962e:	3001      	adds	r0, #1
 8009630:	f43f af51 	beq.w	80094d6 <_printf_float+0xc2>
 8009634:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009638:	429a      	cmp	r2, r3
 800963a:	db02      	blt.n	8009642 <_printf_float+0x22e>
 800963c:	6823      	ldr	r3, [r4, #0]
 800963e:	07d8      	lsls	r0, r3, #31
 8009640:	d510      	bpl.n	8009664 <_printf_float+0x250>
 8009642:	ee18 3a10 	vmov	r3, s16
 8009646:	4652      	mov	r2, sl
 8009648:	4631      	mov	r1, r6
 800964a:	4628      	mov	r0, r5
 800964c:	47b8      	blx	r7
 800964e:	3001      	adds	r0, #1
 8009650:	f43f af41 	beq.w	80094d6 <_printf_float+0xc2>
 8009654:	f04f 0800 	mov.w	r8, #0
 8009658:	f104 091a 	add.w	r9, r4, #26
 800965c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800965e:	3b01      	subs	r3, #1
 8009660:	4543      	cmp	r3, r8
 8009662:	dc09      	bgt.n	8009678 <_printf_float+0x264>
 8009664:	6823      	ldr	r3, [r4, #0]
 8009666:	079b      	lsls	r3, r3, #30
 8009668:	f100 8105 	bmi.w	8009876 <_printf_float+0x462>
 800966c:	68e0      	ldr	r0, [r4, #12]
 800966e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009670:	4298      	cmp	r0, r3
 8009672:	bfb8      	it	lt
 8009674:	4618      	movlt	r0, r3
 8009676:	e730      	b.n	80094da <_printf_float+0xc6>
 8009678:	2301      	movs	r3, #1
 800967a:	464a      	mov	r2, r9
 800967c:	4631      	mov	r1, r6
 800967e:	4628      	mov	r0, r5
 8009680:	47b8      	blx	r7
 8009682:	3001      	adds	r0, #1
 8009684:	f43f af27 	beq.w	80094d6 <_printf_float+0xc2>
 8009688:	f108 0801 	add.w	r8, r8, #1
 800968c:	e7e6      	b.n	800965c <_printf_float+0x248>
 800968e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009690:	2b00      	cmp	r3, #0
 8009692:	dc39      	bgt.n	8009708 <_printf_float+0x2f4>
 8009694:	4a1b      	ldr	r2, [pc, #108]	; (8009704 <_printf_float+0x2f0>)
 8009696:	2301      	movs	r3, #1
 8009698:	4631      	mov	r1, r6
 800969a:	4628      	mov	r0, r5
 800969c:	47b8      	blx	r7
 800969e:	3001      	adds	r0, #1
 80096a0:	f43f af19 	beq.w	80094d6 <_printf_float+0xc2>
 80096a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096a8:	4313      	orrs	r3, r2
 80096aa:	d102      	bne.n	80096b2 <_printf_float+0x29e>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	07d9      	lsls	r1, r3, #31
 80096b0:	d5d8      	bpl.n	8009664 <_printf_float+0x250>
 80096b2:	ee18 3a10 	vmov	r3, s16
 80096b6:	4652      	mov	r2, sl
 80096b8:	4631      	mov	r1, r6
 80096ba:	4628      	mov	r0, r5
 80096bc:	47b8      	blx	r7
 80096be:	3001      	adds	r0, #1
 80096c0:	f43f af09 	beq.w	80094d6 <_printf_float+0xc2>
 80096c4:	f04f 0900 	mov.w	r9, #0
 80096c8:	f104 0a1a 	add.w	sl, r4, #26
 80096cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ce:	425b      	negs	r3, r3
 80096d0:	454b      	cmp	r3, r9
 80096d2:	dc01      	bgt.n	80096d8 <_printf_float+0x2c4>
 80096d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096d6:	e792      	b.n	80095fe <_printf_float+0x1ea>
 80096d8:	2301      	movs	r3, #1
 80096da:	4652      	mov	r2, sl
 80096dc:	4631      	mov	r1, r6
 80096de:	4628      	mov	r0, r5
 80096e0:	47b8      	blx	r7
 80096e2:	3001      	adds	r0, #1
 80096e4:	f43f aef7 	beq.w	80094d6 <_printf_float+0xc2>
 80096e8:	f109 0901 	add.w	r9, r9, #1
 80096ec:	e7ee      	b.n	80096cc <_printf_float+0x2b8>
 80096ee:	bf00      	nop
 80096f0:	7fefffff 	.word	0x7fefffff
 80096f4:	0800c7a4 	.word	0x0800c7a4
 80096f8:	0800c7a8 	.word	0x0800c7a8
 80096fc:	0800c7b0 	.word	0x0800c7b0
 8009700:	0800c7ac 	.word	0x0800c7ac
 8009704:	0800c7b4 	.word	0x0800c7b4
 8009708:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800970a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800970c:	429a      	cmp	r2, r3
 800970e:	bfa8      	it	ge
 8009710:	461a      	movge	r2, r3
 8009712:	2a00      	cmp	r2, #0
 8009714:	4691      	mov	r9, r2
 8009716:	dc37      	bgt.n	8009788 <_printf_float+0x374>
 8009718:	f04f 0b00 	mov.w	fp, #0
 800971c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009720:	f104 021a 	add.w	r2, r4, #26
 8009724:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009726:	9305      	str	r3, [sp, #20]
 8009728:	eba3 0309 	sub.w	r3, r3, r9
 800972c:	455b      	cmp	r3, fp
 800972e:	dc33      	bgt.n	8009798 <_printf_float+0x384>
 8009730:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009734:	429a      	cmp	r2, r3
 8009736:	db3b      	blt.n	80097b0 <_printf_float+0x39c>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	07da      	lsls	r2, r3, #31
 800973c:	d438      	bmi.n	80097b0 <_printf_float+0x39c>
 800973e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009740:	9a05      	ldr	r2, [sp, #20]
 8009742:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009744:	1a9a      	subs	r2, r3, r2
 8009746:	eba3 0901 	sub.w	r9, r3, r1
 800974a:	4591      	cmp	r9, r2
 800974c:	bfa8      	it	ge
 800974e:	4691      	movge	r9, r2
 8009750:	f1b9 0f00 	cmp.w	r9, #0
 8009754:	dc35      	bgt.n	80097c2 <_printf_float+0x3ae>
 8009756:	f04f 0800 	mov.w	r8, #0
 800975a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800975e:	f104 0a1a 	add.w	sl, r4, #26
 8009762:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009766:	1a9b      	subs	r3, r3, r2
 8009768:	eba3 0309 	sub.w	r3, r3, r9
 800976c:	4543      	cmp	r3, r8
 800976e:	f77f af79 	ble.w	8009664 <_printf_float+0x250>
 8009772:	2301      	movs	r3, #1
 8009774:	4652      	mov	r2, sl
 8009776:	4631      	mov	r1, r6
 8009778:	4628      	mov	r0, r5
 800977a:	47b8      	blx	r7
 800977c:	3001      	adds	r0, #1
 800977e:	f43f aeaa 	beq.w	80094d6 <_printf_float+0xc2>
 8009782:	f108 0801 	add.w	r8, r8, #1
 8009786:	e7ec      	b.n	8009762 <_printf_float+0x34e>
 8009788:	4613      	mov	r3, r2
 800978a:	4631      	mov	r1, r6
 800978c:	4642      	mov	r2, r8
 800978e:	4628      	mov	r0, r5
 8009790:	47b8      	blx	r7
 8009792:	3001      	adds	r0, #1
 8009794:	d1c0      	bne.n	8009718 <_printf_float+0x304>
 8009796:	e69e      	b.n	80094d6 <_printf_float+0xc2>
 8009798:	2301      	movs	r3, #1
 800979a:	4631      	mov	r1, r6
 800979c:	4628      	mov	r0, r5
 800979e:	9205      	str	r2, [sp, #20]
 80097a0:	47b8      	blx	r7
 80097a2:	3001      	adds	r0, #1
 80097a4:	f43f ae97 	beq.w	80094d6 <_printf_float+0xc2>
 80097a8:	9a05      	ldr	r2, [sp, #20]
 80097aa:	f10b 0b01 	add.w	fp, fp, #1
 80097ae:	e7b9      	b.n	8009724 <_printf_float+0x310>
 80097b0:	ee18 3a10 	vmov	r3, s16
 80097b4:	4652      	mov	r2, sl
 80097b6:	4631      	mov	r1, r6
 80097b8:	4628      	mov	r0, r5
 80097ba:	47b8      	blx	r7
 80097bc:	3001      	adds	r0, #1
 80097be:	d1be      	bne.n	800973e <_printf_float+0x32a>
 80097c0:	e689      	b.n	80094d6 <_printf_float+0xc2>
 80097c2:	9a05      	ldr	r2, [sp, #20]
 80097c4:	464b      	mov	r3, r9
 80097c6:	4442      	add	r2, r8
 80097c8:	4631      	mov	r1, r6
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b8      	blx	r7
 80097ce:	3001      	adds	r0, #1
 80097d0:	d1c1      	bne.n	8009756 <_printf_float+0x342>
 80097d2:	e680      	b.n	80094d6 <_printf_float+0xc2>
 80097d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097d6:	2a01      	cmp	r2, #1
 80097d8:	dc01      	bgt.n	80097de <_printf_float+0x3ca>
 80097da:	07db      	lsls	r3, r3, #31
 80097dc:	d538      	bpl.n	8009850 <_printf_float+0x43c>
 80097de:	2301      	movs	r3, #1
 80097e0:	4642      	mov	r2, r8
 80097e2:	4631      	mov	r1, r6
 80097e4:	4628      	mov	r0, r5
 80097e6:	47b8      	blx	r7
 80097e8:	3001      	adds	r0, #1
 80097ea:	f43f ae74 	beq.w	80094d6 <_printf_float+0xc2>
 80097ee:	ee18 3a10 	vmov	r3, s16
 80097f2:	4652      	mov	r2, sl
 80097f4:	4631      	mov	r1, r6
 80097f6:	4628      	mov	r0, r5
 80097f8:	47b8      	blx	r7
 80097fa:	3001      	adds	r0, #1
 80097fc:	f43f ae6b 	beq.w	80094d6 <_printf_float+0xc2>
 8009800:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009804:	2200      	movs	r2, #0
 8009806:	2300      	movs	r3, #0
 8009808:	f7f7 f946 	bl	8000a98 <__aeabi_dcmpeq>
 800980c:	b9d8      	cbnz	r0, 8009846 <_printf_float+0x432>
 800980e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009810:	f108 0201 	add.w	r2, r8, #1
 8009814:	3b01      	subs	r3, #1
 8009816:	4631      	mov	r1, r6
 8009818:	4628      	mov	r0, r5
 800981a:	47b8      	blx	r7
 800981c:	3001      	adds	r0, #1
 800981e:	d10e      	bne.n	800983e <_printf_float+0x42a>
 8009820:	e659      	b.n	80094d6 <_printf_float+0xc2>
 8009822:	2301      	movs	r3, #1
 8009824:	4652      	mov	r2, sl
 8009826:	4631      	mov	r1, r6
 8009828:	4628      	mov	r0, r5
 800982a:	47b8      	blx	r7
 800982c:	3001      	adds	r0, #1
 800982e:	f43f ae52 	beq.w	80094d6 <_printf_float+0xc2>
 8009832:	f108 0801 	add.w	r8, r8, #1
 8009836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009838:	3b01      	subs	r3, #1
 800983a:	4543      	cmp	r3, r8
 800983c:	dcf1      	bgt.n	8009822 <_printf_float+0x40e>
 800983e:	464b      	mov	r3, r9
 8009840:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009844:	e6dc      	b.n	8009600 <_printf_float+0x1ec>
 8009846:	f04f 0800 	mov.w	r8, #0
 800984a:	f104 0a1a 	add.w	sl, r4, #26
 800984e:	e7f2      	b.n	8009836 <_printf_float+0x422>
 8009850:	2301      	movs	r3, #1
 8009852:	4642      	mov	r2, r8
 8009854:	e7df      	b.n	8009816 <_printf_float+0x402>
 8009856:	2301      	movs	r3, #1
 8009858:	464a      	mov	r2, r9
 800985a:	4631      	mov	r1, r6
 800985c:	4628      	mov	r0, r5
 800985e:	47b8      	blx	r7
 8009860:	3001      	adds	r0, #1
 8009862:	f43f ae38 	beq.w	80094d6 <_printf_float+0xc2>
 8009866:	f108 0801 	add.w	r8, r8, #1
 800986a:	68e3      	ldr	r3, [r4, #12]
 800986c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800986e:	1a5b      	subs	r3, r3, r1
 8009870:	4543      	cmp	r3, r8
 8009872:	dcf0      	bgt.n	8009856 <_printf_float+0x442>
 8009874:	e6fa      	b.n	800966c <_printf_float+0x258>
 8009876:	f04f 0800 	mov.w	r8, #0
 800987a:	f104 0919 	add.w	r9, r4, #25
 800987e:	e7f4      	b.n	800986a <_printf_float+0x456>

08009880 <_printf_common>:
 8009880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009884:	4616      	mov	r6, r2
 8009886:	4699      	mov	r9, r3
 8009888:	688a      	ldr	r2, [r1, #8]
 800988a:	690b      	ldr	r3, [r1, #16]
 800988c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009890:	4293      	cmp	r3, r2
 8009892:	bfb8      	it	lt
 8009894:	4613      	movlt	r3, r2
 8009896:	6033      	str	r3, [r6, #0]
 8009898:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800989c:	4607      	mov	r7, r0
 800989e:	460c      	mov	r4, r1
 80098a0:	b10a      	cbz	r2, 80098a6 <_printf_common+0x26>
 80098a2:	3301      	adds	r3, #1
 80098a4:	6033      	str	r3, [r6, #0]
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	0699      	lsls	r1, r3, #26
 80098aa:	bf42      	ittt	mi
 80098ac:	6833      	ldrmi	r3, [r6, #0]
 80098ae:	3302      	addmi	r3, #2
 80098b0:	6033      	strmi	r3, [r6, #0]
 80098b2:	6825      	ldr	r5, [r4, #0]
 80098b4:	f015 0506 	ands.w	r5, r5, #6
 80098b8:	d106      	bne.n	80098c8 <_printf_common+0x48>
 80098ba:	f104 0a19 	add.w	sl, r4, #25
 80098be:	68e3      	ldr	r3, [r4, #12]
 80098c0:	6832      	ldr	r2, [r6, #0]
 80098c2:	1a9b      	subs	r3, r3, r2
 80098c4:	42ab      	cmp	r3, r5
 80098c6:	dc26      	bgt.n	8009916 <_printf_common+0x96>
 80098c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80098cc:	1e13      	subs	r3, r2, #0
 80098ce:	6822      	ldr	r2, [r4, #0]
 80098d0:	bf18      	it	ne
 80098d2:	2301      	movne	r3, #1
 80098d4:	0692      	lsls	r2, r2, #26
 80098d6:	d42b      	bmi.n	8009930 <_printf_common+0xb0>
 80098d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098dc:	4649      	mov	r1, r9
 80098de:	4638      	mov	r0, r7
 80098e0:	47c0      	blx	r8
 80098e2:	3001      	adds	r0, #1
 80098e4:	d01e      	beq.n	8009924 <_printf_common+0xa4>
 80098e6:	6823      	ldr	r3, [r4, #0]
 80098e8:	68e5      	ldr	r5, [r4, #12]
 80098ea:	6832      	ldr	r2, [r6, #0]
 80098ec:	f003 0306 	and.w	r3, r3, #6
 80098f0:	2b04      	cmp	r3, #4
 80098f2:	bf08      	it	eq
 80098f4:	1aad      	subeq	r5, r5, r2
 80098f6:	68a3      	ldr	r3, [r4, #8]
 80098f8:	6922      	ldr	r2, [r4, #16]
 80098fa:	bf0c      	ite	eq
 80098fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009900:	2500      	movne	r5, #0
 8009902:	4293      	cmp	r3, r2
 8009904:	bfc4      	itt	gt
 8009906:	1a9b      	subgt	r3, r3, r2
 8009908:	18ed      	addgt	r5, r5, r3
 800990a:	2600      	movs	r6, #0
 800990c:	341a      	adds	r4, #26
 800990e:	42b5      	cmp	r5, r6
 8009910:	d11a      	bne.n	8009948 <_printf_common+0xc8>
 8009912:	2000      	movs	r0, #0
 8009914:	e008      	b.n	8009928 <_printf_common+0xa8>
 8009916:	2301      	movs	r3, #1
 8009918:	4652      	mov	r2, sl
 800991a:	4649      	mov	r1, r9
 800991c:	4638      	mov	r0, r7
 800991e:	47c0      	blx	r8
 8009920:	3001      	adds	r0, #1
 8009922:	d103      	bne.n	800992c <_printf_common+0xac>
 8009924:	f04f 30ff 	mov.w	r0, #4294967295
 8009928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800992c:	3501      	adds	r5, #1
 800992e:	e7c6      	b.n	80098be <_printf_common+0x3e>
 8009930:	18e1      	adds	r1, r4, r3
 8009932:	1c5a      	adds	r2, r3, #1
 8009934:	2030      	movs	r0, #48	; 0x30
 8009936:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800993a:	4422      	add	r2, r4
 800993c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009940:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009944:	3302      	adds	r3, #2
 8009946:	e7c7      	b.n	80098d8 <_printf_common+0x58>
 8009948:	2301      	movs	r3, #1
 800994a:	4622      	mov	r2, r4
 800994c:	4649      	mov	r1, r9
 800994e:	4638      	mov	r0, r7
 8009950:	47c0      	blx	r8
 8009952:	3001      	adds	r0, #1
 8009954:	d0e6      	beq.n	8009924 <_printf_common+0xa4>
 8009956:	3601      	adds	r6, #1
 8009958:	e7d9      	b.n	800990e <_printf_common+0x8e>
	...

0800995c <_printf_i>:
 800995c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009960:	7e0f      	ldrb	r7, [r1, #24]
 8009962:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009964:	2f78      	cmp	r7, #120	; 0x78
 8009966:	4691      	mov	r9, r2
 8009968:	4680      	mov	r8, r0
 800996a:	460c      	mov	r4, r1
 800996c:	469a      	mov	sl, r3
 800996e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009972:	d807      	bhi.n	8009984 <_printf_i+0x28>
 8009974:	2f62      	cmp	r7, #98	; 0x62
 8009976:	d80a      	bhi.n	800998e <_printf_i+0x32>
 8009978:	2f00      	cmp	r7, #0
 800997a:	f000 80d8 	beq.w	8009b2e <_printf_i+0x1d2>
 800997e:	2f58      	cmp	r7, #88	; 0x58
 8009980:	f000 80a3 	beq.w	8009aca <_printf_i+0x16e>
 8009984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009988:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800998c:	e03a      	b.n	8009a04 <_printf_i+0xa8>
 800998e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009992:	2b15      	cmp	r3, #21
 8009994:	d8f6      	bhi.n	8009984 <_printf_i+0x28>
 8009996:	a101      	add	r1, pc, #4	; (adr r1, 800999c <_printf_i+0x40>)
 8009998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800999c:	080099f5 	.word	0x080099f5
 80099a0:	08009a09 	.word	0x08009a09
 80099a4:	08009985 	.word	0x08009985
 80099a8:	08009985 	.word	0x08009985
 80099ac:	08009985 	.word	0x08009985
 80099b0:	08009985 	.word	0x08009985
 80099b4:	08009a09 	.word	0x08009a09
 80099b8:	08009985 	.word	0x08009985
 80099bc:	08009985 	.word	0x08009985
 80099c0:	08009985 	.word	0x08009985
 80099c4:	08009985 	.word	0x08009985
 80099c8:	08009b15 	.word	0x08009b15
 80099cc:	08009a39 	.word	0x08009a39
 80099d0:	08009af7 	.word	0x08009af7
 80099d4:	08009985 	.word	0x08009985
 80099d8:	08009985 	.word	0x08009985
 80099dc:	08009b37 	.word	0x08009b37
 80099e0:	08009985 	.word	0x08009985
 80099e4:	08009a39 	.word	0x08009a39
 80099e8:	08009985 	.word	0x08009985
 80099ec:	08009985 	.word	0x08009985
 80099f0:	08009aff 	.word	0x08009aff
 80099f4:	682b      	ldr	r3, [r5, #0]
 80099f6:	1d1a      	adds	r2, r3, #4
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	602a      	str	r2, [r5, #0]
 80099fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a04:	2301      	movs	r3, #1
 8009a06:	e0a3      	b.n	8009b50 <_printf_i+0x1f4>
 8009a08:	6820      	ldr	r0, [r4, #0]
 8009a0a:	6829      	ldr	r1, [r5, #0]
 8009a0c:	0606      	lsls	r6, r0, #24
 8009a0e:	f101 0304 	add.w	r3, r1, #4
 8009a12:	d50a      	bpl.n	8009a2a <_printf_i+0xce>
 8009a14:	680e      	ldr	r6, [r1, #0]
 8009a16:	602b      	str	r3, [r5, #0]
 8009a18:	2e00      	cmp	r6, #0
 8009a1a:	da03      	bge.n	8009a24 <_printf_i+0xc8>
 8009a1c:	232d      	movs	r3, #45	; 0x2d
 8009a1e:	4276      	negs	r6, r6
 8009a20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a24:	485e      	ldr	r0, [pc, #376]	; (8009ba0 <_printf_i+0x244>)
 8009a26:	230a      	movs	r3, #10
 8009a28:	e019      	b.n	8009a5e <_printf_i+0x102>
 8009a2a:	680e      	ldr	r6, [r1, #0]
 8009a2c:	602b      	str	r3, [r5, #0]
 8009a2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009a32:	bf18      	it	ne
 8009a34:	b236      	sxthne	r6, r6
 8009a36:	e7ef      	b.n	8009a18 <_printf_i+0xbc>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	6820      	ldr	r0, [r4, #0]
 8009a3c:	1d19      	adds	r1, r3, #4
 8009a3e:	6029      	str	r1, [r5, #0]
 8009a40:	0601      	lsls	r1, r0, #24
 8009a42:	d501      	bpl.n	8009a48 <_printf_i+0xec>
 8009a44:	681e      	ldr	r6, [r3, #0]
 8009a46:	e002      	b.n	8009a4e <_printf_i+0xf2>
 8009a48:	0646      	lsls	r6, r0, #25
 8009a4a:	d5fb      	bpl.n	8009a44 <_printf_i+0xe8>
 8009a4c:	881e      	ldrh	r6, [r3, #0]
 8009a4e:	4854      	ldr	r0, [pc, #336]	; (8009ba0 <_printf_i+0x244>)
 8009a50:	2f6f      	cmp	r7, #111	; 0x6f
 8009a52:	bf0c      	ite	eq
 8009a54:	2308      	moveq	r3, #8
 8009a56:	230a      	movne	r3, #10
 8009a58:	2100      	movs	r1, #0
 8009a5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a5e:	6865      	ldr	r5, [r4, #4]
 8009a60:	60a5      	str	r5, [r4, #8]
 8009a62:	2d00      	cmp	r5, #0
 8009a64:	bfa2      	ittt	ge
 8009a66:	6821      	ldrge	r1, [r4, #0]
 8009a68:	f021 0104 	bicge.w	r1, r1, #4
 8009a6c:	6021      	strge	r1, [r4, #0]
 8009a6e:	b90e      	cbnz	r6, 8009a74 <_printf_i+0x118>
 8009a70:	2d00      	cmp	r5, #0
 8009a72:	d04d      	beq.n	8009b10 <_printf_i+0x1b4>
 8009a74:	4615      	mov	r5, r2
 8009a76:	fbb6 f1f3 	udiv	r1, r6, r3
 8009a7a:	fb03 6711 	mls	r7, r3, r1, r6
 8009a7e:	5dc7      	ldrb	r7, [r0, r7]
 8009a80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009a84:	4637      	mov	r7, r6
 8009a86:	42bb      	cmp	r3, r7
 8009a88:	460e      	mov	r6, r1
 8009a8a:	d9f4      	bls.n	8009a76 <_printf_i+0x11a>
 8009a8c:	2b08      	cmp	r3, #8
 8009a8e:	d10b      	bne.n	8009aa8 <_printf_i+0x14c>
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	07de      	lsls	r6, r3, #31
 8009a94:	d508      	bpl.n	8009aa8 <_printf_i+0x14c>
 8009a96:	6923      	ldr	r3, [r4, #16]
 8009a98:	6861      	ldr	r1, [r4, #4]
 8009a9a:	4299      	cmp	r1, r3
 8009a9c:	bfde      	ittt	le
 8009a9e:	2330      	movle	r3, #48	; 0x30
 8009aa0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009aa4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009aa8:	1b52      	subs	r2, r2, r5
 8009aaa:	6122      	str	r2, [r4, #16]
 8009aac:	f8cd a000 	str.w	sl, [sp]
 8009ab0:	464b      	mov	r3, r9
 8009ab2:	aa03      	add	r2, sp, #12
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	f7ff fee2 	bl	8009880 <_printf_common>
 8009abc:	3001      	adds	r0, #1
 8009abe:	d14c      	bne.n	8009b5a <_printf_i+0x1fe>
 8009ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac4:	b004      	add	sp, #16
 8009ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aca:	4835      	ldr	r0, [pc, #212]	; (8009ba0 <_printf_i+0x244>)
 8009acc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009ad0:	6829      	ldr	r1, [r5, #0]
 8009ad2:	6823      	ldr	r3, [r4, #0]
 8009ad4:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ad8:	6029      	str	r1, [r5, #0]
 8009ada:	061d      	lsls	r5, r3, #24
 8009adc:	d514      	bpl.n	8009b08 <_printf_i+0x1ac>
 8009ade:	07df      	lsls	r7, r3, #31
 8009ae0:	bf44      	itt	mi
 8009ae2:	f043 0320 	orrmi.w	r3, r3, #32
 8009ae6:	6023      	strmi	r3, [r4, #0]
 8009ae8:	b91e      	cbnz	r6, 8009af2 <_printf_i+0x196>
 8009aea:	6823      	ldr	r3, [r4, #0]
 8009aec:	f023 0320 	bic.w	r3, r3, #32
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	2310      	movs	r3, #16
 8009af4:	e7b0      	b.n	8009a58 <_printf_i+0xfc>
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	f043 0320 	orr.w	r3, r3, #32
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	2378      	movs	r3, #120	; 0x78
 8009b00:	4828      	ldr	r0, [pc, #160]	; (8009ba4 <_printf_i+0x248>)
 8009b02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b06:	e7e3      	b.n	8009ad0 <_printf_i+0x174>
 8009b08:	0659      	lsls	r1, r3, #25
 8009b0a:	bf48      	it	mi
 8009b0c:	b2b6      	uxthmi	r6, r6
 8009b0e:	e7e6      	b.n	8009ade <_printf_i+0x182>
 8009b10:	4615      	mov	r5, r2
 8009b12:	e7bb      	b.n	8009a8c <_printf_i+0x130>
 8009b14:	682b      	ldr	r3, [r5, #0]
 8009b16:	6826      	ldr	r6, [r4, #0]
 8009b18:	6961      	ldr	r1, [r4, #20]
 8009b1a:	1d18      	adds	r0, r3, #4
 8009b1c:	6028      	str	r0, [r5, #0]
 8009b1e:	0635      	lsls	r5, r6, #24
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	d501      	bpl.n	8009b28 <_printf_i+0x1cc>
 8009b24:	6019      	str	r1, [r3, #0]
 8009b26:	e002      	b.n	8009b2e <_printf_i+0x1d2>
 8009b28:	0670      	lsls	r0, r6, #25
 8009b2a:	d5fb      	bpl.n	8009b24 <_printf_i+0x1c8>
 8009b2c:	8019      	strh	r1, [r3, #0]
 8009b2e:	2300      	movs	r3, #0
 8009b30:	6123      	str	r3, [r4, #16]
 8009b32:	4615      	mov	r5, r2
 8009b34:	e7ba      	b.n	8009aac <_printf_i+0x150>
 8009b36:	682b      	ldr	r3, [r5, #0]
 8009b38:	1d1a      	adds	r2, r3, #4
 8009b3a:	602a      	str	r2, [r5, #0]
 8009b3c:	681d      	ldr	r5, [r3, #0]
 8009b3e:	6862      	ldr	r2, [r4, #4]
 8009b40:	2100      	movs	r1, #0
 8009b42:	4628      	mov	r0, r5
 8009b44:	f7f6 fb34 	bl	80001b0 <memchr>
 8009b48:	b108      	cbz	r0, 8009b4e <_printf_i+0x1f2>
 8009b4a:	1b40      	subs	r0, r0, r5
 8009b4c:	6060      	str	r0, [r4, #4]
 8009b4e:	6863      	ldr	r3, [r4, #4]
 8009b50:	6123      	str	r3, [r4, #16]
 8009b52:	2300      	movs	r3, #0
 8009b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b58:	e7a8      	b.n	8009aac <_printf_i+0x150>
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	462a      	mov	r2, r5
 8009b5e:	4649      	mov	r1, r9
 8009b60:	4640      	mov	r0, r8
 8009b62:	47d0      	blx	sl
 8009b64:	3001      	adds	r0, #1
 8009b66:	d0ab      	beq.n	8009ac0 <_printf_i+0x164>
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	079b      	lsls	r3, r3, #30
 8009b6c:	d413      	bmi.n	8009b96 <_printf_i+0x23a>
 8009b6e:	68e0      	ldr	r0, [r4, #12]
 8009b70:	9b03      	ldr	r3, [sp, #12]
 8009b72:	4298      	cmp	r0, r3
 8009b74:	bfb8      	it	lt
 8009b76:	4618      	movlt	r0, r3
 8009b78:	e7a4      	b.n	8009ac4 <_printf_i+0x168>
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	4632      	mov	r2, r6
 8009b7e:	4649      	mov	r1, r9
 8009b80:	4640      	mov	r0, r8
 8009b82:	47d0      	blx	sl
 8009b84:	3001      	adds	r0, #1
 8009b86:	d09b      	beq.n	8009ac0 <_printf_i+0x164>
 8009b88:	3501      	adds	r5, #1
 8009b8a:	68e3      	ldr	r3, [r4, #12]
 8009b8c:	9903      	ldr	r1, [sp, #12]
 8009b8e:	1a5b      	subs	r3, r3, r1
 8009b90:	42ab      	cmp	r3, r5
 8009b92:	dcf2      	bgt.n	8009b7a <_printf_i+0x21e>
 8009b94:	e7eb      	b.n	8009b6e <_printf_i+0x212>
 8009b96:	2500      	movs	r5, #0
 8009b98:	f104 0619 	add.w	r6, r4, #25
 8009b9c:	e7f5      	b.n	8009b8a <_printf_i+0x22e>
 8009b9e:	bf00      	nop
 8009ba0:	0800c7b6 	.word	0x0800c7b6
 8009ba4:	0800c7c7 	.word	0x0800c7c7

08009ba8 <iprintf>:
 8009ba8:	b40f      	push	{r0, r1, r2, r3}
 8009baa:	4b0a      	ldr	r3, [pc, #40]	; (8009bd4 <iprintf+0x2c>)
 8009bac:	b513      	push	{r0, r1, r4, lr}
 8009bae:	681c      	ldr	r4, [r3, #0]
 8009bb0:	b124      	cbz	r4, 8009bbc <iprintf+0x14>
 8009bb2:	69a3      	ldr	r3, [r4, #24]
 8009bb4:	b913      	cbnz	r3, 8009bbc <iprintf+0x14>
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f001 f9a2 	bl	800af00 <__sinit>
 8009bbc:	ab05      	add	r3, sp, #20
 8009bbe:	9a04      	ldr	r2, [sp, #16]
 8009bc0:	68a1      	ldr	r1, [r4, #8]
 8009bc2:	9301      	str	r3, [sp, #4]
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f001 ffd1 	bl	800bb6c <_vfiprintf_r>
 8009bca:	b002      	add	sp, #8
 8009bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bd0:	b004      	add	sp, #16
 8009bd2:	4770      	bx	lr
 8009bd4:	20000010 	.word	0x20000010

08009bd8 <_puts_r>:
 8009bd8:	b570      	push	{r4, r5, r6, lr}
 8009bda:	460e      	mov	r6, r1
 8009bdc:	4605      	mov	r5, r0
 8009bde:	b118      	cbz	r0, 8009be8 <_puts_r+0x10>
 8009be0:	6983      	ldr	r3, [r0, #24]
 8009be2:	b90b      	cbnz	r3, 8009be8 <_puts_r+0x10>
 8009be4:	f001 f98c 	bl	800af00 <__sinit>
 8009be8:	69ab      	ldr	r3, [r5, #24]
 8009bea:	68ac      	ldr	r4, [r5, #8]
 8009bec:	b913      	cbnz	r3, 8009bf4 <_puts_r+0x1c>
 8009bee:	4628      	mov	r0, r5
 8009bf0:	f001 f986 	bl	800af00 <__sinit>
 8009bf4:	4b2c      	ldr	r3, [pc, #176]	; (8009ca8 <_puts_r+0xd0>)
 8009bf6:	429c      	cmp	r4, r3
 8009bf8:	d120      	bne.n	8009c3c <_puts_r+0x64>
 8009bfa:	686c      	ldr	r4, [r5, #4]
 8009bfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bfe:	07db      	lsls	r3, r3, #31
 8009c00:	d405      	bmi.n	8009c0e <_puts_r+0x36>
 8009c02:	89a3      	ldrh	r3, [r4, #12]
 8009c04:	0598      	lsls	r0, r3, #22
 8009c06:	d402      	bmi.n	8009c0e <_puts_r+0x36>
 8009c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c0a:	f001 fa1c 	bl	800b046 <__retarget_lock_acquire_recursive>
 8009c0e:	89a3      	ldrh	r3, [r4, #12]
 8009c10:	0719      	lsls	r1, r3, #28
 8009c12:	d51d      	bpl.n	8009c50 <_puts_r+0x78>
 8009c14:	6923      	ldr	r3, [r4, #16]
 8009c16:	b1db      	cbz	r3, 8009c50 <_puts_r+0x78>
 8009c18:	3e01      	subs	r6, #1
 8009c1a:	68a3      	ldr	r3, [r4, #8]
 8009c1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009c20:	3b01      	subs	r3, #1
 8009c22:	60a3      	str	r3, [r4, #8]
 8009c24:	bb39      	cbnz	r1, 8009c76 <_puts_r+0x9e>
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	da38      	bge.n	8009c9c <_puts_r+0xc4>
 8009c2a:	4622      	mov	r2, r4
 8009c2c:	210a      	movs	r1, #10
 8009c2e:	4628      	mov	r0, r5
 8009c30:	f000 f912 	bl	8009e58 <__swbuf_r>
 8009c34:	3001      	adds	r0, #1
 8009c36:	d011      	beq.n	8009c5c <_puts_r+0x84>
 8009c38:	250a      	movs	r5, #10
 8009c3a:	e011      	b.n	8009c60 <_puts_r+0x88>
 8009c3c:	4b1b      	ldr	r3, [pc, #108]	; (8009cac <_puts_r+0xd4>)
 8009c3e:	429c      	cmp	r4, r3
 8009c40:	d101      	bne.n	8009c46 <_puts_r+0x6e>
 8009c42:	68ac      	ldr	r4, [r5, #8]
 8009c44:	e7da      	b.n	8009bfc <_puts_r+0x24>
 8009c46:	4b1a      	ldr	r3, [pc, #104]	; (8009cb0 <_puts_r+0xd8>)
 8009c48:	429c      	cmp	r4, r3
 8009c4a:	bf08      	it	eq
 8009c4c:	68ec      	ldreq	r4, [r5, #12]
 8009c4e:	e7d5      	b.n	8009bfc <_puts_r+0x24>
 8009c50:	4621      	mov	r1, r4
 8009c52:	4628      	mov	r0, r5
 8009c54:	f000 f952 	bl	8009efc <__swsetup_r>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d0dd      	beq.n	8009c18 <_puts_r+0x40>
 8009c5c:	f04f 35ff 	mov.w	r5, #4294967295
 8009c60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c62:	07da      	lsls	r2, r3, #31
 8009c64:	d405      	bmi.n	8009c72 <_puts_r+0x9a>
 8009c66:	89a3      	ldrh	r3, [r4, #12]
 8009c68:	059b      	lsls	r3, r3, #22
 8009c6a:	d402      	bmi.n	8009c72 <_puts_r+0x9a>
 8009c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c6e:	f001 f9eb 	bl	800b048 <__retarget_lock_release_recursive>
 8009c72:	4628      	mov	r0, r5
 8009c74:	bd70      	pop	{r4, r5, r6, pc}
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	da04      	bge.n	8009c84 <_puts_r+0xac>
 8009c7a:	69a2      	ldr	r2, [r4, #24]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	dc06      	bgt.n	8009c8e <_puts_r+0xb6>
 8009c80:	290a      	cmp	r1, #10
 8009c82:	d004      	beq.n	8009c8e <_puts_r+0xb6>
 8009c84:	6823      	ldr	r3, [r4, #0]
 8009c86:	1c5a      	adds	r2, r3, #1
 8009c88:	6022      	str	r2, [r4, #0]
 8009c8a:	7019      	strb	r1, [r3, #0]
 8009c8c:	e7c5      	b.n	8009c1a <_puts_r+0x42>
 8009c8e:	4622      	mov	r2, r4
 8009c90:	4628      	mov	r0, r5
 8009c92:	f000 f8e1 	bl	8009e58 <__swbuf_r>
 8009c96:	3001      	adds	r0, #1
 8009c98:	d1bf      	bne.n	8009c1a <_puts_r+0x42>
 8009c9a:	e7df      	b.n	8009c5c <_puts_r+0x84>
 8009c9c:	6823      	ldr	r3, [r4, #0]
 8009c9e:	250a      	movs	r5, #10
 8009ca0:	1c5a      	adds	r2, r3, #1
 8009ca2:	6022      	str	r2, [r4, #0]
 8009ca4:	701d      	strb	r5, [r3, #0]
 8009ca6:	e7db      	b.n	8009c60 <_puts_r+0x88>
 8009ca8:	0800c98c 	.word	0x0800c98c
 8009cac:	0800c9ac 	.word	0x0800c9ac
 8009cb0:	0800c96c 	.word	0x0800c96c

08009cb4 <puts>:
 8009cb4:	4b02      	ldr	r3, [pc, #8]	; (8009cc0 <puts+0xc>)
 8009cb6:	4601      	mov	r1, r0
 8009cb8:	6818      	ldr	r0, [r3, #0]
 8009cba:	f7ff bf8d 	b.w	8009bd8 <_puts_r>
 8009cbe:	bf00      	nop
 8009cc0:	20000010 	.word	0x20000010

08009cc4 <_sbrk_r>:
 8009cc4:	b538      	push	{r3, r4, r5, lr}
 8009cc6:	4d06      	ldr	r5, [pc, #24]	; (8009ce0 <_sbrk_r+0x1c>)
 8009cc8:	2300      	movs	r3, #0
 8009cca:	4604      	mov	r4, r0
 8009ccc:	4608      	mov	r0, r1
 8009cce:	602b      	str	r3, [r5, #0]
 8009cd0:	f7f8 f9e2 	bl	8002098 <_sbrk>
 8009cd4:	1c43      	adds	r3, r0, #1
 8009cd6:	d102      	bne.n	8009cde <_sbrk_r+0x1a>
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	b103      	cbz	r3, 8009cde <_sbrk_r+0x1a>
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	bd38      	pop	{r3, r4, r5, pc}
 8009ce0:	20000518 	.word	0x20000518

08009ce4 <siprintf>:
 8009ce4:	b40e      	push	{r1, r2, r3}
 8009ce6:	b500      	push	{lr}
 8009ce8:	b09c      	sub	sp, #112	; 0x70
 8009cea:	ab1d      	add	r3, sp, #116	; 0x74
 8009cec:	9002      	str	r0, [sp, #8]
 8009cee:	9006      	str	r0, [sp, #24]
 8009cf0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009cf4:	4809      	ldr	r0, [pc, #36]	; (8009d1c <siprintf+0x38>)
 8009cf6:	9107      	str	r1, [sp, #28]
 8009cf8:	9104      	str	r1, [sp, #16]
 8009cfa:	4909      	ldr	r1, [pc, #36]	; (8009d20 <siprintf+0x3c>)
 8009cfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d00:	9105      	str	r1, [sp, #20]
 8009d02:	6800      	ldr	r0, [r0, #0]
 8009d04:	9301      	str	r3, [sp, #4]
 8009d06:	a902      	add	r1, sp, #8
 8009d08:	f001 fe06 	bl	800b918 <_svfiprintf_r>
 8009d0c:	9b02      	ldr	r3, [sp, #8]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	701a      	strb	r2, [r3, #0]
 8009d12:	b01c      	add	sp, #112	; 0x70
 8009d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d18:	b003      	add	sp, #12
 8009d1a:	4770      	bx	lr
 8009d1c:	20000010 	.word	0x20000010
 8009d20:	ffff0208 	.word	0xffff0208

08009d24 <strchr>:
 8009d24:	b2c9      	uxtb	r1, r1
 8009d26:	4603      	mov	r3, r0
 8009d28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d2c:	b11a      	cbz	r2, 8009d36 <strchr+0x12>
 8009d2e:	428a      	cmp	r2, r1
 8009d30:	d1f9      	bne.n	8009d26 <strchr+0x2>
 8009d32:	4618      	mov	r0, r3
 8009d34:	4770      	bx	lr
 8009d36:	2900      	cmp	r1, #0
 8009d38:	bf18      	it	ne
 8009d3a:	2300      	movne	r3, #0
 8009d3c:	e7f9      	b.n	8009d32 <strchr+0xe>
	...

08009d40 <_strtol_l.constprop.0>:
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d46:	d001      	beq.n	8009d4c <_strtol_l.constprop.0+0xc>
 8009d48:	2b24      	cmp	r3, #36	; 0x24
 8009d4a:	d906      	bls.n	8009d5a <_strtol_l.constprop.0+0x1a>
 8009d4c:	f7ff f99a 	bl	8009084 <__errno>
 8009d50:	2316      	movs	r3, #22
 8009d52:	6003      	str	r3, [r0, #0]
 8009d54:	2000      	movs	r0, #0
 8009d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d5a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009e40 <_strtol_l.constprop.0+0x100>
 8009d5e:	460d      	mov	r5, r1
 8009d60:	462e      	mov	r6, r5
 8009d62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d66:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009d6a:	f017 0708 	ands.w	r7, r7, #8
 8009d6e:	d1f7      	bne.n	8009d60 <_strtol_l.constprop.0+0x20>
 8009d70:	2c2d      	cmp	r4, #45	; 0x2d
 8009d72:	d132      	bne.n	8009dda <_strtol_l.constprop.0+0x9a>
 8009d74:	782c      	ldrb	r4, [r5, #0]
 8009d76:	2701      	movs	r7, #1
 8009d78:	1cb5      	adds	r5, r6, #2
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d05b      	beq.n	8009e36 <_strtol_l.constprop.0+0xf6>
 8009d7e:	2b10      	cmp	r3, #16
 8009d80:	d109      	bne.n	8009d96 <_strtol_l.constprop.0+0x56>
 8009d82:	2c30      	cmp	r4, #48	; 0x30
 8009d84:	d107      	bne.n	8009d96 <_strtol_l.constprop.0+0x56>
 8009d86:	782c      	ldrb	r4, [r5, #0]
 8009d88:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009d8c:	2c58      	cmp	r4, #88	; 0x58
 8009d8e:	d14d      	bne.n	8009e2c <_strtol_l.constprop.0+0xec>
 8009d90:	786c      	ldrb	r4, [r5, #1]
 8009d92:	2310      	movs	r3, #16
 8009d94:	3502      	adds	r5, #2
 8009d96:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009d9a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d9e:	f04f 0c00 	mov.w	ip, #0
 8009da2:	fbb8 f9f3 	udiv	r9, r8, r3
 8009da6:	4666      	mov	r6, ip
 8009da8:	fb03 8a19 	mls	sl, r3, r9, r8
 8009dac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009db0:	f1be 0f09 	cmp.w	lr, #9
 8009db4:	d816      	bhi.n	8009de4 <_strtol_l.constprop.0+0xa4>
 8009db6:	4674      	mov	r4, lr
 8009db8:	42a3      	cmp	r3, r4
 8009dba:	dd24      	ble.n	8009e06 <_strtol_l.constprop.0+0xc6>
 8009dbc:	f1bc 0f00 	cmp.w	ip, #0
 8009dc0:	db1e      	blt.n	8009e00 <_strtol_l.constprop.0+0xc0>
 8009dc2:	45b1      	cmp	r9, r6
 8009dc4:	d31c      	bcc.n	8009e00 <_strtol_l.constprop.0+0xc0>
 8009dc6:	d101      	bne.n	8009dcc <_strtol_l.constprop.0+0x8c>
 8009dc8:	45a2      	cmp	sl, r4
 8009dca:	db19      	blt.n	8009e00 <_strtol_l.constprop.0+0xc0>
 8009dcc:	fb06 4603 	mla	r6, r6, r3, r4
 8009dd0:	f04f 0c01 	mov.w	ip, #1
 8009dd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009dd8:	e7e8      	b.n	8009dac <_strtol_l.constprop.0+0x6c>
 8009dda:	2c2b      	cmp	r4, #43	; 0x2b
 8009ddc:	bf04      	itt	eq
 8009dde:	782c      	ldrbeq	r4, [r5, #0]
 8009de0:	1cb5      	addeq	r5, r6, #2
 8009de2:	e7ca      	b.n	8009d7a <_strtol_l.constprop.0+0x3a>
 8009de4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009de8:	f1be 0f19 	cmp.w	lr, #25
 8009dec:	d801      	bhi.n	8009df2 <_strtol_l.constprop.0+0xb2>
 8009dee:	3c37      	subs	r4, #55	; 0x37
 8009df0:	e7e2      	b.n	8009db8 <_strtol_l.constprop.0+0x78>
 8009df2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009df6:	f1be 0f19 	cmp.w	lr, #25
 8009dfa:	d804      	bhi.n	8009e06 <_strtol_l.constprop.0+0xc6>
 8009dfc:	3c57      	subs	r4, #87	; 0x57
 8009dfe:	e7db      	b.n	8009db8 <_strtol_l.constprop.0+0x78>
 8009e00:	f04f 3cff 	mov.w	ip, #4294967295
 8009e04:	e7e6      	b.n	8009dd4 <_strtol_l.constprop.0+0x94>
 8009e06:	f1bc 0f00 	cmp.w	ip, #0
 8009e0a:	da05      	bge.n	8009e18 <_strtol_l.constprop.0+0xd8>
 8009e0c:	2322      	movs	r3, #34	; 0x22
 8009e0e:	6003      	str	r3, [r0, #0]
 8009e10:	4646      	mov	r6, r8
 8009e12:	b942      	cbnz	r2, 8009e26 <_strtol_l.constprop.0+0xe6>
 8009e14:	4630      	mov	r0, r6
 8009e16:	e79e      	b.n	8009d56 <_strtol_l.constprop.0+0x16>
 8009e18:	b107      	cbz	r7, 8009e1c <_strtol_l.constprop.0+0xdc>
 8009e1a:	4276      	negs	r6, r6
 8009e1c:	2a00      	cmp	r2, #0
 8009e1e:	d0f9      	beq.n	8009e14 <_strtol_l.constprop.0+0xd4>
 8009e20:	f1bc 0f00 	cmp.w	ip, #0
 8009e24:	d000      	beq.n	8009e28 <_strtol_l.constprop.0+0xe8>
 8009e26:	1e69      	subs	r1, r5, #1
 8009e28:	6011      	str	r1, [r2, #0]
 8009e2a:	e7f3      	b.n	8009e14 <_strtol_l.constprop.0+0xd4>
 8009e2c:	2430      	movs	r4, #48	; 0x30
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d1b1      	bne.n	8009d96 <_strtol_l.constprop.0+0x56>
 8009e32:	2308      	movs	r3, #8
 8009e34:	e7af      	b.n	8009d96 <_strtol_l.constprop.0+0x56>
 8009e36:	2c30      	cmp	r4, #48	; 0x30
 8009e38:	d0a5      	beq.n	8009d86 <_strtol_l.constprop.0+0x46>
 8009e3a:	230a      	movs	r3, #10
 8009e3c:	e7ab      	b.n	8009d96 <_strtol_l.constprop.0+0x56>
 8009e3e:	bf00      	nop
 8009e40:	0800c7d9 	.word	0x0800c7d9

08009e44 <strtol>:
 8009e44:	4613      	mov	r3, r2
 8009e46:	460a      	mov	r2, r1
 8009e48:	4601      	mov	r1, r0
 8009e4a:	4802      	ldr	r0, [pc, #8]	; (8009e54 <strtol+0x10>)
 8009e4c:	6800      	ldr	r0, [r0, #0]
 8009e4e:	f7ff bf77 	b.w	8009d40 <_strtol_l.constprop.0>
 8009e52:	bf00      	nop
 8009e54:	20000010 	.word	0x20000010

08009e58 <__swbuf_r>:
 8009e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5a:	460e      	mov	r6, r1
 8009e5c:	4614      	mov	r4, r2
 8009e5e:	4605      	mov	r5, r0
 8009e60:	b118      	cbz	r0, 8009e6a <__swbuf_r+0x12>
 8009e62:	6983      	ldr	r3, [r0, #24]
 8009e64:	b90b      	cbnz	r3, 8009e6a <__swbuf_r+0x12>
 8009e66:	f001 f84b 	bl	800af00 <__sinit>
 8009e6a:	4b21      	ldr	r3, [pc, #132]	; (8009ef0 <__swbuf_r+0x98>)
 8009e6c:	429c      	cmp	r4, r3
 8009e6e:	d12b      	bne.n	8009ec8 <__swbuf_r+0x70>
 8009e70:	686c      	ldr	r4, [r5, #4]
 8009e72:	69a3      	ldr	r3, [r4, #24]
 8009e74:	60a3      	str	r3, [r4, #8]
 8009e76:	89a3      	ldrh	r3, [r4, #12]
 8009e78:	071a      	lsls	r2, r3, #28
 8009e7a:	d52f      	bpl.n	8009edc <__swbuf_r+0x84>
 8009e7c:	6923      	ldr	r3, [r4, #16]
 8009e7e:	b36b      	cbz	r3, 8009edc <__swbuf_r+0x84>
 8009e80:	6923      	ldr	r3, [r4, #16]
 8009e82:	6820      	ldr	r0, [r4, #0]
 8009e84:	1ac0      	subs	r0, r0, r3
 8009e86:	6963      	ldr	r3, [r4, #20]
 8009e88:	b2f6      	uxtb	r6, r6
 8009e8a:	4283      	cmp	r3, r0
 8009e8c:	4637      	mov	r7, r6
 8009e8e:	dc04      	bgt.n	8009e9a <__swbuf_r+0x42>
 8009e90:	4621      	mov	r1, r4
 8009e92:	4628      	mov	r0, r5
 8009e94:	f000 ffa0 	bl	800add8 <_fflush_r>
 8009e98:	bb30      	cbnz	r0, 8009ee8 <__swbuf_r+0x90>
 8009e9a:	68a3      	ldr	r3, [r4, #8]
 8009e9c:	3b01      	subs	r3, #1
 8009e9e:	60a3      	str	r3, [r4, #8]
 8009ea0:	6823      	ldr	r3, [r4, #0]
 8009ea2:	1c5a      	adds	r2, r3, #1
 8009ea4:	6022      	str	r2, [r4, #0]
 8009ea6:	701e      	strb	r6, [r3, #0]
 8009ea8:	6963      	ldr	r3, [r4, #20]
 8009eaa:	3001      	adds	r0, #1
 8009eac:	4283      	cmp	r3, r0
 8009eae:	d004      	beq.n	8009eba <__swbuf_r+0x62>
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	07db      	lsls	r3, r3, #31
 8009eb4:	d506      	bpl.n	8009ec4 <__swbuf_r+0x6c>
 8009eb6:	2e0a      	cmp	r6, #10
 8009eb8:	d104      	bne.n	8009ec4 <__swbuf_r+0x6c>
 8009eba:	4621      	mov	r1, r4
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	f000 ff8b 	bl	800add8 <_fflush_r>
 8009ec2:	b988      	cbnz	r0, 8009ee8 <__swbuf_r+0x90>
 8009ec4:	4638      	mov	r0, r7
 8009ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ec8:	4b0a      	ldr	r3, [pc, #40]	; (8009ef4 <__swbuf_r+0x9c>)
 8009eca:	429c      	cmp	r4, r3
 8009ecc:	d101      	bne.n	8009ed2 <__swbuf_r+0x7a>
 8009ece:	68ac      	ldr	r4, [r5, #8]
 8009ed0:	e7cf      	b.n	8009e72 <__swbuf_r+0x1a>
 8009ed2:	4b09      	ldr	r3, [pc, #36]	; (8009ef8 <__swbuf_r+0xa0>)
 8009ed4:	429c      	cmp	r4, r3
 8009ed6:	bf08      	it	eq
 8009ed8:	68ec      	ldreq	r4, [r5, #12]
 8009eda:	e7ca      	b.n	8009e72 <__swbuf_r+0x1a>
 8009edc:	4621      	mov	r1, r4
 8009ede:	4628      	mov	r0, r5
 8009ee0:	f000 f80c 	bl	8009efc <__swsetup_r>
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	d0cb      	beq.n	8009e80 <__swbuf_r+0x28>
 8009ee8:	f04f 37ff 	mov.w	r7, #4294967295
 8009eec:	e7ea      	b.n	8009ec4 <__swbuf_r+0x6c>
 8009eee:	bf00      	nop
 8009ef0:	0800c98c 	.word	0x0800c98c
 8009ef4:	0800c9ac 	.word	0x0800c9ac
 8009ef8:	0800c96c 	.word	0x0800c96c

08009efc <__swsetup_r>:
 8009efc:	4b32      	ldr	r3, [pc, #200]	; (8009fc8 <__swsetup_r+0xcc>)
 8009efe:	b570      	push	{r4, r5, r6, lr}
 8009f00:	681d      	ldr	r5, [r3, #0]
 8009f02:	4606      	mov	r6, r0
 8009f04:	460c      	mov	r4, r1
 8009f06:	b125      	cbz	r5, 8009f12 <__swsetup_r+0x16>
 8009f08:	69ab      	ldr	r3, [r5, #24]
 8009f0a:	b913      	cbnz	r3, 8009f12 <__swsetup_r+0x16>
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	f000 fff7 	bl	800af00 <__sinit>
 8009f12:	4b2e      	ldr	r3, [pc, #184]	; (8009fcc <__swsetup_r+0xd0>)
 8009f14:	429c      	cmp	r4, r3
 8009f16:	d10f      	bne.n	8009f38 <__swsetup_r+0x3c>
 8009f18:	686c      	ldr	r4, [r5, #4]
 8009f1a:	89a3      	ldrh	r3, [r4, #12]
 8009f1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f20:	0719      	lsls	r1, r3, #28
 8009f22:	d42c      	bmi.n	8009f7e <__swsetup_r+0x82>
 8009f24:	06dd      	lsls	r5, r3, #27
 8009f26:	d411      	bmi.n	8009f4c <__swsetup_r+0x50>
 8009f28:	2309      	movs	r3, #9
 8009f2a:	6033      	str	r3, [r6, #0]
 8009f2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f30:	81a3      	strh	r3, [r4, #12]
 8009f32:	f04f 30ff 	mov.w	r0, #4294967295
 8009f36:	e03e      	b.n	8009fb6 <__swsetup_r+0xba>
 8009f38:	4b25      	ldr	r3, [pc, #148]	; (8009fd0 <__swsetup_r+0xd4>)
 8009f3a:	429c      	cmp	r4, r3
 8009f3c:	d101      	bne.n	8009f42 <__swsetup_r+0x46>
 8009f3e:	68ac      	ldr	r4, [r5, #8]
 8009f40:	e7eb      	b.n	8009f1a <__swsetup_r+0x1e>
 8009f42:	4b24      	ldr	r3, [pc, #144]	; (8009fd4 <__swsetup_r+0xd8>)
 8009f44:	429c      	cmp	r4, r3
 8009f46:	bf08      	it	eq
 8009f48:	68ec      	ldreq	r4, [r5, #12]
 8009f4a:	e7e6      	b.n	8009f1a <__swsetup_r+0x1e>
 8009f4c:	0758      	lsls	r0, r3, #29
 8009f4e:	d512      	bpl.n	8009f76 <__swsetup_r+0x7a>
 8009f50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f52:	b141      	cbz	r1, 8009f66 <__swsetup_r+0x6a>
 8009f54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f58:	4299      	cmp	r1, r3
 8009f5a:	d002      	beq.n	8009f62 <__swsetup_r+0x66>
 8009f5c:	4630      	mov	r0, r6
 8009f5e:	f7ff f8d9 	bl	8009114 <_free_r>
 8009f62:	2300      	movs	r3, #0
 8009f64:	6363      	str	r3, [r4, #52]	; 0x34
 8009f66:	89a3      	ldrh	r3, [r4, #12]
 8009f68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f6c:	81a3      	strh	r3, [r4, #12]
 8009f6e:	2300      	movs	r3, #0
 8009f70:	6063      	str	r3, [r4, #4]
 8009f72:	6923      	ldr	r3, [r4, #16]
 8009f74:	6023      	str	r3, [r4, #0]
 8009f76:	89a3      	ldrh	r3, [r4, #12]
 8009f78:	f043 0308 	orr.w	r3, r3, #8
 8009f7c:	81a3      	strh	r3, [r4, #12]
 8009f7e:	6923      	ldr	r3, [r4, #16]
 8009f80:	b94b      	cbnz	r3, 8009f96 <__swsetup_r+0x9a>
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f8c:	d003      	beq.n	8009f96 <__swsetup_r+0x9a>
 8009f8e:	4621      	mov	r1, r4
 8009f90:	4630      	mov	r0, r6
 8009f92:	f001 f87f 	bl	800b094 <__smakebuf_r>
 8009f96:	89a0      	ldrh	r0, [r4, #12]
 8009f98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f9c:	f010 0301 	ands.w	r3, r0, #1
 8009fa0:	d00a      	beq.n	8009fb8 <__swsetup_r+0xbc>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	60a3      	str	r3, [r4, #8]
 8009fa6:	6963      	ldr	r3, [r4, #20]
 8009fa8:	425b      	negs	r3, r3
 8009faa:	61a3      	str	r3, [r4, #24]
 8009fac:	6923      	ldr	r3, [r4, #16]
 8009fae:	b943      	cbnz	r3, 8009fc2 <__swsetup_r+0xc6>
 8009fb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009fb4:	d1ba      	bne.n	8009f2c <__swsetup_r+0x30>
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}
 8009fb8:	0781      	lsls	r1, r0, #30
 8009fba:	bf58      	it	pl
 8009fbc:	6963      	ldrpl	r3, [r4, #20]
 8009fbe:	60a3      	str	r3, [r4, #8]
 8009fc0:	e7f4      	b.n	8009fac <__swsetup_r+0xb0>
 8009fc2:	2000      	movs	r0, #0
 8009fc4:	e7f7      	b.n	8009fb6 <__swsetup_r+0xba>
 8009fc6:	bf00      	nop
 8009fc8:	20000010 	.word	0x20000010
 8009fcc:	0800c98c 	.word	0x0800c98c
 8009fd0:	0800c9ac 	.word	0x0800c9ac
 8009fd4:	0800c96c 	.word	0x0800c96c

08009fd8 <quorem>:
 8009fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fdc:	6903      	ldr	r3, [r0, #16]
 8009fde:	690c      	ldr	r4, [r1, #16]
 8009fe0:	42a3      	cmp	r3, r4
 8009fe2:	4607      	mov	r7, r0
 8009fe4:	f2c0 8081 	blt.w	800a0ea <quorem+0x112>
 8009fe8:	3c01      	subs	r4, #1
 8009fea:	f101 0814 	add.w	r8, r1, #20
 8009fee:	f100 0514 	add.w	r5, r0, #20
 8009ff2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ff6:	9301      	str	r3, [sp, #4]
 8009ff8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ffc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a000:	3301      	adds	r3, #1
 800a002:	429a      	cmp	r2, r3
 800a004:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a008:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a00c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a010:	d331      	bcc.n	800a076 <quorem+0x9e>
 800a012:	f04f 0e00 	mov.w	lr, #0
 800a016:	4640      	mov	r0, r8
 800a018:	46ac      	mov	ip, r5
 800a01a:	46f2      	mov	sl, lr
 800a01c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a020:	b293      	uxth	r3, r2
 800a022:	fb06 e303 	mla	r3, r6, r3, lr
 800a026:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	ebaa 0303 	sub.w	r3, sl, r3
 800a030:	f8dc a000 	ldr.w	sl, [ip]
 800a034:	0c12      	lsrs	r2, r2, #16
 800a036:	fa13 f38a 	uxtah	r3, r3, sl
 800a03a:	fb06 e202 	mla	r2, r6, r2, lr
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	9b00      	ldr	r3, [sp, #0]
 800a042:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a046:	b292      	uxth	r2, r2
 800a048:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a04c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a050:	f8bd 3000 	ldrh.w	r3, [sp]
 800a054:	4581      	cmp	r9, r0
 800a056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a05a:	f84c 3b04 	str.w	r3, [ip], #4
 800a05e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a062:	d2db      	bcs.n	800a01c <quorem+0x44>
 800a064:	f855 300b 	ldr.w	r3, [r5, fp]
 800a068:	b92b      	cbnz	r3, 800a076 <quorem+0x9e>
 800a06a:	9b01      	ldr	r3, [sp, #4]
 800a06c:	3b04      	subs	r3, #4
 800a06e:	429d      	cmp	r5, r3
 800a070:	461a      	mov	r2, r3
 800a072:	d32e      	bcc.n	800a0d2 <quorem+0xfa>
 800a074:	613c      	str	r4, [r7, #16]
 800a076:	4638      	mov	r0, r7
 800a078:	f001 fada 	bl	800b630 <__mcmp>
 800a07c:	2800      	cmp	r0, #0
 800a07e:	db24      	blt.n	800a0ca <quorem+0xf2>
 800a080:	3601      	adds	r6, #1
 800a082:	4628      	mov	r0, r5
 800a084:	f04f 0c00 	mov.w	ip, #0
 800a088:	f858 2b04 	ldr.w	r2, [r8], #4
 800a08c:	f8d0 e000 	ldr.w	lr, [r0]
 800a090:	b293      	uxth	r3, r2
 800a092:	ebac 0303 	sub.w	r3, ip, r3
 800a096:	0c12      	lsrs	r2, r2, #16
 800a098:	fa13 f38e 	uxtah	r3, r3, lr
 800a09c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a0a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0aa:	45c1      	cmp	r9, r8
 800a0ac:	f840 3b04 	str.w	r3, [r0], #4
 800a0b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a0b4:	d2e8      	bcs.n	800a088 <quorem+0xb0>
 800a0b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0be:	b922      	cbnz	r2, 800a0ca <quorem+0xf2>
 800a0c0:	3b04      	subs	r3, #4
 800a0c2:	429d      	cmp	r5, r3
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	d30a      	bcc.n	800a0de <quorem+0x106>
 800a0c8:	613c      	str	r4, [r7, #16]
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	b003      	add	sp, #12
 800a0ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d2:	6812      	ldr	r2, [r2, #0]
 800a0d4:	3b04      	subs	r3, #4
 800a0d6:	2a00      	cmp	r2, #0
 800a0d8:	d1cc      	bne.n	800a074 <quorem+0x9c>
 800a0da:	3c01      	subs	r4, #1
 800a0dc:	e7c7      	b.n	800a06e <quorem+0x96>
 800a0de:	6812      	ldr	r2, [r2, #0]
 800a0e0:	3b04      	subs	r3, #4
 800a0e2:	2a00      	cmp	r2, #0
 800a0e4:	d1f0      	bne.n	800a0c8 <quorem+0xf0>
 800a0e6:	3c01      	subs	r4, #1
 800a0e8:	e7eb      	b.n	800a0c2 <quorem+0xea>
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	e7ee      	b.n	800a0cc <quorem+0xf4>
	...

0800a0f0 <_dtoa_r>:
 800a0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0f4:	ed2d 8b04 	vpush	{d8-d9}
 800a0f8:	ec57 6b10 	vmov	r6, r7, d0
 800a0fc:	b093      	sub	sp, #76	; 0x4c
 800a0fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a100:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a104:	9106      	str	r1, [sp, #24]
 800a106:	ee10 aa10 	vmov	sl, s0
 800a10a:	4604      	mov	r4, r0
 800a10c:	9209      	str	r2, [sp, #36]	; 0x24
 800a10e:	930c      	str	r3, [sp, #48]	; 0x30
 800a110:	46bb      	mov	fp, r7
 800a112:	b975      	cbnz	r5, 800a132 <_dtoa_r+0x42>
 800a114:	2010      	movs	r0, #16
 800a116:	f7fe ffdf 	bl	80090d8 <malloc>
 800a11a:	4602      	mov	r2, r0
 800a11c:	6260      	str	r0, [r4, #36]	; 0x24
 800a11e:	b920      	cbnz	r0, 800a12a <_dtoa_r+0x3a>
 800a120:	4ba7      	ldr	r3, [pc, #668]	; (800a3c0 <_dtoa_r+0x2d0>)
 800a122:	21ea      	movs	r1, #234	; 0xea
 800a124:	48a7      	ldr	r0, [pc, #668]	; (800a3c4 <_dtoa_r+0x2d4>)
 800a126:	f001 fea7 	bl	800be78 <__assert_func>
 800a12a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a12e:	6005      	str	r5, [r0, #0]
 800a130:	60c5      	str	r5, [r0, #12]
 800a132:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a134:	6819      	ldr	r1, [r3, #0]
 800a136:	b151      	cbz	r1, 800a14e <_dtoa_r+0x5e>
 800a138:	685a      	ldr	r2, [r3, #4]
 800a13a:	604a      	str	r2, [r1, #4]
 800a13c:	2301      	movs	r3, #1
 800a13e:	4093      	lsls	r3, r2
 800a140:	608b      	str	r3, [r1, #8]
 800a142:	4620      	mov	r0, r4
 800a144:	f001 f832 	bl	800b1ac <_Bfree>
 800a148:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a14a:	2200      	movs	r2, #0
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	1e3b      	subs	r3, r7, #0
 800a150:	bfaa      	itet	ge
 800a152:	2300      	movge	r3, #0
 800a154:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a158:	f8c8 3000 	strge.w	r3, [r8]
 800a15c:	4b9a      	ldr	r3, [pc, #616]	; (800a3c8 <_dtoa_r+0x2d8>)
 800a15e:	bfbc      	itt	lt
 800a160:	2201      	movlt	r2, #1
 800a162:	f8c8 2000 	strlt.w	r2, [r8]
 800a166:	ea33 030b 	bics.w	r3, r3, fp
 800a16a:	d11b      	bne.n	800a1a4 <_dtoa_r+0xb4>
 800a16c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a16e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a172:	6013      	str	r3, [r2, #0]
 800a174:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a178:	4333      	orrs	r3, r6
 800a17a:	f000 8592 	beq.w	800aca2 <_dtoa_r+0xbb2>
 800a17e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a180:	b963      	cbnz	r3, 800a19c <_dtoa_r+0xac>
 800a182:	4b92      	ldr	r3, [pc, #584]	; (800a3cc <_dtoa_r+0x2dc>)
 800a184:	e022      	b.n	800a1cc <_dtoa_r+0xdc>
 800a186:	4b92      	ldr	r3, [pc, #584]	; (800a3d0 <_dtoa_r+0x2e0>)
 800a188:	9301      	str	r3, [sp, #4]
 800a18a:	3308      	adds	r3, #8
 800a18c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a18e:	6013      	str	r3, [r2, #0]
 800a190:	9801      	ldr	r0, [sp, #4]
 800a192:	b013      	add	sp, #76	; 0x4c
 800a194:	ecbd 8b04 	vpop	{d8-d9}
 800a198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a19c:	4b8b      	ldr	r3, [pc, #556]	; (800a3cc <_dtoa_r+0x2dc>)
 800a19e:	9301      	str	r3, [sp, #4]
 800a1a0:	3303      	adds	r3, #3
 800a1a2:	e7f3      	b.n	800a18c <_dtoa_r+0x9c>
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	4650      	mov	r0, sl
 800a1aa:	4659      	mov	r1, fp
 800a1ac:	f7f6 fc74 	bl	8000a98 <__aeabi_dcmpeq>
 800a1b0:	ec4b ab19 	vmov	d9, sl, fp
 800a1b4:	4680      	mov	r8, r0
 800a1b6:	b158      	cbz	r0, 800a1d0 <_dtoa_r+0xe0>
 800a1b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	6013      	str	r3, [r2, #0]
 800a1be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	f000 856b 	beq.w	800ac9c <_dtoa_r+0xbac>
 800a1c6:	4883      	ldr	r0, [pc, #524]	; (800a3d4 <_dtoa_r+0x2e4>)
 800a1c8:	6018      	str	r0, [r3, #0]
 800a1ca:	1e43      	subs	r3, r0, #1
 800a1cc:	9301      	str	r3, [sp, #4]
 800a1ce:	e7df      	b.n	800a190 <_dtoa_r+0xa0>
 800a1d0:	ec4b ab10 	vmov	d0, sl, fp
 800a1d4:	aa10      	add	r2, sp, #64	; 0x40
 800a1d6:	a911      	add	r1, sp, #68	; 0x44
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f001 facf 	bl	800b77c <__d2b>
 800a1de:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a1e2:	ee08 0a10 	vmov	s16, r0
 800a1e6:	2d00      	cmp	r5, #0
 800a1e8:	f000 8084 	beq.w	800a2f4 <_dtoa_r+0x204>
 800a1ec:	ee19 3a90 	vmov	r3, s19
 800a1f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1f4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a1f8:	4656      	mov	r6, sl
 800a1fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a1fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a202:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a206:	4b74      	ldr	r3, [pc, #464]	; (800a3d8 <_dtoa_r+0x2e8>)
 800a208:	2200      	movs	r2, #0
 800a20a:	4630      	mov	r0, r6
 800a20c:	4639      	mov	r1, r7
 800a20e:	f7f6 f823 	bl	8000258 <__aeabi_dsub>
 800a212:	a365      	add	r3, pc, #404	; (adr r3, 800a3a8 <_dtoa_r+0x2b8>)
 800a214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a218:	f7f6 f9d6 	bl	80005c8 <__aeabi_dmul>
 800a21c:	a364      	add	r3, pc, #400	; (adr r3, 800a3b0 <_dtoa_r+0x2c0>)
 800a21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a222:	f7f6 f81b 	bl	800025c <__adddf3>
 800a226:	4606      	mov	r6, r0
 800a228:	4628      	mov	r0, r5
 800a22a:	460f      	mov	r7, r1
 800a22c:	f7f6 f962 	bl	80004f4 <__aeabi_i2d>
 800a230:	a361      	add	r3, pc, #388	; (adr r3, 800a3b8 <_dtoa_r+0x2c8>)
 800a232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a236:	f7f6 f9c7 	bl	80005c8 <__aeabi_dmul>
 800a23a:	4602      	mov	r2, r0
 800a23c:	460b      	mov	r3, r1
 800a23e:	4630      	mov	r0, r6
 800a240:	4639      	mov	r1, r7
 800a242:	f7f6 f80b 	bl	800025c <__adddf3>
 800a246:	4606      	mov	r6, r0
 800a248:	460f      	mov	r7, r1
 800a24a:	f7f6 fc6d 	bl	8000b28 <__aeabi_d2iz>
 800a24e:	2200      	movs	r2, #0
 800a250:	9000      	str	r0, [sp, #0]
 800a252:	2300      	movs	r3, #0
 800a254:	4630      	mov	r0, r6
 800a256:	4639      	mov	r1, r7
 800a258:	f7f6 fc28 	bl	8000aac <__aeabi_dcmplt>
 800a25c:	b150      	cbz	r0, 800a274 <_dtoa_r+0x184>
 800a25e:	9800      	ldr	r0, [sp, #0]
 800a260:	f7f6 f948 	bl	80004f4 <__aeabi_i2d>
 800a264:	4632      	mov	r2, r6
 800a266:	463b      	mov	r3, r7
 800a268:	f7f6 fc16 	bl	8000a98 <__aeabi_dcmpeq>
 800a26c:	b910      	cbnz	r0, 800a274 <_dtoa_r+0x184>
 800a26e:	9b00      	ldr	r3, [sp, #0]
 800a270:	3b01      	subs	r3, #1
 800a272:	9300      	str	r3, [sp, #0]
 800a274:	9b00      	ldr	r3, [sp, #0]
 800a276:	2b16      	cmp	r3, #22
 800a278:	d85a      	bhi.n	800a330 <_dtoa_r+0x240>
 800a27a:	9a00      	ldr	r2, [sp, #0]
 800a27c:	4b57      	ldr	r3, [pc, #348]	; (800a3dc <_dtoa_r+0x2ec>)
 800a27e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a286:	ec51 0b19 	vmov	r0, r1, d9
 800a28a:	f7f6 fc0f 	bl	8000aac <__aeabi_dcmplt>
 800a28e:	2800      	cmp	r0, #0
 800a290:	d050      	beq.n	800a334 <_dtoa_r+0x244>
 800a292:	9b00      	ldr	r3, [sp, #0]
 800a294:	3b01      	subs	r3, #1
 800a296:	9300      	str	r3, [sp, #0]
 800a298:	2300      	movs	r3, #0
 800a29a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a29c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a29e:	1b5d      	subs	r5, r3, r5
 800a2a0:	1e6b      	subs	r3, r5, #1
 800a2a2:	9305      	str	r3, [sp, #20]
 800a2a4:	bf45      	ittet	mi
 800a2a6:	f1c5 0301 	rsbmi	r3, r5, #1
 800a2aa:	9304      	strmi	r3, [sp, #16]
 800a2ac:	2300      	movpl	r3, #0
 800a2ae:	2300      	movmi	r3, #0
 800a2b0:	bf4c      	ite	mi
 800a2b2:	9305      	strmi	r3, [sp, #20]
 800a2b4:	9304      	strpl	r3, [sp, #16]
 800a2b6:	9b00      	ldr	r3, [sp, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	db3d      	blt.n	800a338 <_dtoa_r+0x248>
 800a2bc:	9b05      	ldr	r3, [sp, #20]
 800a2be:	9a00      	ldr	r2, [sp, #0]
 800a2c0:	920a      	str	r2, [sp, #40]	; 0x28
 800a2c2:	4413      	add	r3, r2
 800a2c4:	9305      	str	r3, [sp, #20]
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	9307      	str	r3, [sp, #28]
 800a2ca:	9b06      	ldr	r3, [sp, #24]
 800a2cc:	2b09      	cmp	r3, #9
 800a2ce:	f200 8089 	bhi.w	800a3e4 <_dtoa_r+0x2f4>
 800a2d2:	2b05      	cmp	r3, #5
 800a2d4:	bfc4      	itt	gt
 800a2d6:	3b04      	subgt	r3, #4
 800a2d8:	9306      	strgt	r3, [sp, #24]
 800a2da:	9b06      	ldr	r3, [sp, #24]
 800a2dc:	f1a3 0302 	sub.w	r3, r3, #2
 800a2e0:	bfcc      	ite	gt
 800a2e2:	2500      	movgt	r5, #0
 800a2e4:	2501      	movle	r5, #1
 800a2e6:	2b03      	cmp	r3, #3
 800a2e8:	f200 8087 	bhi.w	800a3fa <_dtoa_r+0x30a>
 800a2ec:	e8df f003 	tbb	[pc, r3]
 800a2f0:	59383a2d 	.word	0x59383a2d
 800a2f4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a2f8:	441d      	add	r5, r3
 800a2fa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a2fe:	2b20      	cmp	r3, #32
 800a300:	bfc1      	itttt	gt
 800a302:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a306:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a30a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a30e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a312:	bfda      	itte	le
 800a314:	f1c3 0320 	rsble	r3, r3, #32
 800a318:	fa06 f003 	lslle.w	r0, r6, r3
 800a31c:	4318      	orrgt	r0, r3
 800a31e:	f7f6 f8d9 	bl	80004d4 <__aeabi_ui2d>
 800a322:	2301      	movs	r3, #1
 800a324:	4606      	mov	r6, r0
 800a326:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a32a:	3d01      	subs	r5, #1
 800a32c:	930e      	str	r3, [sp, #56]	; 0x38
 800a32e:	e76a      	b.n	800a206 <_dtoa_r+0x116>
 800a330:	2301      	movs	r3, #1
 800a332:	e7b2      	b.n	800a29a <_dtoa_r+0x1aa>
 800a334:	900b      	str	r0, [sp, #44]	; 0x2c
 800a336:	e7b1      	b.n	800a29c <_dtoa_r+0x1ac>
 800a338:	9b04      	ldr	r3, [sp, #16]
 800a33a:	9a00      	ldr	r2, [sp, #0]
 800a33c:	1a9b      	subs	r3, r3, r2
 800a33e:	9304      	str	r3, [sp, #16]
 800a340:	4253      	negs	r3, r2
 800a342:	9307      	str	r3, [sp, #28]
 800a344:	2300      	movs	r3, #0
 800a346:	930a      	str	r3, [sp, #40]	; 0x28
 800a348:	e7bf      	b.n	800a2ca <_dtoa_r+0x1da>
 800a34a:	2300      	movs	r3, #0
 800a34c:	9308      	str	r3, [sp, #32]
 800a34e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a350:	2b00      	cmp	r3, #0
 800a352:	dc55      	bgt.n	800a400 <_dtoa_r+0x310>
 800a354:	2301      	movs	r3, #1
 800a356:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a35a:	461a      	mov	r2, r3
 800a35c:	9209      	str	r2, [sp, #36]	; 0x24
 800a35e:	e00c      	b.n	800a37a <_dtoa_r+0x28a>
 800a360:	2301      	movs	r3, #1
 800a362:	e7f3      	b.n	800a34c <_dtoa_r+0x25c>
 800a364:	2300      	movs	r3, #0
 800a366:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a368:	9308      	str	r3, [sp, #32]
 800a36a:	9b00      	ldr	r3, [sp, #0]
 800a36c:	4413      	add	r3, r2
 800a36e:	9302      	str	r3, [sp, #8]
 800a370:	3301      	adds	r3, #1
 800a372:	2b01      	cmp	r3, #1
 800a374:	9303      	str	r3, [sp, #12]
 800a376:	bfb8      	it	lt
 800a378:	2301      	movlt	r3, #1
 800a37a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a37c:	2200      	movs	r2, #0
 800a37e:	6042      	str	r2, [r0, #4]
 800a380:	2204      	movs	r2, #4
 800a382:	f102 0614 	add.w	r6, r2, #20
 800a386:	429e      	cmp	r6, r3
 800a388:	6841      	ldr	r1, [r0, #4]
 800a38a:	d93d      	bls.n	800a408 <_dtoa_r+0x318>
 800a38c:	4620      	mov	r0, r4
 800a38e:	f000 fecd 	bl	800b12c <_Balloc>
 800a392:	9001      	str	r0, [sp, #4]
 800a394:	2800      	cmp	r0, #0
 800a396:	d13b      	bne.n	800a410 <_dtoa_r+0x320>
 800a398:	4b11      	ldr	r3, [pc, #68]	; (800a3e0 <_dtoa_r+0x2f0>)
 800a39a:	4602      	mov	r2, r0
 800a39c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a3a0:	e6c0      	b.n	800a124 <_dtoa_r+0x34>
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e7df      	b.n	800a366 <_dtoa_r+0x276>
 800a3a6:	bf00      	nop
 800a3a8:	636f4361 	.word	0x636f4361
 800a3ac:	3fd287a7 	.word	0x3fd287a7
 800a3b0:	8b60c8b3 	.word	0x8b60c8b3
 800a3b4:	3fc68a28 	.word	0x3fc68a28
 800a3b8:	509f79fb 	.word	0x509f79fb
 800a3bc:	3fd34413 	.word	0x3fd34413
 800a3c0:	0800c8e6 	.word	0x0800c8e6
 800a3c4:	0800c8fd 	.word	0x0800c8fd
 800a3c8:	7ff00000 	.word	0x7ff00000
 800a3cc:	0800c8e2 	.word	0x0800c8e2
 800a3d0:	0800c8d9 	.word	0x0800c8d9
 800a3d4:	0800c7b5 	.word	0x0800c7b5
 800a3d8:	3ff80000 	.word	0x3ff80000
 800a3dc:	0800ca50 	.word	0x0800ca50
 800a3e0:	0800c958 	.word	0x0800c958
 800a3e4:	2501      	movs	r5, #1
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	9306      	str	r3, [sp, #24]
 800a3ea:	9508      	str	r5, [sp, #32]
 800a3ec:	f04f 33ff 	mov.w	r3, #4294967295
 800a3f0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	2312      	movs	r3, #18
 800a3f8:	e7b0      	b.n	800a35c <_dtoa_r+0x26c>
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	9308      	str	r3, [sp, #32]
 800a3fe:	e7f5      	b.n	800a3ec <_dtoa_r+0x2fc>
 800a400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a402:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a406:	e7b8      	b.n	800a37a <_dtoa_r+0x28a>
 800a408:	3101      	adds	r1, #1
 800a40a:	6041      	str	r1, [r0, #4]
 800a40c:	0052      	lsls	r2, r2, #1
 800a40e:	e7b8      	b.n	800a382 <_dtoa_r+0x292>
 800a410:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a412:	9a01      	ldr	r2, [sp, #4]
 800a414:	601a      	str	r2, [r3, #0]
 800a416:	9b03      	ldr	r3, [sp, #12]
 800a418:	2b0e      	cmp	r3, #14
 800a41a:	f200 809d 	bhi.w	800a558 <_dtoa_r+0x468>
 800a41e:	2d00      	cmp	r5, #0
 800a420:	f000 809a 	beq.w	800a558 <_dtoa_r+0x468>
 800a424:	9b00      	ldr	r3, [sp, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	dd32      	ble.n	800a490 <_dtoa_r+0x3a0>
 800a42a:	4ab7      	ldr	r2, [pc, #732]	; (800a708 <_dtoa_r+0x618>)
 800a42c:	f003 030f 	and.w	r3, r3, #15
 800a430:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a434:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a438:	9b00      	ldr	r3, [sp, #0]
 800a43a:	05d8      	lsls	r0, r3, #23
 800a43c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a440:	d516      	bpl.n	800a470 <_dtoa_r+0x380>
 800a442:	4bb2      	ldr	r3, [pc, #712]	; (800a70c <_dtoa_r+0x61c>)
 800a444:	ec51 0b19 	vmov	r0, r1, d9
 800a448:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a44c:	f7f6 f9e6 	bl	800081c <__aeabi_ddiv>
 800a450:	f007 070f 	and.w	r7, r7, #15
 800a454:	4682      	mov	sl, r0
 800a456:	468b      	mov	fp, r1
 800a458:	2503      	movs	r5, #3
 800a45a:	4eac      	ldr	r6, [pc, #688]	; (800a70c <_dtoa_r+0x61c>)
 800a45c:	b957      	cbnz	r7, 800a474 <_dtoa_r+0x384>
 800a45e:	4642      	mov	r2, r8
 800a460:	464b      	mov	r3, r9
 800a462:	4650      	mov	r0, sl
 800a464:	4659      	mov	r1, fp
 800a466:	f7f6 f9d9 	bl	800081c <__aeabi_ddiv>
 800a46a:	4682      	mov	sl, r0
 800a46c:	468b      	mov	fp, r1
 800a46e:	e028      	b.n	800a4c2 <_dtoa_r+0x3d2>
 800a470:	2502      	movs	r5, #2
 800a472:	e7f2      	b.n	800a45a <_dtoa_r+0x36a>
 800a474:	07f9      	lsls	r1, r7, #31
 800a476:	d508      	bpl.n	800a48a <_dtoa_r+0x39a>
 800a478:	4640      	mov	r0, r8
 800a47a:	4649      	mov	r1, r9
 800a47c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a480:	f7f6 f8a2 	bl	80005c8 <__aeabi_dmul>
 800a484:	3501      	adds	r5, #1
 800a486:	4680      	mov	r8, r0
 800a488:	4689      	mov	r9, r1
 800a48a:	107f      	asrs	r7, r7, #1
 800a48c:	3608      	adds	r6, #8
 800a48e:	e7e5      	b.n	800a45c <_dtoa_r+0x36c>
 800a490:	f000 809b 	beq.w	800a5ca <_dtoa_r+0x4da>
 800a494:	9b00      	ldr	r3, [sp, #0]
 800a496:	4f9d      	ldr	r7, [pc, #628]	; (800a70c <_dtoa_r+0x61c>)
 800a498:	425e      	negs	r6, r3
 800a49a:	4b9b      	ldr	r3, [pc, #620]	; (800a708 <_dtoa_r+0x618>)
 800a49c:	f006 020f 	and.w	r2, r6, #15
 800a4a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a8:	ec51 0b19 	vmov	r0, r1, d9
 800a4ac:	f7f6 f88c 	bl	80005c8 <__aeabi_dmul>
 800a4b0:	1136      	asrs	r6, r6, #4
 800a4b2:	4682      	mov	sl, r0
 800a4b4:	468b      	mov	fp, r1
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	2502      	movs	r5, #2
 800a4ba:	2e00      	cmp	r6, #0
 800a4bc:	d17a      	bne.n	800a5b4 <_dtoa_r+0x4c4>
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d1d3      	bne.n	800a46a <_dtoa_r+0x37a>
 800a4c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	f000 8082 	beq.w	800a5ce <_dtoa_r+0x4de>
 800a4ca:	4b91      	ldr	r3, [pc, #580]	; (800a710 <_dtoa_r+0x620>)
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	4650      	mov	r0, sl
 800a4d0:	4659      	mov	r1, fp
 800a4d2:	f7f6 faeb 	bl	8000aac <__aeabi_dcmplt>
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d079      	beq.n	800a5ce <_dtoa_r+0x4de>
 800a4da:	9b03      	ldr	r3, [sp, #12]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d076      	beq.n	800a5ce <_dtoa_r+0x4de>
 800a4e0:	9b02      	ldr	r3, [sp, #8]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	dd36      	ble.n	800a554 <_dtoa_r+0x464>
 800a4e6:	9b00      	ldr	r3, [sp, #0]
 800a4e8:	4650      	mov	r0, sl
 800a4ea:	4659      	mov	r1, fp
 800a4ec:	1e5f      	subs	r7, r3, #1
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	4b88      	ldr	r3, [pc, #544]	; (800a714 <_dtoa_r+0x624>)
 800a4f2:	f7f6 f869 	bl	80005c8 <__aeabi_dmul>
 800a4f6:	9e02      	ldr	r6, [sp, #8]
 800a4f8:	4682      	mov	sl, r0
 800a4fa:	468b      	mov	fp, r1
 800a4fc:	3501      	adds	r5, #1
 800a4fe:	4628      	mov	r0, r5
 800a500:	f7f5 fff8 	bl	80004f4 <__aeabi_i2d>
 800a504:	4652      	mov	r2, sl
 800a506:	465b      	mov	r3, fp
 800a508:	f7f6 f85e 	bl	80005c8 <__aeabi_dmul>
 800a50c:	4b82      	ldr	r3, [pc, #520]	; (800a718 <_dtoa_r+0x628>)
 800a50e:	2200      	movs	r2, #0
 800a510:	f7f5 fea4 	bl	800025c <__adddf3>
 800a514:	46d0      	mov	r8, sl
 800a516:	46d9      	mov	r9, fp
 800a518:	4682      	mov	sl, r0
 800a51a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a51e:	2e00      	cmp	r6, #0
 800a520:	d158      	bne.n	800a5d4 <_dtoa_r+0x4e4>
 800a522:	4b7e      	ldr	r3, [pc, #504]	; (800a71c <_dtoa_r+0x62c>)
 800a524:	2200      	movs	r2, #0
 800a526:	4640      	mov	r0, r8
 800a528:	4649      	mov	r1, r9
 800a52a:	f7f5 fe95 	bl	8000258 <__aeabi_dsub>
 800a52e:	4652      	mov	r2, sl
 800a530:	465b      	mov	r3, fp
 800a532:	4680      	mov	r8, r0
 800a534:	4689      	mov	r9, r1
 800a536:	f7f6 fad7 	bl	8000ae8 <__aeabi_dcmpgt>
 800a53a:	2800      	cmp	r0, #0
 800a53c:	f040 8295 	bne.w	800aa6a <_dtoa_r+0x97a>
 800a540:	4652      	mov	r2, sl
 800a542:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a546:	4640      	mov	r0, r8
 800a548:	4649      	mov	r1, r9
 800a54a:	f7f6 faaf 	bl	8000aac <__aeabi_dcmplt>
 800a54e:	2800      	cmp	r0, #0
 800a550:	f040 8289 	bne.w	800aa66 <_dtoa_r+0x976>
 800a554:	ec5b ab19 	vmov	sl, fp, d9
 800a558:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	f2c0 8148 	blt.w	800a7f0 <_dtoa_r+0x700>
 800a560:	9a00      	ldr	r2, [sp, #0]
 800a562:	2a0e      	cmp	r2, #14
 800a564:	f300 8144 	bgt.w	800a7f0 <_dtoa_r+0x700>
 800a568:	4b67      	ldr	r3, [pc, #412]	; (800a708 <_dtoa_r+0x618>)
 800a56a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a56e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a574:	2b00      	cmp	r3, #0
 800a576:	f280 80d5 	bge.w	800a724 <_dtoa_r+0x634>
 800a57a:	9b03      	ldr	r3, [sp, #12]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	f300 80d1 	bgt.w	800a724 <_dtoa_r+0x634>
 800a582:	f040 826f 	bne.w	800aa64 <_dtoa_r+0x974>
 800a586:	4b65      	ldr	r3, [pc, #404]	; (800a71c <_dtoa_r+0x62c>)
 800a588:	2200      	movs	r2, #0
 800a58a:	4640      	mov	r0, r8
 800a58c:	4649      	mov	r1, r9
 800a58e:	f7f6 f81b 	bl	80005c8 <__aeabi_dmul>
 800a592:	4652      	mov	r2, sl
 800a594:	465b      	mov	r3, fp
 800a596:	f7f6 fa9d 	bl	8000ad4 <__aeabi_dcmpge>
 800a59a:	9e03      	ldr	r6, [sp, #12]
 800a59c:	4637      	mov	r7, r6
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	f040 8245 	bne.w	800aa2e <_dtoa_r+0x93e>
 800a5a4:	9d01      	ldr	r5, [sp, #4]
 800a5a6:	2331      	movs	r3, #49	; 0x31
 800a5a8:	f805 3b01 	strb.w	r3, [r5], #1
 800a5ac:	9b00      	ldr	r3, [sp, #0]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	9300      	str	r3, [sp, #0]
 800a5b2:	e240      	b.n	800aa36 <_dtoa_r+0x946>
 800a5b4:	07f2      	lsls	r2, r6, #31
 800a5b6:	d505      	bpl.n	800a5c4 <_dtoa_r+0x4d4>
 800a5b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5bc:	f7f6 f804 	bl	80005c8 <__aeabi_dmul>
 800a5c0:	3501      	adds	r5, #1
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	1076      	asrs	r6, r6, #1
 800a5c6:	3708      	adds	r7, #8
 800a5c8:	e777      	b.n	800a4ba <_dtoa_r+0x3ca>
 800a5ca:	2502      	movs	r5, #2
 800a5cc:	e779      	b.n	800a4c2 <_dtoa_r+0x3d2>
 800a5ce:	9f00      	ldr	r7, [sp, #0]
 800a5d0:	9e03      	ldr	r6, [sp, #12]
 800a5d2:	e794      	b.n	800a4fe <_dtoa_r+0x40e>
 800a5d4:	9901      	ldr	r1, [sp, #4]
 800a5d6:	4b4c      	ldr	r3, [pc, #304]	; (800a708 <_dtoa_r+0x618>)
 800a5d8:	4431      	add	r1, r6
 800a5da:	910d      	str	r1, [sp, #52]	; 0x34
 800a5dc:	9908      	ldr	r1, [sp, #32]
 800a5de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a5e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a5e6:	2900      	cmp	r1, #0
 800a5e8:	d043      	beq.n	800a672 <_dtoa_r+0x582>
 800a5ea:	494d      	ldr	r1, [pc, #308]	; (800a720 <_dtoa_r+0x630>)
 800a5ec:	2000      	movs	r0, #0
 800a5ee:	f7f6 f915 	bl	800081c <__aeabi_ddiv>
 800a5f2:	4652      	mov	r2, sl
 800a5f4:	465b      	mov	r3, fp
 800a5f6:	f7f5 fe2f 	bl	8000258 <__aeabi_dsub>
 800a5fa:	9d01      	ldr	r5, [sp, #4]
 800a5fc:	4682      	mov	sl, r0
 800a5fe:	468b      	mov	fp, r1
 800a600:	4649      	mov	r1, r9
 800a602:	4640      	mov	r0, r8
 800a604:	f7f6 fa90 	bl	8000b28 <__aeabi_d2iz>
 800a608:	4606      	mov	r6, r0
 800a60a:	f7f5 ff73 	bl	80004f4 <__aeabi_i2d>
 800a60e:	4602      	mov	r2, r0
 800a610:	460b      	mov	r3, r1
 800a612:	4640      	mov	r0, r8
 800a614:	4649      	mov	r1, r9
 800a616:	f7f5 fe1f 	bl	8000258 <__aeabi_dsub>
 800a61a:	3630      	adds	r6, #48	; 0x30
 800a61c:	f805 6b01 	strb.w	r6, [r5], #1
 800a620:	4652      	mov	r2, sl
 800a622:	465b      	mov	r3, fp
 800a624:	4680      	mov	r8, r0
 800a626:	4689      	mov	r9, r1
 800a628:	f7f6 fa40 	bl	8000aac <__aeabi_dcmplt>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	d163      	bne.n	800a6f8 <_dtoa_r+0x608>
 800a630:	4642      	mov	r2, r8
 800a632:	464b      	mov	r3, r9
 800a634:	4936      	ldr	r1, [pc, #216]	; (800a710 <_dtoa_r+0x620>)
 800a636:	2000      	movs	r0, #0
 800a638:	f7f5 fe0e 	bl	8000258 <__aeabi_dsub>
 800a63c:	4652      	mov	r2, sl
 800a63e:	465b      	mov	r3, fp
 800a640:	f7f6 fa34 	bl	8000aac <__aeabi_dcmplt>
 800a644:	2800      	cmp	r0, #0
 800a646:	f040 80b5 	bne.w	800a7b4 <_dtoa_r+0x6c4>
 800a64a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a64c:	429d      	cmp	r5, r3
 800a64e:	d081      	beq.n	800a554 <_dtoa_r+0x464>
 800a650:	4b30      	ldr	r3, [pc, #192]	; (800a714 <_dtoa_r+0x624>)
 800a652:	2200      	movs	r2, #0
 800a654:	4650      	mov	r0, sl
 800a656:	4659      	mov	r1, fp
 800a658:	f7f5 ffb6 	bl	80005c8 <__aeabi_dmul>
 800a65c:	4b2d      	ldr	r3, [pc, #180]	; (800a714 <_dtoa_r+0x624>)
 800a65e:	4682      	mov	sl, r0
 800a660:	468b      	mov	fp, r1
 800a662:	4640      	mov	r0, r8
 800a664:	4649      	mov	r1, r9
 800a666:	2200      	movs	r2, #0
 800a668:	f7f5 ffae 	bl	80005c8 <__aeabi_dmul>
 800a66c:	4680      	mov	r8, r0
 800a66e:	4689      	mov	r9, r1
 800a670:	e7c6      	b.n	800a600 <_dtoa_r+0x510>
 800a672:	4650      	mov	r0, sl
 800a674:	4659      	mov	r1, fp
 800a676:	f7f5 ffa7 	bl	80005c8 <__aeabi_dmul>
 800a67a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a67c:	9d01      	ldr	r5, [sp, #4]
 800a67e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a680:	4682      	mov	sl, r0
 800a682:	468b      	mov	fp, r1
 800a684:	4649      	mov	r1, r9
 800a686:	4640      	mov	r0, r8
 800a688:	f7f6 fa4e 	bl	8000b28 <__aeabi_d2iz>
 800a68c:	4606      	mov	r6, r0
 800a68e:	f7f5 ff31 	bl	80004f4 <__aeabi_i2d>
 800a692:	3630      	adds	r6, #48	; 0x30
 800a694:	4602      	mov	r2, r0
 800a696:	460b      	mov	r3, r1
 800a698:	4640      	mov	r0, r8
 800a69a:	4649      	mov	r1, r9
 800a69c:	f7f5 fddc 	bl	8000258 <__aeabi_dsub>
 800a6a0:	f805 6b01 	strb.w	r6, [r5], #1
 800a6a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6a6:	429d      	cmp	r5, r3
 800a6a8:	4680      	mov	r8, r0
 800a6aa:	4689      	mov	r9, r1
 800a6ac:	f04f 0200 	mov.w	r2, #0
 800a6b0:	d124      	bne.n	800a6fc <_dtoa_r+0x60c>
 800a6b2:	4b1b      	ldr	r3, [pc, #108]	; (800a720 <_dtoa_r+0x630>)
 800a6b4:	4650      	mov	r0, sl
 800a6b6:	4659      	mov	r1, fp
 800a6b8:	f7f5 fdd0 	bl	800025c <__adddf3>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	460b      	mov	r3, r1
 800a6c0:	4640      	mov	r0, r8
 800a6c2:	4649      	mov	r1, r9
 800a6c4:	f7f6 fa10 	bl	8000ae8 <__aeabi_dcmpgt>
 800a6c8:	2800      	cmp	r0, #0
 800a6ca:	d173      	bne.n	800a7b4 <_dtoa_r+0x6c4>
 800a6cc:	4652      	mov	r2, sl
 800a6ce:	465b      	mov	r3, fp
 800a6d0:	4913      	ldr	r1, [pc, #76]	; (800a720 <_dtoa_r+0x630>)
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	f7f5 fdc0 	bl	8000258 <__aeabi_dsub>
 800a6d8:	4602      	mov	r2, r0
 800a6da:	460b      	mov	r3, r1
 800a6dc:	4640      	mov	r0, r8
 800a6de:	4649      	mov	r1, r9
 800a6e0:	f7f6 f9e4 	bl	8000aac <__aeabi_dcmplt>
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	f43f af35 	beq.w	800a554 <_dtoa_r+0x464>
 800a6ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a6ec:	1e6b      	subs	r3, r5, #1
 800a6ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a6f4:	2b30      	cmp	r3, #48	; 0x30
 800a6f6:	d0f8      	beq.n	800a6ea <_dtoa_r+0x5fa>
 800a6f8:	9700      	str	r7, [sp, #0]
 800a6fa:	e049      	b.n	800a790 <_dtoa_r+0x6a0>
 800a6fc:	4b05      	ldr	r3, [pc, #20]	; (800a714 <_dtoa_r+0x624>)
 800a6fe:	f7f5 ff63 	bl	80005c8 <__aeabi_dmul>
 800a702:	4680      	mov	r8, r0
 800a704:	4689      	mov	r9, r1
 800a706:	e7bd      	b.n	800a684 <_dtoa_r+0x594>
 800a708:	0800ca50 	.word	0x0800ca50
 800a70c:	0800ca28 	.word	0x0800ca28
 800a710:	3ff00000 	.word	0x3ff00000
 800a714:	40240000 	.word	0x40240000
 800a718:	401c0000 	.word	0x401c0000
 800a71c:	40140000 	.word	0x40140000
 800a720:	3fe00000 	.word	0x3fe00000
 800a724:	9d01      	ldr	r5, [sp, #4]
 800a726:	4656      	mov	r6, sl
 800a728:	465f      	mov	r7, fp
 800a72a:	4642      	mov	r2, r8
 800a72c:	464b      	mov	r3, r9
 800a72e:	4630      	mov	r0, r6
 800a730:	4639      	mov	r1, r7
 800a732:	f7f6 f873 	bl	800081c <__aeabi_ddiv>
 800a736:	f7f6 f9f7 	bl	8000b28 <__aeabi_d2iz>
 800a73a:	4682      	mov	sl, r0
 800a73c:	f7f5 feda 	bl	80004f4 <__aeabi_i2d>
 800a740:	4642      	mov	r2, r8
 800a742:	464b      	mov	r3, r9
 800a744:	f7f5 ff40 	bl	80005c8 <__aeabi_dmul>
 800a748:	4602      	mov	r2, r0
 800a74a:	460b      	mov	r3, r1
 800a74c:	4630      	mov	r0, r6
 800a74e:	4639      	mov	r1, r7
 800a750:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a754:	f7f5 fd80 	bl	8000258 <__aeabi_dsub>
 800a758:	f805 6b01 	strb.w	r6, [r5], #1
 800a75c:	9e01      	ldr	r6, [sp, #4]
 800a75e:	9f03      	ldr	r7, [sp, #12]
 800a760:	1bae      	subs	r6, r5, r6
 800a762:	42b7      	cmp	r7, r6
 800a764:	4602      	mov	r2, r0
 800a766:	460b      	mov	r3, r1
 800a768:	d135      	bne.n	800a7d6 <_dtoa_r+0x6e6>
 800a76a:	f7f5 fd77 	bl	800025c <__adddf3>
 800a76e:	4642      	mov	r2, r8
 800a770:	464b      	mov	r3, r9
 800a772:	4606      	mov	r6, r0
 800a774:	460f      	mov	r7, r1
 800a776:	f7f6 f9b7 	bl	8000ae8 <__aeabi_dcmpgt>
 800a77a:	b9d0      	cbnz	r0, 800a7b2 <_dtoa_r+0x6c2>
 800a77c:	4642      	mov	r2, r8
 800a77e:	464b      	mov	r3, r9
 800a780:	4630      	mov	r0, r6
 800a782:	4639      	mov	r1, r7
 800a784:	f7f6 f988 	bl	8000a98 <__aeabi_dcmpeq>
 800a788:	b110      	cbz	r0, 800a790 <_dtoa_r+0x6a0>
 800a78a:	f01a 0f01 	tst.w	sl, #1
 800a78e:	d110      	bne.n	800a7b2 <_dtoa_r+0x6c2>
 800a790:	4620      	mov	r0, r4
 800a792:	ee18 1a10 	vmov	r1, s16
 800a796:	f000 fd09 	bl	800b1ac <_Bfree>
 800a79a:	2300      	movs	r3, #0
 800a79c:	9800      	ldr	r0, [sp, #0]
 800a79e:	702b      	strb	r3, [r5, #0]
 800a7a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7a2:	3001      	adds	r0, #1
 800a7a4:	6018      	str	r0, [r3, #0]
 800a7a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f43f acf1 	beq.w	800a190 <_dtoa_r+0xa0>
 800a7ae:	601d      	str	r5, [r3, #0]
 800a7b0:	e4ee      	b.n	800a190 <_dtoa_r+0xa0>
 800a7b2:	9f00      	ldr	r7, [sp, #0]
 800a7b4:	462b      	mov	r3, r5
 800a7b6:	461d      	mov	r5, r3
 800a7b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7bc:	2a39      	cmp	r2, #57	; 0x39
 800a7be:	d106      	bne.n	800a7ce <_dtoa_r+0x6de>
 800a7c0:	9a01      	ldr	r2, [sp, #4]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d1f7      	bne.n	800a7b6 <_dtoa_r+0x6c6>
 800a7c6:	9901      	ldr	r1, [sp, #4]
 800a7c8:	2230      	movs	r2, #48	; 0x30
 800a7ca:	3701      	adds	r7, #1
 800a7cc:	700a      	strb	r2, [r1, #0]
 800a7ce:	781a      	ldrb	r2, [r3, #0]
 800a7d0:	3201      	adds	r2, #1
 800a7d2:	701a      	strb	r2, [r3, #0]
 800a7d4:	e790      	b.n	800a6f8 <_dtoa_r+0x608>
 800a7d6:	4ba6      	ldr	r3, [pc, #664]	; (800aa70 <_dtoa_r+0x980>)
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f7f5 fef5 	bl	80005c8 <__aeabi_dmul>
 800a7de:	2200      	movs	r2, #0
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	4606      	mov	r6, r0
 800a7e4:	460f      	mov	r7, r1
 800a7e6:	f7f6 f957 	bl	8000a98 <__aeabi_dcmpeq>
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	d09d      	beq.n	800a72a <_dtoa_r+0x63a>
 800a7ee:	e7cf      	b.n	800a790 <_dtoa_r+0x6a0>
 800a7f0:	9a08      	ldr	r2, [sp, #32]
 800a7f2:	2a00      	cmp	r2, #0
 800a7f4:	f000 80d7 	beq.w	800a9a6 <_dtoa_r+0x8b6>
 800a7f8:	9a06      	ldr	r2, [sp, #24]
 800a7fa:	2a01      	cmp	r2, #1
 800a7fc:	f300 80ba 	bgt.w	800a974 <_dtoa_r+0x884>
 800a800:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a802:	2a00      	cmp	r2, #0
 800a804:	f000 80b2 	beq.w	800a96c <_dtoa_r+0x87c>
 800a808:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a80c:	9e07      	ldr	r6, [sp, #28]
 800a80e:	9d04      	ldr	r5, [sp, #16]
 800a810:	9a04      	ldr	r2, [sp, #16]
 800a812:	441a      	add	r2, r3
 800a814:	9204      	str	r2, [sp, #16]
 800a816:	9a05      	ldr	r2, [sp, #20]
 800a818:	2101      	movs	r1, #1
 800a81a:	441a      	add	r2, r3
 800a81c:	4620      	mov	r0, r4
 800a81e:	9205      	str	r2, [sp, #20]
 800a820:	f000 fd7c 	bl	800b31c <__i2b>
 800a824:	4607      	mov	r7, r0
 800a826:	2d00      	cmp	r5, #0
 800a828:	dd0c      	ble.n	800a844 <_dtoa_r+0x754>
 800a82a:	9b05      	ldr	r3, [sp, #20]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	dd09      	ble.n	800a844 <_dtoa_r+0x754>
 800a830:	42ab      	cmp	r3, r5
 800a832:	9a04      	ldr	r2, [sp, #16]
 800a834:	bfa8      	it	ge
 800a836:	462b      	movge	r3, r5
 800a838:	1ad2      	subs	r2, r2, r3
 800a83a:	9204      	str	r2, [sp, #16]
 800a83c:	9a05      	ldr	r2, [sp, #20]
 800a83e:	1aed      	subs	r5, r5, r3
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	9305      	str	r3, [sp, #20]
 800a844:	9b07      	ldr	r3, [sp, #28]
 800a846:	b31b      	cbz	r3, 800a890 <_dtoa_r+0x7a0>
 800a848:	9b08      	ldr	r3, [sp, #32]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f000 80af 	beq.w	800a9ae <_dtoa_r+0x8be>
 800a850:	2e00      	cmp	r6, #0
 800a852:	dd13      	ble.n	800a87c <_dtoa_r+0x78c>
 800a854:	4639      	mov	r1, r7
 800a856:	4632      	mov	r2, r6
 800a858:	4620      	mov	r0, r4
 800a85a:	f000 fe1f 	bl	800b49c <__pow5mult>
 800a85e:	ee18 2a10 	vmov	r2, s16
 800a862:	4601      	mov	r1, r0
 800a864:	4607      	mov	r7, r0
 800a866:	4620      	mov	r0, r4
 800a868:	f000 fd6e 	bl	800b348 <__multiply>
 800a86c:	ee18 1a10 	vmov	r1, s16
 800a870:	4680      	mov	r8, r0
 800a872:	4620      	mov	r0, r4
 800a874:	f000 fc9a 	bl	800b1ac <_Bfree>
 800a878:	ee08 8a10 	vmov	s16, r8
 800a87c:	9b07      	ldr	r3, [sp, #28]
 800a87e:	1b9a      	subs	r2, r3, r6
 800a880:	d006      	beq.n	800a890 <_dtoa_r+0x7a0>
 800a882:	ee18 1a10 	vmov	r1, s16
 800a886:	4620      	mov	r0, r4
 800a888:	f000 fe08 	bl	800b49c <__pow5mult>
 800a88c:	ee08 0a10 	vmov	s16, r0
 800a890:	2101      	movs	r1, #1
 800a892:	4620      	mov	r0, r4
 800a894:	f000 fd42 	bl	800b31c <__i2b>
 800a898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	4606      	mov	r6, r0
 800a89e:	f340 8088 	ble.w	800a9b2 <_dtoa_r+0x8c2>
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	4601      	mov	r1, r0
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	f000 fdf8 	bl	800b49c <__pow5mult>
 800a8ac:	9b06      	ldr	r3, [sp, #24]
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	4606      	mov	r6, r0
 800a8b2:	f340 8081 	ble.w	800a9b8 <_dtoa_r+0x8c8>
 800a8b6:	f04f 0800 	mov.w	r8, #0
 800a8ba:	6933      	ldr	r3, [r6, #16]
 800a8bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a8c0:	6918      	ldr	r0, [r3, #16]
 800a8c2:	f000 fcdb 	bl	800b27c <__hi0bits>
 800a8c6:	f1c0 0020 	rsb	r0, r0, #32
 800a8ca:	9b05      	ldr	r3, [sp, #20]
 800a8cc:	4418      	add	r0, r3
 800a8ce:	f010 001f 	ands.w	r0, r0, #31
 800a8d2:	f000 8092 	beq.w	800a9fa <_dtoa_r+0x90a>
 800a8d6:	f1c0 0320 	rsb	r3, r0, #32
 800a8da:	2b04      	cmp	r3, #4
 800a8dc:	f340 808a 	ble.w	800a9f4 <_dtoa_r+0x904>
 800a8e0:	f1c0 001c 	rsb	r0, r0, #28
 800a8e4:	9b04      	ldr	r3, [sp, #16]
 800a8e6:	4403      	add	r3, r0
 800a8e8:	9304      	str	r3, [sp, #16]
 800a8ea:	9b05      	ldr	r3, [sp, #20]
 800a8ec:	4403      	add	r3, r0
 800a8ee:	4405      	add	r5, r0
 800a8f0:	9305      	str	r3, [sp, #20]
 800a8f2:	9b04      	ldr	r3, [sp, #16]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	dd07      	ble.n	800a908 <_dtoa_r+0x818>
 800a8f8:	ee18 1a10 	vmov	r1, s16
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	4620      	mov	r0, r4
 800a900:	f000 fe26 	bl	800b550 <__lshift>
 800a904:	ee08 0a10 	vmov	s16, r0
 800a908:	9b05      	ldr	r3, [sp, #20]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	dd05      	ble.n	800a91a <_dtoa_r+0x82a>
 800a90e:	4631      	mov	r1, r6
 800a910:	461a      	mov	r2, r3
 800a912:	4620      	mov	r0, r4
 800a914:	f000 fe1c 	bl	800b550 <__lshift>
 800a918:	4606      	mov	r6, r0
 800a91a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d06e      	beq.n	800a9fe <_dtoa_r+0x90e>
 800a920:	ee18 0a10 	vmov	r0, s16
 800a924:	4631      	mov	r1, r6
 800a926:	f000 fe83 	bl	800b630 <__mcmp>
 800a92a:	2800      	cmp	r0, #0
 800a92c:	da67      	bge.n	800a9fe <_dtoa_r+0x90e>
 800a92e:	9b00      	ldr	r3, [sp, #0]
 800a930:	3b01      	subs	r3, #1
 800a932:	ee18 1a10 	vmov	r1, s16
 800a936:	9300      	str	r3, [sp, #0]
 800a938:	220a      	movs	r2, #10
 800a93a:	2300      	movs	r3, #0
 800a93c:	4620      	mov	r0, r4
 800a93e:	f000 fc57 	bl	800b1f0 <__multadd>
 800a942:	9b08      	ldr	r3, [sp, #32]
 800a944:	ee08 0a10 	vmov	s16, r0
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f000 81b1 	beq.w	800acb0 <_dtoa_r+0xbc0>
 800a94e:	2300      	movs	r3, #0
 800a950:	4639      	mov	r1, r7
 800a952:	220a      	movs	r2, #10
 800a954:	4620      	mov	r0, r4
 800a956:	f000 fc4b 	bl	800b1f0 <__multadd>
 800a95a:	9b02      	ldr	r3, [sp, #8]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	4607      	mov	r7, r0
 800a960:	f300 808e 	bgt.w	800aa80 <_dtoa_r+0x990>
 800a964:	9b06      	ldr	r3, [sp, #24]
 800a966:	2b02      	cmp	r3, #2
 800a968:	dc51      	bgt.n	800aa0e <_dtoa_r+0x91e>
 800a96a:	e089      	b.n	800aa80 <_dtoa_r+0x990>
 800a96c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a96e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a972:	e74b      	b.n	800a80c <_dtoa_r+0x71c>
 800a974:	9b03      	ldr	r3, [sp, #12]
 800a976:	1e5e      	subs	r6, r3, #1
 800a978:	9b07      	ldr	r3, [sp, #28]
 800a97a:	42b3      	cmp	r3, r6
 800a97c:	bfbf      	itttt	lt
 800a97e:	9b07      	ldrlt	r3, [sp, #28]
 800a980:	9607      	strlt	r6, [sp, #28]
 800a982:	1af2      	sublt	r2, r6, r3
 800a984:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a986:	bfb6      	itet	lt
 800a988:	189b      	addlt	r3, r3, r2
 800a98a:	1b9e      	subge	r6, r3, r6
 800a98c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a98e:	9b03      	ldr	r3, [sp, #12]
 800a990:	bfb8      	it	lt
 800a992:	2600      	movlt	r6, #0
 800a994:	2b00      	cmp	r3, #0
 800a996:	bfb7      	itett	lt
 800a998:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a99c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a9a0:	1a9d      	sublt	r5, r3, r2
 800a9a2:	2300      	movlt	r3, #0
 800a9a4:	e734      	b.n	800a810 <_dtoa_r+0x720>
 800a9a6:	9e07      	ldr	r6, [sp, #28]
 800a9a8:	9d04      	ldr	r5, [sp, #16]
 800a9aa:	9f08      	ldr	r7, [sp, #32]
 800a9ac:	e73b      	b.n	800a826 <_dtoa_r+0x736>
 800a9ae:	9a07      	ldr	r2, [sp, #28]
 800a9b0:	e767      	b.n	800a882 <_dtoa_r+0x792>
 800a9b2:	9b06      	ldr	r3, [sp, #24]
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	dc18      	bgt.n	800a9ea <_dtoa_r+0x8fa>
 800a9b8:	f1ba 0f00 	cmp.w	sl, #0
 800a9bc:	d115      	bne.n	800a9ea <_dtoa_r+0x8fa>
 800a9be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9c2:	b993      	cbnz	r3, 800a9ea <_dtoa_r+0x8fa>
 800a9c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a9c8:	0d1b      	lsrs	r3, r3, #20
 800a9ca:	051b      	lsls	r3, r3, #20
 800a9cc:	b183      	cbz	r3, 800a9f0 <_dtoa_r+0x900>
 800a9ce:	9b04      	ldr	r3, [sp, #16]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	9304      	str	r3, [sp, #16]
 800a9d4:	9b05      	ldr	r3, [sp, #20]
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	9305      	str	r3, [sp, #20]
 800a9da:	f04f 0801 	mov.w	r8, #1
 800a9de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	f47f af6a 	bne.w	800a8ba <_dtoa_r+0x7ca>
 800a9e6:	2001      	movs	r0, #1
 800a9e8:	e76f      	b.n	800a8ca <_dtoa_r+0x7da>
 800a9ea:	f04f 0800 	mov.w	r8, #0
 800a9ee:	e7f6      	b.n	800a9de <_dtoa_r+0x8ee>
 800a9f0:	4698      	mov	r8, r3
 800a9f2:	e7f4      	b.n	800a9de <_dtoa_r+0x8ee>
 800a9f4:	f43f af7d 	beq.w	800a8f2 <_dtoa_r+0x802>
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	301c      	adds	r0, #28
 800a9fc:	e772      	b.n	800a8e4 <_dtoa_r+0x7f4>
 800a9fe:	9b03      	ldr	r3, [sp, #12]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	dc37      	bgt.n	800aa74 <_dtoa_r+0x984>
 800aa04:	9b06      	ldr	r3, [sp, #24]
 800aa06:	2b02      	cmp	r3, #2
 800aa08:	dd34      	ble.n	800aa74 <_dtoa_r+0x984>
 800aa0a:	9b03      	ldr	r3, [sp, #12]
 800aa0c:	9302      	str	r3, [sp, #8]
 800aa0e:	9b02      	ldr	r3, [sp, #8]
 800aa10:	b96b      	cbnz	r3, 800aa2e <_dtoa_r+0x93e>
 800aa12:	4631      	mov	r1, r6
 800aa14:	2205      	movs	r2, #5
 800aa16:	4620      	mov	r0, r4
 800aa18:	f000 fbea 	bl	800b1f0 <__multadd>
 800aa1c:	4601      	mov	r1, r0
 800aa1e:	4606      	mov	r6, r0
 800aa20:	ee18 0a10 	vmov	r0, s16
 800aa24:	f000 fe04 	bl	800b630 <__mcmp>
 800aa28:	2800      	cmp	r0, #0
 800aa2a:	f73f adbb 	bgt.w	800a5a4 <_dtoa_r+0x4b4>
 800aa2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa30:	9d01      	ldr	r5, [sp, #4]
 800aa32:	43db      	mvns	r3, r3
 800aa34:	9300      	str	r3, [sp, #0]
 800aa36:	f04f 0800 	mov.w	r8, #0
 800aa3a:	4631      	mov	r1, r6
 800aa3c:	4620      	mov	r0, r4
 800aa3e:	f000 fbb5 	bl	800b1ac <_Bfree>
 800aa42:	2f00      	cmp	r7, #0
 800aa44:	f43f aea4 	beq.w	800a790 <_dtoa_r+0x6a0>
 800aa48:	f1b8 0f00 	cmp.w	r8, #0
 800aa4c:	d005      	beq.n	800aa5a <_dtoa_r+0x96a>
 800aa4e:	45b8      	cmp	r8, r7
 800aa50:	d003      	beq.n	800aa5a <_dtoa_r+0x96a>
 800aa52:	4641      	mov	r1, r8
 800aa54:	4620      	mov	r0, r4
 800aa56:	f000 fba9 	bl	800b1ac <_Bfree>
 800aa5a:	4639      	mov	r1, r7
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	f000 fba5 	bl	800b1ac <_Bfree>
 800aa62:	e695      	b.n	800a790 <_dtoa_r+0x6a0>
 800aa64:	2600      	movs	r6, #0
 800aa66:	4637      	mov	r7, r6
 800aa68:	e7e1      	b.n	800aa2e <_dtoa_r+0x93e>
 800aa6a:	9700      	str	r7, [sp, #0]
 800aa6c:	4637      	mov	r7, r6
 800aa6e:	e599      	b.n	800a5a4 <_dtoa_r+0x4b4>
 800aa70:	40240000 	.word	0x40240000
 800aa74:	9b08      	ldr	r3, [sp, #32]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	f000 80ca 	beq.w	800ac10 <_dtoa_r+0xb20>
 800aa7c:	9b03      	ldr	r3, [sp, #12]
 800aa7e:	9302      	str	r3, [sp, #8]
 800aa80:	2d00      	cmp	r5, #0
 800aa82:	dd05      	ble.n	800aa90 <_dtoa_r+0x9a0>
 800aa84:	4639      	mov	r1, r7
 800aa86:	462a      	mov	r2, r5
 800aa88:	4620      	mov	r0, r4
 800aa8a:	f000 fd61 	bl	800b550 <__lshift>
 800aa8e:	4607      	mov	r7, r0
 800aa90:	f1b8 0f00 	cmp.w	r8, #0
 800aa94:	d05b      	beq.n	800ab4e <_dtoa_r+0xa5e>
 800aa96:	6879      	ldr	r1, [r7, #4]
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f000 fb47 	bl	800b12c <_Balloc>
 800aa9e:	4605      	mov	r5, r0
 800aaa0:	b928      	cbnz	r0, 800aaae <_dtoa_r+0x9be>
 800aaa2:	4b87      	ldr	r3, [pc, #540]	; (800acc0 <_dtoa_r+0xbd0>)
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800aaaa:	f7ff bb3b 	b.w	800a124 <_dtoa_r+0x34>
 800aaae:	693a      	ldr	r2, [r7, #16]
 800aab0:	3202      	adds	r2, #2
 800aab2:	0092      	lsls	r2, r2, #2
 800aab4:	f107 010c 	add.w	r1, r7, #12
 800aab8:	300c      	adds	r0, #12
 800aaba:	f7fe fb15 	bl	80090e8 <memcpy>
 800aabe:	2201      	movs	r2, #1
 800aac0:	4629      	mov	r1, r5
 800aac2:	4620      	mov	r0, r4
 800aac4:	f000 fd44 	bl	800b550 <__lshift>
 800aac8:	9b01      	ldr	r3, [sp, #4]
 800aaca:	f103 0901 	add.w	r9, r3, #1
 800aace:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800aad2:	4413      	add	r3, r2
 800aad4:	9305      	str	r3, [sp, #20]
 800aad6:	f00a 0301 	and.w	r3, sl, #1
 800aada:	46b8      	mov	r8, r7
 800aadc:	9304      	str	r3, [sp, #16]
 800aade:	4607      	mov	r7, r0
 800aae0:	4631      	mov	r1, r6
 800aae2:	ee18 0a10 	vmov	r0, s16
 800aae6:	f7ff fa77 	bl	8009fd8 <quorem>
 800aaea:	4641      	mov	r1, r8
 800aaec:	9002      	str	r0, [sp, #8]
 800aaee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aaf2:	ee18 0a10 	vmov	r0, s16
 800aaf6:	f000 fd9b 	bl	800b630 <__mcmp>
 800aafa:	463a      	mov	r2, r7
 800aafc:	9003      	str	r0, [sp, #12]
 800aafe:	4631      	mov	r1, r6
 800ab00:	4620      	mov	r0, r4
 800ab02:	f000 fdb1 	bl	800b668 <__mdiff>
 800ab06:	68c2      	ldr	r2, [r0, #12]
 800ab08:	f109 3bff 	add.w	fp, r9, #4294967295
 800ab0c:	4605      	mov	r5, r0
 800ab0e:	bb02      	cbnz	r2, 800ab52 <_dtoa_r+0xa62>
 800ab10:	4601      	mov	r1, r0
 800ab12:	ee18 0a10 	vmov	r0, s16
 800ab16:	f000 fd8b 	bl	800b630 <__mcmp>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	4629      	mov	r1, r5
 800ab1e:	4620      	mov	r0, r4
 800ab20:	9207      	str	r2, [sp, #28]
 800ab22:	f000 fb43 	bl	800b1ac <_Bfree>
 800ab26:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ab2a:	ea43 0102 	orr.w	r1, r3, r2
 800ab2e:	9b04      	ldr	r3, [sp, #16]
 800ab30:	430b      	orrs	r3, r1
 800ab32:	464d      	mov	r5, r9
 800ab34:	d10f      	bne.n	800ab56 <_dtoa_r+0xa66>
 800ab36:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab3a:	d02a      	beq.n	800ab92 <_dtoa_r+0xaa2>
 800ab3c:	9b03      	ldr	r3, [sp, #12]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	dd02      	ble.n	800ab48 <_dtoa_r+0xa58>
 800ab42:	9b02      	ldr	r3, [sp, #8]
 800ab44:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ab48:	f88b a000 	strb.w	sl, [fp]
 800ab4c:	e775      	b.n	800aa3a <_dtoa_r+0x94a>
 800ab4e:	4638      	mov	r0, r7
 800ab50:	e7ba      	b.n	800aac8 <_dtoa_r+0x9d8>
 800ab52:	2201      	movs	r2, #1
 800ab54:	e7e2      	b.n	800ab1c <_dtoa_r+0xa2c>
 800ab56:	9b03      	ldr	r3, [sp, #12]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	db04      	blt.n	800ab66 <_dtoa_r+0xa76>
 800ab5c:	9906      	ldr	r1, [sp, #24]
 800ab5e:	430b      	orrs	r3, r1
 800ab60:	9904      	ldr	r1, [sp, #16]
 800ab62:	430b      	orrs	r3, r1
 800ab64:	d122      	bne.n	800abac <_dtoa_r+0xabc>
 800ab66:	2a00      	cmp	r2, #0
 800ab68:	ddee      	ble.n	800ab48 <_dtoa_r+0xa58>
 800ab6a:	ee18 1a10 	vmov	r1, s16
 800ab6e:	2201      	movs	r2, #1
 800ab70:	4620      	mov	r0, r4
 800ab72:	f000 fced 	bl	800b550 <__lshift>
 800ab76:	4631      	mov	r1, r6
 800ab78:	ee08 0a10 	vmov	s16, r0
 800ab7c:	f000 fd58 	bl	800b630 <__mcmp>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	dc03      	bgt.n	800ab8c <_dtoa_r+0xa9c>
 800ab84:	d1e0      	bne.n	800ab48 <_dtoa_r+0xa58>
 800ab86:	f01a 0f01 	tst.w	sl, #1
 800ab8a:	d0dd      	beq.n	800ab48 <_dtoa_r+0xa58>
 800ab8c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab90:	d1d7      	bne.n	800ab42 <_dtoa_r+0xa52>
 800ab92:	2339      	movs	r3, #57	; 0x39
 800ab94:	f88b 3000 	strb.w	r3, [fp]
 800ab98:	462b      	mov	r3, r5
 800ab9a:	461d      	mov	r5, r3
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aba2:	2a39      	cmp	r2, #57	; 0x39
 800aba4:	d071      	beq.n	800ac8a <_dtoa_r+0xb9a>
 800aba6:	3201      	adds	r2, #1
 800aba8:	701a      	strb	r2, [r3, #0]
 800abaa:	e746      	b.n	800aa3a <_dtoa_r+0x94a>
 800abac:	2a00      	cmp	r2, #0
 800abae:	dd07      	ble.n	800abc0 <_dtoa_r+0xad0>
 800abb0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800abb4:	d0ed      	beq.n	800ab92 <_dtoa_r+0xaa2>
 800abb6:	f10a 0301 	add.w	r3, sl, #1
 800abba:	f88b 3000 	strb.w	r3, [fp]
 800abbe:	e73c      	b.n	800aa3a <_dtoa_r+0x94a>
 800abc0:	9b05      	ldr	r3, [sp, #20]
 800abc2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800abc6:	4599      	cmp	r9, r3
 800abc8:	d047      	beq.n	800ac5a <_dtoa_r+0xb6a>
 800abca:	ee18 1a10 	vmov	r1, s16
 800abce:	2300      	movs	r3, #0
 800abd0:	220a      	movs	r2, #10
 800abd2:	4620      	mov	r0, r4
 800abd4:	f000 fb0c 	bl	800b1f0 <__multadd>
 800abd8:	45b8      	cmp	r8, r7
 800abda:	ee08 0a10 	vmov	s16, r0
 800abde:	f04f 0300 	mov.w	r3, #0
 800abe2:	f04f 020a 	mov.w	r2, #10
 800abe6:	4641      	mov	r1, r8
 800abe8:	4620      	mov	r0, r4
 800abea:	d106      	bne.n	800abfa <_dtoa_r+0xb0a>
 800abec:	f000 fb00 	bl	800b1f0 <__multadd>
 800abf0:	4680      	mov	r8, r0
 800abf2:	4607      	mov	r7, r0
 800abf4:	f109 0901 	add.w	r9, r9, #1
 800abf8:	e772      	b.n	800aae0 <_dtoa_r+0x9f0>
 800abfa:	f000 faf9 	bl	800b1f0 <__multadd>
 800abfe:	4639      	mov	r1, r7
 800ac00:	4680      	mov	r8, r0
 800ac02:	2300      	movs	r3, #0
 800ac04:	220a      	movs	r2, #10
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 faf2 	bl	800b1f0 <__multadd>
 800ac0c:	4607      	mov	r7, r0
 800ac0e:	e7f1      	b.n	800abf4 <_dtoa_r+0xb04>
 800ac10:	9b03      	ldr	r3, [sp, #12]
 800ac12:	9302      	str	r3, [sp, #8]
 800ac14:	9d01      	ldr	r5, [sp, #4]
 800ac16:	ee18 0a10 	vmov	r0, s16
 800ac1a:	4631      	mov	r1, r6
 800ac1c:	f7ff f9dc 	bl	8009fd8 <quorem>
 800ac20:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac24:	9b01      	ldr	r3, [sp, #4]
 800ac26:	f805 ab01 	strb.w	sl, [r5], #1
 800ac2a:	1aea      	subs	r2, r5, r3
 800ac2c:	9b02      	ldr	r3, [sp, #8]
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	dd09      	ble.n	800ac46 <_dtoa_r+0xb56>
 800ac32:	ee18 1a10 	vmov	r1, s16
 800ac36:	2300      	movs	r3, #0
 800ac38:	220a      	movs	r2, #10
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f000 fad8 	bl	800b1f0 <__multadd>
 800ac40:	ee08 0a10 	vmov	s16, r0
 800ac44:	e7e7      	b.n	800ac16 <_dtoa_r+0xb26>
 800ac46:	9b02      	ldr	r3, [sp, #8]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	bfc8      	it	gt
 800ac4c:	461d      	movgt	r5, r3
 800ac4e:	9b01      	ldr	r3, [sp, #4]
 800ac50:	bfd8      	it	le
 800ac52:	2501      	movle	r5, #1
 800ac54:	441d      	add	r5, r3
 800ac56:	f04f 0800 	mov.w	r8, #0
 800ac5a:	ee18 1a10 	vmov	r1, s16
 800ac5e:	2201      	movs	r2, #1
 800ac60:	4620      	mov	r0, r4
 800ac62:	f000 fc75 	bl	800b550 <__lshift>
 800ac66:	4631      	mov	r1, r6
 800ac68:	ee08 0a10 	vmov	s16, r0
 800ac6c:	f000 fce0 	bl	800b630 <__mcmp>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	dc91      	bgt.n	800ab98 <_dtoa_r+0xaa8>
 800ac74:	d102      	bne.n	800ac7c <_dtoa_r+0xb8c>
 800ac76:	f01a 0f01 	tst.w	sl, #1
 800ac7a:	d18d      	bne.n	800ab98 <_dtoa_r+0xaa8>
 800ac7c:	462b      	mov	r3, r5
 800ac7e:	461d      	mov	r5, r3
 800ac80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac84:	2a30      	cmp	r2, #48	; 0x30
 800ac86:	d0fa      	beq.n	800ac7e <_dtoa_r+0xb8e>
 800ac88:	e6d7      	b.n	800aa3a <_dtoa_r+0x94a>
 800ac8a:	9a01      	ldr	r2, [sp, #4]
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d184      	bne.n	800ab9a <_dtoa_r+0xaaa>
 800ac90:	9b00      	ldr	r3, [sp, #0]
 800ac92:	3301      	adds	r3, #1
 800ac94:	9300      	str	r3, [sp, #0]
 800ac96:	2331      	movs	r3, #49	; 0x31
 800ac98:	7013      	strb	r3, [r2, #0]
 800ac9a:	e6ce      	b.n	800aa3a <_dtoa_r+0x94a>
 800ac9c:	4b09      	ldr	r3, [pc, #36]	; (800acc4 <_dtoa_r+0xbd4>)
 800ac9e:	f7ff ba95 	b.w	800a1cc <_dtoa_r+0xdc>
 800aca2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	f47f aa6e 	bne.w	800a186 <_dtoa_r+0x96>
 800acaa:	4b07      	ldr	r3, [pc, #28]	; (800acc8 <_dtoa_r+0xbd8>)
 800acac:	f7ff ba8e 	b.w	800a1cc <_dtoa_r+0xdc>
 800acb0:	9b02      	ldr	r3, [sp, #8]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	dcae      	bgt.n	800ac14 <_dtoa_r+0xb24>
 800acb6:	9b06      	ldr	r3, [sp, #24]
 800acb8:	2b02      	cmp	r3, #2
 800acba:	f73f aea8 	bgt.w	800aa0e <_dtoa_r+0x91e>
 800acbe:	e7a9      	b.n	800ac14 <_dtoa_r+0xb24>
 800acc0:	0800c958 	.word	0x0800c958
 800acc4:	0800c7b4 	.word	0x0800c7b4
 800acc8:	0800c8d9 	.word	0x0800c8d9

0800accc <__sflush_r>:
 800accc:	898a      	ldrh	r2, [r1, #12]
 800acce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd2:	4605      	mov	r5, r0
 800acd4:	0710      	lsls	r0, r2, #28
 800acd6:	460c      	mov	r4, r1
 800acd8:	d458      	bmi.n	800ad8c <__sflush_r+0xc0>
 800acda:	684b      	ldr	r3, [r1, #4]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	dc05      	bgt.n	800acec <__sflush_r+0x20>
 800ace0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	dc02      	bgt.n	800acec <__sflush_r+0x20>
 800ace6:	2000      	movs	r0, #0
 800ace8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acee:	2e00      	cmp	r6, #0
 800acf0:	d0f9      	beq.n	800ace6 <__sflush_r+0x1a>
 800acf2:	2300      	movs	r3, #0
 800acf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800acf8:	682f      	ldr	r7, [r5, #0]
 800acfa:	602b      	str	r3, [r5, #0]
 800acfc:	d032      	beq.n	800ad64 <__sflush_r+0x98>
 800acfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad00:	89a3      	ldrh	r3, [r4, #12]
 800ad02:	075a      	lsls	r2, r3, #29
 800ad04:	d505      	bpl.n	800ad12 <__sflush_r+0x46>
 800ad06:	6863      	ldr	r3, [r4, #4]
 800ad08:	1ac0      	subs	r0, r0, r3
 800ad0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad0c:	b10b      	cbz	r3, 800ad12 <__sflush_r+0x46>
 800ad0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad10:	1ac0      	subs	r0, r0, r3
 800ad12:	2300      	movs	r3, #0
 800ad14:	4602      	mov	r2, r0
 800ad16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad18:	6a21      	ldr	r1, [r4, #32]
 800ad1a:	4628      	mov	r0, r5
 800ad1c:	47b0      	blx	r6
 800ad1e:	1c43      	adds	r3, r0, #1
 800ad20:	89a3      	ldrh	r3, [r4, #12]
 800ad22:	d106      	bne.n	800ad32 <__sflush_r+0x66>
 800ad24:	6829      	ldr	r1, [r5, #0]
 800ad26:	291d      	cmp	r1, #29
 800ad28:	d82c      	bhi.n	800ad84 <__sflush_r+0xb8>
 800ad2a:	4a2a      	ldr	r2, [pc, #168]	; (800add4 <__sflush_r+0x108>)
 800ad2c:	40ca      	lsrs	r2, r1
 800ad2e:	07d6      	lsls	r6, r2, #31
 800ad30:	d528      	bpl.n	800ad84 <__sflush_r+0xb8>
 800ad32:	2200      	movs	r2, #0
 800ad34:	6062      	str	r2, [r4, #4]
 800ad36:	04d9      	lsls	r1, r3, #19
 800ad38:	6922      	ldr	r2, [r4, #16]
 800ad3a:	6022      	str	r2, [r4, #0]
 800ad3c:	d504      	bpl.n	800ad48 <__sflush_r+0x7c>
 800ad3e:	1c42      	adds	r2, r0, #1
 800ad40:	d101      	bne.n	800ad46 <__sflush_r+0x7a>
 800ad42:	682b      	ldr	r3, [r5, #0]
 800ad44:	b903      	cbnz	r3, 800ad48 <__sflush_r+0x7c>
 800ad46:	6560      	str	r0, [r4, #84]	; 0x54
 800ad48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad4a:	602f      	str	r7, [r5, #0]
 800ad4c:	2900      	cmp	r1, #0
 800ad4e:	d0ca      	beq.n	800ace6 <__sflush_r+0x1a>
 800ad50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad54:	4299      	cmp	r1, r3
 800ad56:	d002      	beq.n	800ad5e <__sflush_r+0x92>
 800ad58:	4628      	mov	r0, r5
 800ad5a:	f7fe f9db 	bl	8009114 <_free_r>
 800ad5e:	2000      	movs	r0, #0
 800ad60:	6360      	str	r0, [r4, #52]	; 0x34
 800ad62:	e7c1      	b.n	800ace8 <__sflush_r+0x1c>
 800ad64:	6a21      	ldr	r1, [r4, #32]
 800ad66:	2301      	movs	r3, #1
 800ad68:	4628      	mov	r0, r5
 800ad6a:	47b0      	blx	r6
 800ad6c:	1c41      	adds	r1, r0, #1
 800ad6e:	d1c7      	bne.n	800ad00 <__sflush_r+0x34>
 800ad70:	682b      	ldr	r3, [r5, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d0c4      	beq.n	800ad00 <__sflush_r+0x34>
 800ad76:	2b1d      	cmp	r3, #29
 800ad78:	d001      	beq.n	800ad7e <__sflush_r+0xb2>
 800ad7a:	2b16      	cmp	r3, #22
 800ad7c:	d101      	bne.n	800ad82 <__sflush_r+0xb6>
 800ad7e:	602f      	str	r7, [r5, #0]
 800ad80:	e7b1      	b.n	800ace6 <__sflush_r+0x1a>
 800ad82:	89a3      	ldrh	r3, [r4, #12]
 800ad84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad88:	81a3      	strh	r3, [r4, #12]
 800ad8a:	e7ad      	b.n	800ace8 <__sflush_r+0x1c>
 800ad8c:	690f      	ldr	r7, [r1, #16]
 800ad8e:	2f00      	cmp	r7, #0
 800ad90:	d0a9      	beq.n	800ace6 <__sflush_r+0x1a>
 800ad92:	0793      	lsls	r3, r2, #30
 800ad94:	680e      	ldr	r6, [r1, #0]
 800ad96:	bf08      	it	eq
 800ad98:	694b      	ldreq	r3, [r1, #20]
 800ad9a:	600f      	str	r7, [r1, #0]
 800ad9c:	bf18      	it	ne
 800ad9e:	2300      	movne	r3, #0
 800ada0:	eba6 0807 	sub.w	r8, r6, r7
 800ada4:	608b      	str	r3, [r1, #8]
 800ada6:	f1b8 0f00 	cmp.w	r8, #0
 800adaa:	dd9c      	ble.n	800ace6 <__sflush_r+0x1a>
 800adac:	6a21      	ldr	r1, [r4, #32]
 800adae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800adb0:	4643      	mov	r3, r8
 800adb2:	463a      	mov	r2, r7
 800adb4:	4628      	mov	r0, r5
 800adb6:	47b0      	blx	r6
 800adb8:	2800      	cmp	r0, #0
 800adba:	dc06      	bgt.n	800adca <__sflush_r+0xfe>
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adc2:	81a3      	strh	r3, [r4, #12]
 800adc4:	f04f 30ff 	mov.w	r0, #4294967295
 800adc8:	e78e      	b.n	800ace8 <__sflush_r+0x1c>
 800adca:	4407      	add	r7, r0
 800adcc:	eba8 0800 	sub.w	r8, r8, r0
 800add0:	e7e9      	b.n	800ada6 <__sflush_r+0xda>
 800add2:	bf00      	nop
 800add4:	20400001 	.word	0x20400001

0800add8 <_fflush_r>:
 800add8:	b538      	push	{r3, r4, r5, lr}
 800adda:	690b      	ldr	r3, [r1, #16]
 800addc:	4605      	mov	r5, r0
 800adde:	460c      	mov	r4, r1
 800ade0:	b913      	cbnz	r3, 800ade8 <_fflush_r+0x10>
 800ade2:	2500      	movs	r5, #0
 800ade4:	4628      	mov	r0, r5
 800ade6:	bd38      	pop	{r3, r4, r5, pc}
 800ade8:	b118      	cbz	r0, 800adf2 <_fflush_r+0x1a>
 800adea:	6983      	ldr	r3, [r0, #24]
 800adec:	b90b      	cbnz	r3, 800adf2 <_fflush_r+0x1a>
 800adee:	f000 f887 	bl	800af00 <__sinit>
 800adf2:	4b14      	ldr	r3, [pc, #80]	; (800ae44 <_fflush_r+0x6c>)
 800adf4:	429c      	cmp	r4, r3
 800adf6:	d11b      	bne.n	800ae30 <_fflush_r+0x58>
 800adf8:	686c      	ldr	r4, [r5, #4]
 800adfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d0ef      	beq.n	800ade2 <_fflush_r+0xa>
 800ae02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae04:	07d0      	lsls	r0, r2, #31
 800ae06:	d404      	bmi.n	800ae12 <_fflush_r+0x3a>
 800ae08:	0599      	lsls	r1, r3, #22
 800ae0a:	d402      	bmi.n	800ae12 <_fflush_r+0x3a>
 800ae0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae0e:	f000 f91a 	bl	800b046 <__retarget_lock_acquire_recursive>
 800ae12:	4628      	mov	r0, r5
 800ae14:	4621      	mov	r1, r4
 800ae16:	f7ff ff59 	bl	800accc <__sflush_r>
 800ae1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae1c:	07da      	lsls	r2, r3, #31
 800ae1e:	4605      	mov	r5, r0
 800ae20:	d4e0      	bmi.n	800ade4 <_fflush_r+0xc>
 800ae22:	89a3      	ldrh	r3, [r4, #12]
 800ae24:	059b      	lsls	r3, r3, #22
 800ae26:	d4dd      	bmi.n	800ade4 <_fflush_r+0xc>
 800ae28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae2a:	f000 f90d 	bl	800b048 <__retarget_lock_release_recursive>
 800ae2e:	e7d9      	b.n	800ade4 <_fflush_r+0xc>
 800ae30:	4b05      	ldr	r3, [pc, #20]	; (800ae48 <_fflush_r+0x70>)
 800ae32:	429c      	cmp	r4, r3
 800ae34:	d101      	bne.n	800ae3a <_fflush_r+0x62>
 800ae36:	68ac      	ldr	r4, [r5, #8]
 800ae38:	e7df      	b.n	800adfa <_fflush_r+0x22>
 800ae3a:	4b04      	ldr	r3, [pc, #16]	; (800ae4c <_fflush_r+0x74>)
 800ae3c:	429c      	cmp	r4, r3
 800ae3e:	bf08      	it	eq
 800ae40:	68ec      	ldreq	r4, [r5, #12]
 800ae42:	e7da      	b.n	800adfa <_fflush_r+0x22>
 800ae44:	0800c98c 	.word	0x0800c98c
 800ae48:	0800c9ac 	.word	0x0800c9ac
 800ae4c:	0800c96c 	.word	0x0800c96c

0800ae50 <std>:
 800ae50:	2300      	movs	r3, #0
 800ae52:	b510      	push	{r4, lr}
 800ae54:	4604      	mov	r4, r0
 800ae56:	e9c0 3300 	strd	r3, r3, [r0]
 800ae5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae5e:	6083      	str	r3, [r0, #8]
 800ae60:	8181      	strh	r1, [r0, #12]
 800ae62:	6643      	str	r3, [r0, #100]	; 0x64
 800ae64:	81c2      	strh	r2, [r0, #14]
 800ae66:	6183      	str	r3, [r0, #24]
 800ae68:	4619      	mov	r1, r3
 800ae6a:	2208      	movs	r2, #8
 800ae6c:	305c      	adds	r0, #92	; 0x5c
 800ae6e:	f7fe f949 	bl	8009104 <memset>
 800ae72:	4b05      	ldr	r3, [pc, #20]	; (800ae88 <std+0x38>)
 800ae74:	6263      	str	r3, [r4, #36]	; 0x24
 800ae76:	4b05      	ldr	r3, [pc, #20]	; (800ae8c <std+0x3c>)
 800ae78:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae7a:	4b05      	ldr	r3, [pc, #20]	; (800ae90 <std+0x40>)
 800ae7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae7e:	4b05      	ldr	r3, [pc, #20]	; (800ae94 <std+0x44>)
 800ae80:	6224      	str	r4, [r4, #32]
 800ae82:	6323      	str	r3, [r4, #48]	; 0x30
 800ae84:	bd10      	pop	{r4, pc}
 800ae86:	bf00      	nop
 800ae88:	0800bdcd 	.word	0x0800bdcd
 800ae8c:	0800bdef 	.word	0x0800bdef
 800ae90:	0800be27 	.word	0x0800be27
 800ae94:	0800be4b 	.word	0x0800be4b

0800ae98 <_cleanup_r>:
 800ae98:	4901      	ldr	r1, [pc, #4]	; (800aea0 <_cleanup_r+0x8>)
 800ae9a:	f000 b8af 	b.w	800affc <_fwalk_reent>
 800ae9e:	bf00      	nop
 800aea0:	0800add9 	.word	0x0800add9

0800aea4 <__sfmoreglue>:
 800aea4:	b570      	push	{r4, r5, r6, lr}
 800aea6:	2268      	movs	r2, #104	; 0x68
 800aea8:	1e4d      	subs	r5, r1, #1
 800aeaa:	4355      	muls	r5, r2
 800aeac:	460e      	mov	r6, r1
 800aeae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aeb2:	f7fe f99b 	bl	80091ec <_malloc_r>
 800aeb6:	4604      	mov	r4, r0
 800aeb8:	b140      	cbz	r0, 800aecc <__sfmoreglue+0x28>
 800aeba:	2100      	movs	r1, #0
 800aebc:	e9c0 1600 	strd	r1, r6, [r0]
 800aec0:	300c      	adds	r0, #12
 800aec2:	60a0      	str	r0, [r4, #8]
 800aec4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aec8:	f7fe f91c 	bl	8009104 <memset>
 800aecc:	4620      	mov	r0, r4
 800aece:	bd70      	pop	{r4, r5, r6, pc}

0800aed0 <__sfp_lock_acquire>:
 800aed0:	4801      	ldr	r0, [pc, #4]	; (800aed8 <__sfp_lock_acquire+0x8>)
 800aed2:	f000 b8b8 	b.w	800b046 <__retarget_lock_acquire_recursive>
 800aed6:	bf00      	nop
 800aed8:	20000515 	.word	0x20000515

0800aedc <__sfp_lock_release>:
 800aedc:	4801      	ldr	r0, [pc, #4]	; (800aee4 <__sfp_lock_release+0x8>)
 800aede:	f000 b8b3 	b.w	800b048 <__retarget_lock_release_recursive>
 800aee2:	bf00      	nop
 800aee4:	20000515 	.word	0x20000515

0800aee8 <__sinit_lock_acquire>:
 800aee8:	4801      	ldr	r0, [pc, #4]	; (800aef0 <__sinit_lock_acquire+0x8>)
 800aeea:	f000 b8ac 	b.w	800b046 <__retarget_lock_acquire_recursive>
 800aeee:	bf00      	nop
 800aef0:	20000516 	.word	0x20000516

0800aef4 <__sinit_lock_release>:
 800aef4:	4801      	ldr	r0, [pc, #4]	; (800aefc <__sinit_lock_release+0x8>)
 800aef6:	f000 b8a7 	b.w	800b048 <__retarget_lock_release_recursive>
 800aefa:	bf00      	nop
 800aefc:	20000516 	.word	0x20000516

0800af00 <__sinit>:
 800af00:	b510      	push	{r4, lr}
 800af02:	4604      	mov	r4, r0
 800af04:	f7ff fff0 	bl	800aee8 <__sinit_lock_acquire>
 800af08:	69a3      	ldr	r3, [r4, #24]
 800af0a:	b11b      	cbz	r3, 800af14 <__sinit+0x14>
 800af0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af10:	f7ff bff0 	b.w	800aef4 <__sinit_lock_release>
 800af14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af18:	6523      	str	r3, [r4, #80]	; 0x50
 800af1a:	4b13      	ldr	r3, [pc, #76]	; (800af68 <__sinit+0x68>)
 800af1c:	4a13      	ldr	r2, [pc, #76]	; (800af6c <__sinit+0x6c>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	62a2      	str	r2, [r4, #40]	; 0x28
 800af22:	42a3      	cmp	r3, r4
 800af24:	bf04      	itt	eq
 800af26:	2301      	moveq	r3, #1
 800af28:	61a3      	streq	r3, [r4, #24]
 800af2a:	4620      	mov	r0, r4
 800af2c:	f000 f820 	bl	800af70 <__sfp>
 800af30:	6060      	str	r0, [r4, #4]
 800af32:	4620      	mov	r0, r4
 800af34:	f000 f81c 	bl	800af70 <__sfp>
 800af38:	60a0      	str	r0, [r4, #8]
 800af3a:	4620      	mov	r0, r4
 800af3c:	f000 f818 	bl	800af70 <__sfp>
 800af40:	2200      	movs	r2, #0
 800af42:	60e0      	str	r0, [r4, #12]
 800af44:	2104      	movs	r1, #4
 800af46:	6860      	ldr	r0, [r4, #4]
 800af48:	f7ff ff82 	bl	800ae50 <std>
 800af4c:	68a0      	ldr	r0, [r4, #8]
 800af4e:	2201      	movs	r2, #1
 800af50:	2109      	movs	r1, #9
 800af52:	f7ff ff7d 	bl	800ae50 <std>
 800af56:	68e0      	ldr	r0, [r4, #12]
 800af58:	2202      	movs	r2, #2
 800af5a:	2112      	movs	r1, #18
 800af5c:	f7ff ff78 	bl	800ae50 <std>
 800af60:	2301      	movs	r3, #1
 800af62:	61a3      	str	r3, [r4, #24]
 800af64:	e7d2      	b.n	800af0c <__sinit+0xc>
 800af66:	bf00      	nop
 800af68:	0800c7a0 	.word	0x0800c7a0
 800af6c:	0800ae99 	.word	0x0800ae99

0800af70 <__sfp>:
 800af70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af72:	4607      	mov	r7, r0
 800af74:	f7ff ffac 	bl	800aed0 <__sfp_lock_acquire>
 800af78:	4b1e      	ldr	r3, [pc, #120]	; (800aff4 <__sfp+0x84>)
 800af7a:	681e      	ldr	r6, [r3, #0]
 800af7c:	69b3      	ldr	r3, [r6, #24]
 800af7e:	b913      	cbnz	r3, 800af86 <__sfp+0x16>
 800af80:	4630      	mov	r0, r6
 800af82:	f7ff ffbd 	bl	800af00 <__sinit>
 800af86:	3648      	adds	r6, #72	; 0x48
 800af88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af8c:	3b01      	subs	r3, #1
 800af8e:	d503      	bpl.n	800af98 <__sfp+0x28>
 800af90:	6833      	ldr	r3, [r6, #0]
 800af92:	b30b      	cbz	r3, 800afd8 <__sfp+0x68>
 800af94:	6836      	ldr	r6, [r6, #0]
 800af96:	e7f7      	b.n	800af88 <__sfp+0x18>
 800af98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af9c:	b9d5      	cbnz	r5, 800afd4 <__sfp+0x64>
 800af9e:	4b16      	ldr	r3, [pc, #88]	; (800aff8 <__sfp+0x88>)
 800afa0:	60e3      	str	r3, [r4, #12]
 800afa2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800afa6:	6665      	str	r5, [r4, #100]	; 0x64
 800afa8:	f000 f84c 	bl	800b044 <__retarget_lock_init_recursive>
 800afac:	f7ff ff96 	bl	800aedc <__sfp_lock_release>
 800afb0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800afb4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800afb8:	6025      	str	r5, [r4, #0]
 800afba:	61a5      	str	r5, [r4, #24]
 800afbc:	2208      	movs	r2, #8
 800afbe:	4629      	mov	r1, r5
 800afc0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800afc4:	f7fe f89e 	bl	8009104 <memset>
 800afc8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800afcc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800afd0:	4620      	mov	r0, r4
 800afd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afd4:	3468      	adds	r4, #104	; 0x68
 800afd6:	e7d9      	b.n	800af8c <__sfp+0x1c>
 800afd8:	2104      	movs	r1, #4
 800afda:	4638      	mov	r0, r7
 800afdc:	f7ff ff62 	bl	800aea4 <__sfmoreglue>
 800afe0:	4604      	mov	r4, r0
 800afe2:	6030      	str	r0, [r6, #0]
 800afe4:	2800      	cmp	r0, #0
 800afe6:	d1d5      	bne.n	800af94 <__sfp+0x24>
 800afe8:	f7ff ff78 	bl	800aedc <__sfp_lock_release>
 800afec:	230c      	movs	r3, #12
 800afee:	603b      	str	r3, [r7, #0]
 800aff0:	e7ee      	b.n	800afd0 <__sfp+0x60>
 800aff2:	bf00      	nop
 800aff4:	0800c7a0 	.word	0x0800c7a0
 800aff8:	ffff0001 	.word	0xffff0001

0800affc <_fwalk_reent>:
 800affc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b000:	4606      	mov	r6, r0
 800b002:	4688      	mov	r8, r1
 800b004:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b008:	2700      	movs	r7, #0
 800b00a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b00e:	f1b9 0901 	subs.w	r9, r9, #1
 800b012:	d505      	bpl.n	800b020 <_fwalk_reent+0x24>
 800b014:	6824      	ldr	r4, [r4, #0]
 800b016:	2c00      	cmp	r4, #0
 800b018:	d1f7      	bne.n	800b00a <_fwalk_reent+0xe>
 800b01a:	4638      	mov	r0, r7
 800b01c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b020:	89ab      	ldrh	r3, [r5, #12]
 800b022:	2b01      	cmp	r3, #1
 800b024:	d907      	bls.n	800b036 <_fwalk_reent+0x3a>
 800b026:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b02a:	3301      	adds	r3, #1
 800b02c:	d003      	beq.n	800b036 <_fwalk_reent+0x3a>
 800b02e:	4629      	mov	r1, r5
 800b030:	4630      	mov	r0, r6
 800b032:	47c0      	blx	r8
 800b034:	4307      	orrs	r7, r0
 800b036:	3568      	adds	r5, #104	; 0x68
 800b038:	e7e9      	b.n	800b00e <_fwalk_reent+0x12>
	...

0800b03c <_localeconv_r>:
 800b03c:	4800      	ldr	r0, [pc, #0]	; (800b040 <_localeconv_r+0x4>)
 800b03e:	4770      	bx	lr
 800b040:	20000164 	.word	0x20000164

0800b044 <__retarget_lock_init_recursive>:
 800b044:	4770      	bx	lr

0800b046 <__retarget_lock_acquire_recursive>:
 800b046:	4770      	bx	lr

0800b048 <__retarget_lock_release_recursive>:
 800b048:	4770      	bx	lr

0800b04a <__swhatbuf_r>:
 800b04a:	b570      	push	{r4, r5, r6, lr}
 800b04c:	460e      	mov	r6, r1
 800b04e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b052:	2900      	cmp	r1, #0
 800b054:	b096      	sub	sp, #88	; 0x58
 800b056:	4614      	mov	r4, r2
 800b058:	461d      	mov	r5, r3
 800b05a:	da08      	bge.n	800b06e <__swhatbuf_r+0x24>
 800b05c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b060:	2200      	movs	r2, #0
 800b062:	602a      	str	r2, [r5, #0]
 800b064:	061a      	lsls	r2, r3, #24
 800b066:	d410      	bmi.n	800b08a <__swhatbuf_r+0x40>
 800b068:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b06c:	e00e      	b.n	800b08c <__swhatbuf_r+0x42>
 800b06e:	466a      	mov	r2, sp
 800b070:	f000 ff42 	bl	800bef8 <_fstat_r>
 800b074:	2800      	cmp	r0, #0
 800b076:	dbf1      	blt.n	800b05c <__swhatbuf_r+0x12>
 800b078:	9a01      	ldr	r2, [sp, #4]
 800b07a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b07e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b082:	425a      	negs	r2, r3
 800b084:	415a      	adcs	r2, r3
 800b086:	602a      	str	r2, [r5, #0]
 800b088:	e7ee      	b.n	800b068 <__swhatbuf_r+0x1e>
 800b08a:	2340      	movs	r3, #64	; 0x40
 800b08c:	2000      	movs	r0, #0
 800b08e:	6023      	str	r3, [r4, #0]
 800b090:	b016      	add	sp, #88	; 0x58
 800b092:	bd70      	pop	{r4, r5, r6, pc}

0800b094 <__smakebuf_r>:
 800b094:	898b      	ldrh	r3, [r1, #12]
 800b096:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b098:	079d      	lsls	r5, r3, #30
 800b09a:	4606      	mov	r6, r0
 800b09c:	460c      	mov	r4, r1
 800b09e:	d507      	bpl.n	800b0b0 <__smakebuf_r+0x1c>
 800b0a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0a4:	6023      	str	r3, [r4, #0]
 800b0a6:	6123      	str	r3, [r4, #16]
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	6163      	str	r3, [r4, #20]
 800b0ac:	b002      	add	sp, #8
 800b0ae:	bd70      	pop	{r4, r5, r6, pc}
 800b0b0:	ab01      	add	r3, sp, #4
 800b0b2:	466a      	mov	r2, sp
 800b0b4:	f7ff ffc9 	bl	800b04a <__swhatbuf_r>
 800b0b8:	9900      	ldr	r1, [sp, #0]
 800b0ba:	4605      	mov	r5, r0
 800b0bc:	4630      	mov	r0, r6
 800b0be:	f7fe f895 	bl	80091ec <_malloc_r>
 800b0c2:	b948      	cbnz	r0, 800b0d8 <__smakebuf_r+0x44>
 800b0c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0c8:	059a      	lsls	r2, r3, #22
 800b0ca:	d4ef      	bmi.n	800b0ac <__smakebuf_r+0x18>
 800b0cc:	f023 0303 	bic.w	r3, r3, #3
 800b0d0:	f043 0302 	orr.w	r3, r3, #2
 800b0d4:	81a3      	strh	r3, [r4, #12]
 800b0d6:	e7e3      	b.n	800b0a0 <__smakebuf_r+0xc>
 800b0d8:	4b0d      	ldr	r3, [pc, #52]	; (800b110 <__smakebuf_r+0x7c>)
 800b0da:	62b3      	str	r3, [r6, #40]	; 0x28
 800b0dc:	89a3      	ldrh	r3, [r4, #12]
 800b0de:	6020      	str	r0, [r4, #0]
 800b0e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0e4:	81a3      	strh	r3, [r4, #12]
 800b0e6:	9b00      	ldr	r3, [sp, #0]
 800b0e8:	6163      	str	r3, [r4, #20]
 800b0ea:	9b01      	ldr	r3, [sp, #4]
 800b0ec:	6120      	str	r0, [r4, #16]
 800b0ee:	b15b      	cbz	r3, 800b108 <__smakebuf_r+0x74>
 800b0f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0f4:	4630      	mov	r0, r6
 800b0f6:	f000 ff11 	bl	800bf1c <_isatty_r>
 800b0fa:	b128      	cbz	r0, 800b108 <__smakebuf_r+0x74>
 800b0fc:	89a3      	ldrh	r3, [r4, #12]
 800b0fe:	f023 0303 	bic.w	r3, r3, #3
 800b102:	f043 0301 	orr.w	r3, r3, #1
 800b106:	81a3      	strh	r3, [r4, #12]
 800b108:	89a0      	ldrh	r0, [r4, #12]
 800b10a:	4305      	orrs	r5, r0
 800b10c:	81a5      	strh	r5, [r4, #12]
 800b10e:	e7cd      	b.n	800b0ac <__smakebuf_r+0x18>
 800b110:	0800ae99 	.word	0x0800ae99

0800b114 <__malloc_lock>:
 800b114:	4801      	ldr	r0, [pc, #4]	; (800b11c <__malloc_lock+0x8>)
 800b116:	f7ff bf96 	b.w	800b046 <__retarget_lock_acquire_recursive>
 800b11a:	bf00      	nop
 800b11c:	20000514 	.word	0x20000514

0800b120 <__malloc_unlock>:
 800b120:	4801      	ldr	r0, [pc, #4]	; (800b128 <__malloc_unlock+0x8>)
 800b122:	f7ff bf91 	b.w	800b048 <__retarget_lock_release_recursive>
 800b126:	bf00      	nop
 800b128:	20000514 	.word	0x20000514

0800b12c <_Balloc>:
 800b12c:	b570      	push	{r4, r5, r6, lr}
 800b12e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b130:	4604      	mov	r4, r0
 800b132:	460d      	mov	r5, r1
 800b134:	b976      	cbnz	r6, 800b154 <_Balloc+0x28>
 800b136:	2010      	movs	r0, #16
 800b138:	f7fd ffce 	bl	80090d8 <malloc>
 800b13c:	4602      	mov	r2, r0
 800b13e:	6260      	str	r0, [r4, #36]	; 0x24
 800b140:	b920      	cbnz	r0, 800b14c <_Balloc+0x20>
 800b142:	4b18      	ldr	r3, [pc, #96]	; (800b1a4 <_Balloc+0x78>)
 800b144:	4818      	ldr	r0, [pc, #96]	; (800b1a8 <_Balloc+0x7c>)
 800b146:	2166      	movs	r1, #102	; 0x66
 800b148:	f000 fe96 	bl	800be78 <__assert_func>
 800b14c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b150:	6006      	str	r6, [r0, #0]
 800b152:	60c6      	str	r6, [r0, #12]
 800b154:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b156:	68f3      	ldr	r3, [r6, #12]
 800b158:	b183      	cbz	r3, 800b17c <_Balloc+0x50>
 800b15a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b15c:	68db      	ldr	r3, [r3, #12]
 800b15e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b162:	b9b8      	cbnz	r0, 800b194 <_Balloc+0x68>
 800b164:	2101      	movs	r1, #1
 800b166:	fa01 f605 	lsl.w	r6, r1, r5
 800b16a:	1d72      	adds	r2, r6, #5
 800b16c:	0092      	lsls	r2, r2, #2
 800b16e:	4620      	mov	r0, r4
 800b170:	f000 fb60 	bl	800b834 <_calloc_r>
 800b174:	b160      	cbz	r0, 800b190 <_Balloc+0x64>
 800b176:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b17a:	e00e      	b.n	800b19a <_Balloc+0x6e>
 800b17c:	2221      	movs	r2, #33	; 0x21
 800b17e:	2104      	movs	r1, #4
 800b180:	4620      	mov	r0, r4
 800b182:	f000 fb57 	bl	800b834 <_calloc_r>
 800b186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b188:	60f0      	str	r0, [r6, #12]
 800b18a:	68db      	ldr	r3, [r3, #12]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d1e4      	bne.n	800b15a <_Balloc+0x2e>
 800b190:	2000      	movs	r0, #0
 800b192:	bd70      	pop	{r4, r5, r6, pc}
 800b194:	6802      	ldr	r2, [r0, #0]
 800b196:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b19a:	2300      	movs	r3, #0
 800b19c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b1a0:	e7f7      	b.n	800b192 <_Balloc+0x66>
 800b1a2:	bf00      	nop
 800b1a4:	0800c8e6 	.word	0x0800c8e6
 800b1a8:	0800c9cc 	.word	0x0800c9cc

0800b1ac <_Bfree>:
 800b1ac:	b570      	push	{r4, r5, r6, lr}
 800b1ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b1b0:	4605      	mov	r5, r0
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	b976      	cbnz	r6, 800b1d4 <_Bfree+0x28>
 800b1b6:	2010      	movs	r0, #16
 800b1b8:	f7fd ff8e 	bl	80090d8 <malloc>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	6268      	str	r0, [r5, #36]	; 0x24
 800b1c0:	b920      	cbnz	r0, 800b1cc <_Bfree+0x20>
 800b1c2:	4b09      	ldr	r3, [pc, #36]	; (800b1e8 <_Bfree+0x3c>)
 800b1c4:	4809      	ldr	r0, [pc, #36]	; (800b1ec <_Bfree+0x40>)
 800b1c6:	218a      	movs	r1, #138	; 0x8a
 800b1c8:	f000 fe56 	bl	800be78 <__assert_func>
 800b1cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b1d0:	6006      	str	r6, [r0, #0]
 800b1d2:	60c6      	str	r6, [r0, #12]
 800b1d4:	b13c      	cbz	r4, 800b1e6 <_Bfree+0x3a>
 800b1d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b1d8:	6862      	ldr	r2, [r4, #4]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b1e0:	6021      	str	r1, [r4, #0]
 800b1e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b1e6:	bd70      	pop	{r4, r5, r6, pc}
 800b1e8:	0800c8e6 	.word	0x0800c8e6
 800b1ec:	0800c9cc 	.word	0x0800c9cc

0800b1f0 <__multadd>:
 800b1f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1f4:	690d      	ldr	r5, [r1, #16]
 800b1f6:	4607      	mov	r7, r0
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	461e      	mov	r6, r3
 800b1fc:	f101 0c14 	add.w	ip, r1, #20
 800b200:	2000      	movs	r0, #0
 800b202:	f8dc 3000 	ldr.w	r3, [ip]
 800b206:	b299      	uxth	r1, r3
 800b208:	fb02 6101 	mla	r1, r2, r1, r6
 800b20c:	0c1e      	lsrs	r6, r3, #16
 800b20e:	0c0b      	lsrs	r3, r1, #16
 800b210:	fb02 3306 	mla	r3, r2, r6, r3
 800b214:	b289      	uxth	r1, r1
 800b216:	3001      	adds	r0, #1
 800b218:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b21c:	4285      	cmp	r5, r0
 800b21e:	f84c 1b04 	str.w	r1, [ip], #4
 800b222:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b226:	dcec      	bgt.n	800b202 <__multadd+0x12>
 800b228:	b30e      	cbz	r6, 800b26e <__multadd+0x7e>
 800b22a:	68a3      	ldr	r3, [r4, #8]
 800b22c:	42ab      	cmp	r3, r5
 800b22e:	dc19      	bgt.n	800b264 <__multadd+0x74>
 800b230:	6861      	ldr	r1, [r4, #4]
 800b232:	4638      	mov	r0, r7
 800b234:	3101      	adds	r1, #1
 800b236:	f7ff ff79 	bl	800b12c <_Balloc>
 800b23a:	4680      	mov	r8, r0
 800b23c:	b928      	cbnz	r0, 800b24a <__multadd+0x5a>
 800b23e:	4602      	mov	r2, r0
 800b240:	4b0c      	ldr	r3, [pc, #48]	; (800b274 <__multadd+0x84>)
 800b242:	480d      	ldr	r0, [pc, #52]	; (800b278 <__multadd+0x88>)
 800b244:	21b5      	movs	r1, #181	; 0xb5
 800b246:	f000 fe17 	bl	800be78 <__assert_func>
 800b24a:	6922      	ldr	r2, [r4, #16]
 800b24c:	3202      	adds	r2, #2
 800b24e:	f104 010c 	add.w	r1, r4, #12
 800b252:	0092      	lsls	r2, r2, #2
 800b254:	300c      	adds	r0, #12
 800b256:	f7fd ff47 	bl	80090e8 <memcpy>
 800b25a:	4621      	mov	r1, r4
 800b25c:	4638      	mov	r0, r7
 800b25e:	f7ff ffa5 	bl	800b1ac <_Bfree>
 800b262:	4644      	mov	r4, r8
 800b264:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b268:	3501      	adds	r5, #1
 800b26a:	615e      	str	r6, [r3, #20]
 800b26c:	6125      	str	r5, [r4, #16]
 800b26e:	4620      	mov	r0, r4
 800b270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b274:	0800c958 	.word	0x0800c958
 800b278:	0800c9cc 	.word	0x0800c9cc

0800b27c <__hi0bits>:
 800b27c:	0c03      	lsrs	r3, r0, #16
 800b27e:	041b      	lsls	r3, r3, #16
 800b280:	b9d3      	cbnz	r3, 800b2b8 <__hi0bits+0x3c>
 800b282:	0400      	lsls	r0, r0, #16
 800b284:	2310      	movs	r3, #16
 800b286:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b28a:	bf04      	itt	eq
 800b28c:	0200      	lsleq	r0, r0, #8
 800b28e:	3308      	addeq	r3, #8
 800b290:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b294:	bf04      	itt	eq
 800b296:	0100      	lsleq	r0, r0, #4
 800b298:	3304      	addeq	r3, #4
 800b29a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b29e:	bf04      	itt	eq
 800b2a0:	0080      	lsleq	r0, r0, #2
 800b2a2:	3302      	addeq	r3, #2
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	db05      	blt.n	800b2b4 <__hi0bits+0x38>
 800b2a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b2ac:	f103 0301 	add.w	r3, r3, #1
 800b2b0:	bf08      	it	eq
 800b2b2:	2320      	moveq	r3, #32
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	4770      	bx	lr
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	e7e4      	b.n	800b286 <__hi0bits+0xa>

0800b2bc <__lo0bits>:
 800b2bc:	6803      	ldr	r3, [r0, #0]
 800b2be:	f013 0207 	ands.w	r2, r3, #7
 800b2c2:	4601      	mov	r1, r0
 800b2c4:	d00b      	beq.n	800b2de <__lo0bits+0x22>
 800b2c6:	07da      	lsls	r2, r3, #31
 800b2c8:	d423      	bmi.n	800b312 <__lo0bits+0x56>
 800b2ca:	0798      	lsls	r0, r3, #30
 800b2cc:	bf49      	itett	mi
 800b2ce:	085b      	lsrmi	r3, r3, #1
 800b2d0:	089b      	lsrpl	r3, r3, #2
 800b2d2:	2001      	movmi	r0, #1
 800b2d4:	600b      	strmi	r3, [r1, #0]
 800b2d6:	bf5c      	itt	pl
 800b2d8:	600b      	strpl	r3, [r1, #0]
 800b2da:	2002      	movpl	r0, #2
 800b2dc:	4770      	bx	lr
 800b2de:	b298      	uxth	r0, r3
 800b2e0:	b9a8      	cbnz	r0, 800b30e <__lo0bits+0x52>
 800b2e2:	0c1b      	lsrs	r3, r3, #16
 800b2e4:	2010      	movs	r0, #16
 800b2e6:	b2da      	uxtb	r2, r3
 800b2e8:	b90a      	cbnz	r2, 800b2ee <__lo0bits+0x32>
 800b2ea:	3008      	adds	r0, #8
 800b2ec:	0a1b      	lsrs	r3, r3, #8
 800b2ee:	071a      	lsls	r2, r3, #28
 800b2f0:	bf04      	itt	eq
 800b2f2:	091b      	lsreq	r3, r3, #4
 800b2f4:	3004      	addeq	r0, #4
 800b2f6:	079a      	lsls	r2, r3, #30
 800b2f8:	bf04      	itt	eq
 800b2fa:	089b      	lsreq	r3, r3, #2
 800b2fc:	3002      	addeq	r0, #2
 800b2fe:	07da      	lsls	r2, r3, #31
 800b300:	d403      	bmi.n	800b30a <__lo0bits+0x4e>
 800b302:	085b      	lsrs	r3, r3, #1
 800b304:	f100 0001 	add.w	r0, r0, #1
 800b308:	d005      	beq.n	800b316 <__lo0bits+0x5a>
 800b30a:	600b      	str	r3, [r1, #0]
 800b30c:	4770      	bx	lr
 800b30e:	4610      	mov	r0, r2
 800b310:	e7e9      	b.n	800b2e6 <__lo0bits+0x2a>
 800b312:	2000      	movs	r0, #0
 800b314:	4770      	bx	lr
 800b316:	2020      	movs	r0, #32
 800b318:	4770      	bx	lr
	...

0800b31c <__i2b>:
 800b31c:	b510      	push	{r4, lr}
 800b31e:	460c      	mov	r4, r1
 800b320:	2101      	movs	r1, #1
 800b322:	f7ff ff03 	bl	800b12c <_Balloc>
 800b326:	4602      	mov	r2, r0
 800b328:	b928      	cbnz	r0, 800b336 <__i2b+0x1a>
 800b32a:	4b05      	ldr	r3, [pc, #20]	; (800b340 <__i2b+0x24>)
 800b32c:	4805      	ldr	r0, [pc, #20]	; (800b344 <__i2b+0x28>)
 800b32e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b332:	f000 fda1 	bl	800be78 <__assert_func>
 800b336:	2301      	movs	r3, #1
 800b338:	6144      	str	r4, [r0, #20]
 800b33a:	6103      	str	r3, [r0, #16]
 800b33c:	bd10      	pop	{r4, pc}
 800b33e:	bf00      	nop
 800b340:	0800c958 	.word	0x0800c958
 800b344:	0800c9cc 	.word	0x0800c9cc

0800b348 <__multiply>:
 800b348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	4691      	mov	r9, r2
 800b34e:	690a      	ldr	r2, [r1, #16]
 800b350:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b354:	429a      	cmp	r2, r3
 800b356:	bfb8      	it	lt
 800b358:	460b      	movlt	r3, r1
 800b35a:	460c      	mov	r4, r1
 800b35c:	bfbc      	itt	lt
 800b35e:	464c      	movlt	r4, r9
 800b360:	4699      	movlt	r9, r3
 800b362:	6927      	ldr	r7, [r4, #16]
 800b364:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b368:	68a3      	ldr	r3, [r4, #8]
 800b36a:	6861      	ldr	r1, [r4, #4]
 800b36c:	eb07 060a 	add.w	r6, r7, sl
 800b370:	42b3      	cmp	r3, r6
 800b372:	b085      	sub	sp, #20
 800b374:	bfb8      	it	lt
 800b376:	3101      	addlt	r1, #1
 800b378:	f7ff fed8 	bl	800b12c <_Balloc>
 800b37c:	b930      	cbnz	r0, 800b38c <__multiply+0x44>
 800b37e:	4602      	mov	r2, r0
 800b380:	4b44      	ldr	r3, [pc, #272]	; (800b494 <__multiply+0x14c>)
 800b382:	4845      	ldr	r0, [pc, #276]	; (800b498 <__multiply+0x150>)
 800b384:	f240 115d 	movw	r1, #349	; 0x15d
 800b388:	f000 fd76 	bl	800be78 <__assert_func>
 800b38c:	f100 0514 	add.w	r5, r0, #20
 800b390:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b394:	462b      	mov	r3, r5
 800b396:	2200      	movs	r2, #0
 800b398:	4543      	cmp	r3, r8
 800b39a:	d321      	bcc.n	800b3e0 <__multiply+0x98>
 800b39c:	f104 0314 	add.w	r3, r4, #20
 800b3a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b3a4:	f109 0314 	add.w	r3, r9, #20
 800b3a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b3ac:	9202      	str	r2, [sp, #8]
 800b3ae:	1b3a      	subs	r2, r7, r4
 800b3b0:	3a15      	subs	r2, #21
 800b3b2:	f022 0203 	bic.w	r2, r2, #3
 800b3b6:	3204      	adds	r2, #4
 800b3b8:	f104 0115 	add.w	r1, r4, #21
 800b3bc:	428f      	cmp	r7, r1
 800b3be:	bf38      	it	cc
 800b3c0:	2204      	movcc	r2, #4
 800b3c2:	9201      	str	r2, [sp, #4]
 800b3c4:	9a02      	ldr	r2, [sp, #8]
 800b3c6:	9303      	str	r3, [sp, #12]
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d80c      	bhi.n	800b3e6 <__multiply+0x9e>
 800b3cc:	2e00      	cmp	r6, #0
 800b3ce:	dd03      	ble.n	800b3d8 <__multiply+0x90>
 800b3d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d05a      	beq.n	800b48e <__multiply+0x146>
 800b3d8:	6106      	str	r6, [r0, #16]
 800b3da:	b005      	add	sp, #20
 800b3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e0:	f843 2b04 	str.w	r2, [r3], #4
 800b3e4:	e7d8      	b.n	800b398 <__multiply+0x50>
 800b3e6:	f8b3 a000 	ldrh.w	sl, [r3]
 800b3ea:	f1ba 0f00 	cmp.w	sl, #0
 800b3ee:	d024      	beq.n	800b43a <__multiply+0xf2>
 800b3f0:	f104 0e14 	add.w	lr, r4, #20
 800b3f4:	46a9      	mov	r9, r5
 800b3f6:	f04f 0c00 	mov.w	ip, #0
 800b3fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b3fe:	f8d9 1000 	ldr.w	r1, [r9]
 800b402:	fa1f fb82 	uxth.w	fp, r2
 800b406:	b289      	uxth	r1, r1
 800b408:	fb0a 110b 	mla	r1, sl, fp, r1
 800b40c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b410:	f8d9 2000 	ldr.w	r2, [r9]
 800b414:	4461      	add	r1, ip
 800b416:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b41a:	fb0a c20b 	mla	r2, sl, fp, ip
 800b41e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b422:	b289      	uxth	r1, r1
 800b424:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b428:	4577      	cmp	r7, lr
 800b42a:	f849 1b04 	str.w	r1, [r9], #4
 800b42e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b432:	d8e2      	bhi.n	800b3fa <__multiply+0xb2>
 800b434:	9a01      	ldr	r2, [sp, #4]
 800b436:	f845 c002 	str.w	ip, [r5, r2]
 800b43a:	9a03      	ldr	r2, [sp, #12]
 800b43c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b440:	3304      	adds	r3, #4
 800b442:	f1b9 0f00 	cmp.w	r9, #0
 800b446:	d020      	beq.n	800b48a <__multiply+0x142>
 800b448:	6829      	ldr	r1, [r5, #0]
 800b44a:	f104 0c14 	add.w	ip, r4, #20
 800b44e:	46ae      	mov	lr, r5
 800b450:	f04f 0a00 	mov.w	sl, #0
 800b454:	f8bc b000 	ldrh.w	fp, [ip]
 800b458:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b45c:	fb09 220b 	mla	r2, r9, fp, r2
 800b460:	4492      	add	sl, r2
 800b462:	b289      	uxth	r1, r1
 800b464:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b468:	f84e 1b04 	str.w	r1, [lr], #4
 800b46c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b470:	f8be 1000 	ldrh.w	r1, [lr]
 800b474:	0c12      	lsrs	r2, r2, #16
 800b476:	fb09 1102 	mla	r1, r9, r2, r1
 800b47a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b47e:	4567      	cmp	r7, ip
 800b480:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b484:	d8e6      	bhi.n	800b454 <__multiply+0x10c>
 800b486:	9a01      	ldr	r2, [sp, #4]
 800b488:	50a9      	str	r1, [r5, r2]
 800b48a:	3504      	adds	r5, #4
 800b48c:	e79a      	b.n	800b3c4 <__multiply+0x7c>
 800b48e:	3e01      	subs	r6, #1
 800b490:	e79c      	b.n	800b3cc <__multiply+0x84>
 800b492:	bf00      	nop
 800b494:	0800c958 	.word	0x0800c958
 800b498:	0800c9cc 	.word	0x0800c9cc

0800b49c <__pow5mult>:
 800b49c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4a0:	4615      	mov	r5, r2
 800b4a2:	f012 0203 	ands.w	r2, r2, #3
 800b4a6:	4606      	mov	r6, r0
 800b4a8:	460f      	mov	r7, r1
 800b4aa:	d007      	beq.n	800b4bc <__pow5mult+0x20>
 800b4ac:	4c25      	ldr	r4, [pc, #148]	; (800b544 <__pow5mult+0xa8>)
 800b4ae:	3a01      	subs	r2, #1
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b4b6:	f7ff fe9b 	bl	800b1f0 <__multadd>
 800b4ba:	4607      	mov	r7, r0
 800b4bc:	10ad      	asrs	r5, r5, #2
 800b4be:	d03d      	beq.n	800b53c <__pow5mult+0xa0>
 800b4c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b4c2:	b97c      	cbnz	r4, 800b4e4 <__pow5mult+0x48>
 800b4c4:	2010      	movs	r0, #16
 800b4c6:	f7fd fe07 	bl	80090d8 <malloc>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	6270      	str	r0, [r6, #36]	; 0x24
 800b4ce:	b928      	cbnz	r0, 800b4dc <__pow5mult+0x40>
 800b4d0:	4b1d      	ldr	r3, [pc, #116]	; (800b548 <__pow5mult+0xac>)
 800b4d2:	481e      	ldr	r0, [pc, #120]	; (800b54c <__pow5mult+0xb0>)
 800b4d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b4d8:	f000 fcce 	bl	800be78 <__assert_func>
 800b4dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b4e0:	6004      	str	r4, [r0, #0]
 800b4e2:	60c4      	str	r4, [r0, #12]
 800b4e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b4e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b4ec:	b94c      	cbnz	r4, 800b502 <__pow5mult+0x66>
 800b4ee:	f240 2171 	movw	r1, #625	; 0x271
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	f7ff ff12 	bl	800b31c <__i2b>
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	f8c8 0008 	str.w	r0, [r8, #8]
 800b4fe:	4604      	mov	r4, r0
 800b500:	6003      	str	r3, [r0, #0]
 800b502:	f04f 0900 	mov.w	r9, #0
 800b506:	07eb      	lsls	r3, r5, #31
 800b508:	d50a      	bpl.n	800b520 <__pow5mult+0x84>
 800b50a:	4639      	mov	r1, r7
 800b50c:	4622      	mov	r2, r4
 800b50e:	4630      	mov	r0, r6
 800b510:	f7ff ff1a 	bl	800b348 <__multiply>
 800b514:	4639      	mov	r1, r7
 800b516:	4680      	mov	r8, r0
 800b518:	4630      	mov	r0, r6
 800b51a:	f7ff fe47 	bl	800b1ac <_Bfree>
 800b51e:	4647      	mov	r7, r8
 800b520:	106d      	asrs	r5, r5, #1
 800b522:	d00b      	beq.n	800b53c <__pow5mult+0xa0>
 800b524:	6820      	ldr	r0, [r4, #0]
 800b526:	b938      	cbnz	r0, 800b538 <__pow5mult+0x9c>
 800b528:	4622      	mov	r2, r4
 800b52a:	4621      	mov	r1, r4
 800b52c:	4630      	mov	r0, r6
 800b52e:	f7ff ff0b 	bl	800b348 <__multiply>
 800b532:	6020      	str	r0, [r4, #0]
 800b534:	f8c0 9000 	str.w	r9, [r0]
 800b538:	4604      	mov	r4, r0
 800b53a:	e7e4      	b.n	800b506 <__pow5mult+0x6a>
 800b53c:	4638      	mov	r0, r7
 800b53e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b542:	bf00      	nop
 800b544:	0800cb18 	.word	0x0800cb18
 800b548:	0800c8e6 	.word	0x0800c8e6
 800b54c:	0800c9cc 	.word	0x0800c9cc

0800b550 <__lshift>:
 800b550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b554:	460c      	mov	r4, r1
 800b556:	6849      	ldr	r1, [r1, #4]
 800b558:	6923      	ldr	r3, [r4, #16]
 800b55a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b55e:	68a3      	ldr	r3, [r4, #8]
 800b560:	4607      	mov	r7, r0
 800b562:	4691      	mov	r9, r2
 800b564:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b568:	f108 0601 	add.w	r6, r8, #1
 800b56c:	42b3      	cmp	r3, r6
 800b56e:	db0b      	blt.n	800b588 <__lshift+0x38>
 800b570:	4638      	mov	r0, r7
 800b572:	f7ff fddb 	bl	800b12c <_Balloc>
 800b576:	4605      	mov	r5, r0
 800b578:	b948      	cbnz	r0, 800b58e <__lshift+0x3e>
 800b57a:	4602      	mov	r2, r0
 800b57c:	4b2a      	ldr	r3, [pc, #168]	; (800b628 <__lshift+0xd8>)
 800b57e:	482b      	ldr	r0, [pc, #172]	; (800b62c <__lshift+0xdc>)
 800b580:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b584:	f000 fc78 	bl	800be78 <__assert_func>
 800b588:	3101      	adds	r1, #1
 800b58a:	005b      	lsls	r3, r3, #1
 800b58c:	e7ee      	b.n	800b56c <__lshift+0x1c>
 800b58e:	2300      	movs	r3, #0
 800b590:	f100 0114 	add.w	r1, r0, #20
 800b594:	f100 0210 	add.w	r2, r0, #16
 800b598:	4618      	mov	r0, r3
 800b59a:	4553      	cmp	r3, sl
 800b59c:	db37      	blt.n	800b60e <__lshift+0xbe>
 800b59e:	6920      	ldr	r0, [r4, #16]
 800b5a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5a4:	f104 0314 	add.w	r3, r4, #20
 800b5a8:	f019 091f 	ands.w	r9, r9, #31
 800b5ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b5b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b5b4:	d02f      	beq.n	800b616 <__lshift+0xc6>
 800b5b6:	f1c9 0e20 	rsb	lr, r9, #32
 800b5ba:	468a      	mov	sl, r1
 800b5bc:	f04f 0c00 	mov.w	ip, #0
 800b5c0:	681a      	ldr	r2, [r3, #0]
 800b5c2:	fa02 f209 	lsl.w	r2, r2, r9
 800b5c6:	ea42 020c 	orr.w	r2, r2, ip
 800b5ca:	f84a 2b04 	str.w	r2, [sl], #4
 800b5ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5d2:	4298      	cmp	r0, r3
 800b5d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b5d8:	d8f2      	bhi.n	800b5c0 <__lshift+0x70>
 800b5da:	1b03      	subs	r3, r0, r4
 800b5dc:	3b15      	subs	r3, #21
 800b5de:	f023 0303 	bic.w	r3, r3, #3
 800b5e2:	3304      	adds	r3, #4
 800b5e4:	f104 0215 	add.w	r2, r4, #21
 800b5e8:	4290      	cmp	r0, r2
 800b5ea:	bf38      	it	cc
 800b5ec:	2304      	movcc	r3, #4
 800b5ee:	f841 c003 	str.w	ip, [r1, r3]
 800b5f2:	f1bc 0f00 	cmp.w	ip, #0
 800b5f6:	d001      	beq.n	800b5fc <__lshift+0xac>
 800b5f8:	f108 0602 	add.w	r6, r8, #2
 800b5fc:	3e01      	subs	r6, #1
 800b5fe:	4638      	mov	r0, r7
 800b600:	612e      	str	r6, [r5, #16]
 800b602:	4621      	mov	r1, r4
 800b604:	f7ff fdd2 	bl	800b1ac <_Bfree>
 800b608:	4628      	mov	r0, r5
 800b60a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b60e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b612:	3301      	adds	r3, #1
 800b614:	e7c1      	b.n	800b59a <__lshift+0x4a>
 800b616:	3904      	subs	r1, #4
 800b618:	f853 2b04 	ldr.w	r2, [r3], #4
 800b61c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b620:	4298      	cmp	r0, r3
 800b622:	d8f9      	bhi.n	800b618 <__lshift+0xc8>
 800b624:	e7ea      	b.n	800b5fc <__lshift+0xac>
 800b626:	bf00      	nop
 800b628:	0800c958 	.word	0x0800c958
 800b62c:	0800c9cc 	.word	0x0800c9cc

0800b630 <__mcmp>:
 800b630:	b530      	push	{r4, r5, lr}
 800b632:	6902      	ldr	r2, [r0, #16]
 800b634:	690c      	ldr	r4, [r1, #16]
 800b636:	1b12      	subs	r2, r2, r4
 800b638:	d10e      	bne.n	800b658 <__mcmp+0x28>
 800b63a:	f100 0314 	add.w	r3, r0, #20
 800b63e:	3114      	adds	r1, #20
 800b640:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b644:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b648:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b64c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b650:	42a5      	cmp	r5, r4
 800b652:	d003      	beq.n	800b65c <__mcmp+0x2c>
 800b654:	d305      	bcc.n	800b662 <__mcmp+0x32>
 800b656:	2201      	movs	r2, #1
 800b658:	4610      	mov	r0, r2
 800b65a:	bd30      	pop	{r4, r5, pc}
 800b65c:	4283      	cmp	r3, r0
 800b65e:	d3f3      	bcc.n	800b648 <__mcmp+0x18>
 800b660:	e7fa      	b.n	800b658 <__mcmp+0x28>
 800b662:	f04f 32ff 	mov.w	r2, #4294967295
 800b666:	e7f7      	b.n	800b658 <__mcmp+0x28>

0800b668 <__mdiff>:
 800b668:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b66c:	460c      	mov	r4, r1
 800b66e:	4606      	mov	r6, r0
 800b670:	4611      	mov	r1, r2
 800b672:	4620      	mov	r0, r4
 800b674:	4690      	mov	r8, r2
 800b676:	f7ff ffdb 	bl	800b630 <__mcmp>
 800b67a:	1e05      	subs	r5, r0, #0
 800b67c:	d110      	bne.n	800b6a0 <__mdiff+0x38>
 800b67e:	4629      	mov	r1, r5
 800b680:	4630      	mov	r0, r6
 800b682:	f7ff fd53 	bl	800b12c <_Balloc>
 800b686:	b930      	cbnz	r0, 800b696 <__mdiff+0x2e>
 800b688:	4b3a      	ldr	r3, [pc, #232]	; (800b774 <__mdiff+0x10c>)
 800b68a:	4602      	mov	r2, r0
 800b68c:	f240 2132 	movw	r1, #562	; 0x232
 800b690:	4839      	ldr	r0, [pc, #228]	; (800b778 <__mdiff+0x110>)
 800b692:	f000 fbf1 	bl	800be78 <__assert_func>
 800b696:	2301      	movs	r3, #1
 800b698:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b69c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a0:	bfa4      	itt	ge
 800b6a2:	4643      	movge	r3, r8
 800b6a4:	46a0      	movge	r8, r4
 800b6a6:	4630      	mov	r0, r6
 800b6a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b6ac:	bfa6      	itte	ge
 800b6ae:	461c      	movge	r4, r3
 800b6b0:	2500      	movge	r5, #0
 800b6b2:	2501      	movlt	r5, #1
 800b6b4:	f7ff fd3a 	bl	800b12c <_Balloc>
 800b6b8:	b920      	cbnz	r0, 800b6c4 <__mdiff+0x5c>
 800b6ba:	4b2e      	ldr	r3, [pc, #184]	; (800b774 <__mdiff+0x10c>)
 800b6bc:	4602      	mov	r2, r0
 800b6be:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b6c2:	e7e5      	b.n	800b690 <__mdiff+0x28>
 800b6c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b6c8:	6926      	ldr	r6, [r4, #16]
 800b6ca:	60c5      	str	r5, [r0, #12]
 800b6cc:	f104 0914 	add.w	r9, r4, #20
 800b6d0:	f108 0514 	add.w	r5, r8, #20
 800b6d4:	f100 0e14 	add.w	lr, r0, #20
 800b6d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b6dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b6e0:	f108 0210 	add.w	r2, r8, #16
 800b6e4:	46f2      	mov	sl, lr
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	f859 3b04 	ldr.w	r3, [r9], #4
 800b6ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b6f0:	fa1f f883 	uxth.w	r8, r3
 800b6f4:	fa11 f18b 	uxtah	r1, r1, fp
 800b6f8:	0c1b      	lsrs	r3, r3, #16
 800b6fa:	eba1 0808 	sub.w	r8, r1, r8
 800b6fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b702:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b706:	fa1f f888 	uxth.w	r8, r8
 800b70a:	1419      	asrs	r1, r3, #16
 800b70c:	454e      	cmp	r6, r9
 800b70e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b712:	f84a 3b04 	str.w	r3, [sl], #4
 800b716:	d8e7      	bhi.n	800b6e8 <__mdiff+0x80>
 800b718:	1b33      	subs	r3, r6, r4
 800b71a:	3b15      	subs	r3, #21
 800b71c:	f023 0303 	bic.w	r3, r3, #3
 800b720:	3304      	adds	r3, #4
 800b722:	3415      	adds	r4, #21
 800b724:	42a6      	cmp	r6, r4
 800b726:	bf38      	it	cc
 800b728:	2304      	movcc	r3, #4
 800b72a:	441d      	add	r5, r3
 800b72c:	4473      	add	r3, lr
 800b72e:	469e      	mov	lr, r3
 800b730:	462e      	mov	r6, r5
 800b732:	4566      	cmp	r6, ip
 800b734:	d30e      	bcc.n	800b754 <__mdiff+0xec>
 800b736:	f10c 0203 	add.w	r2, ip, #3
 800b73a:	1b52      	subs	r2, r2, r5
 800b73c:	f022 0203 	bic.w	r2, r2, #3
 800b740:	3d03      	subs	r5, #3
 800b742:	45ac      	cmp	ip, r5
 800b744:	bf38      	it	cc
 800b746:	2200      	movcc	r2, #0
 800b748:	441a      	add	r2, r3
 800b74a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b74e:	b17b      	cbz	r3, 800b770 <__mdiff+0x108>
 800b750:	6107      	str	r7, [r0, #16]
 800b752:	e7a3      	b.n	800b69c <__mdiff+0x34>
 800b754:	f856 8b04 	ldr.w	r8, [r6], #4
 800b758:	fa11 f288 	uxtah	r2, r1, r8
 800b75c:	1414      	asrs	r4, r2, #16
 800b75e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b762:	b292      	uxth	r2, r2
 800b764:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b768:	f84e 2b04 	str.w	r2, [lr], #4
 800b76c:	1421      	asrs	r1, r4, #16
 800b76e:	e7e0      	b.n	800b732 <__mdiff+0xca>
 800b770:	3f01      	subs	r7, #1
 800b772:	e7ea      	b.n	800b74a <__mdiff+0xe2>
 800b774:	0800c958 	.word	0x0800c958
 800b778:	0800c9cc 	.word	0x0800c9cc

0800b77c <__d2b>:
 800b77c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b780:	4689      	mov	r9, r1
 800b782:	2101      	movs	r1, #1
 800b784:	ec57 6b10 	vmov	r6, r7, d0
 800b788:	4690      	mov	r8, r2
 800b78a:	f7ff fccf 	bl	800b12c <_Balloc>
 800b78e:	4604      	mov	r4, r0
 800b790:	b930      	cbnz	r0, 800b7a0 <__d2b+0x24>
 800b792:	4602      	mov	r2, r0
 800b794:	4b25      	ldr	r3, [pc, #148]	; (800b82c <__d2b+0xb0>)
 800b796:	4826      	ldr	r0, [pc, #152]	; (800b830 <__d2b+0xb4>)
 800b798:	f240 310a 	movw	r1, #778	; 0x30a
 800b79c:	f000 fb6c 	bl	800be78 <__assert_func>
 800b7a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b7a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b7a8:	bb35      	cbnz	r5, 800b7f8 <__d2b+0x7c>
 800b7aa:	2e00      	cmp	r6, #0
 800b7ac:	9301      	str	r3, [sp, #4]
 800b7ae:	d028      	beq.n	800b802 <__d2b+0x86>
 800b7b0:	4668      	mov	r0, sp
 800b7b2:	9600      	str	r6, [sp, #0]
 800b7b4:	f7ff fd82 	bl	800b2bc <__lo0bits>
 800b7b8:	9900      	ldr	r1, [sp, #0]
 800b7ba:	b300      	cbz	r0, 800b7fe <__d2b+0x82>
 800b7bc:	9a01      	ldr	r2, [sp, #4]
 800b7be:	f1c0 0320 	rsb	r3, r0, #32
 800b7c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b7c6:	430b      	orrs	r3, r1
 800b7c8:	40c2      	lsrs	r2, r0
 800b7ca:	6163      	str	r3, [r4, #20]
 800b7cc:	9201      	str	r2, [sp, #4]
 800b7ce:	9b01      	ldr	r3, [sp, #4]
 800b7d0:	61a3      	str	r3, [r4, #24]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	bf14      	ite	ne
 800b7d6:	2202      	movne	r2, #2
 800b7d8:	2201      	moveq	r2, #1
 800b7da:	6122      	str	r2, [r4, #16]
 800b7dc:	b1d5      	cbz	r5, 800b814 <__d2b+0x98>
 800b7de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b7e2:	4405      	add	r5, r0
 800b7e4:	f8c9 5000 	str.w	r5, [r9]
 800b7e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b7ec:	f8c8 0000 	str.w	r0, [r8]
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	b003      	add	sp, #12
 800b7f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7fc:	e7d5      	b.n	800b7aa <__d2b+0x2e>
 800b7fe:	6161      	str	r1, [r4, #20]
 800b800:	e7e5      	b.n	800b7ce <__d2b+0x52>
 800b802:	a801      	add	r0, sp, #4
 800b804:	f7ff fd5a 	bl	800b2bc <__lo0bits>
 800b808:	9b01      	ldr	r3, [sp, #4]
 800b80a:	6163      	str	r3, [r4, #20]
 800b80c:	2201      	movs	r2, #1
 800b80e:	6122      	str	r2, [r4, #16]
 800b810:	3020      	adds	r0, #32
 800b812:	e7e3      	b.n	800b7dc <__d2b+0x60>
 800b814:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b818:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b81c:	f8c9 0000 	str.w	r0, [r9]
 800b820:	6918      	ldr	r0, [r3, #16]
 800b822:	f7ff fd2b 	bl	800b27c <__hi0bits>
 800b826:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b82a:	e7df      	b.n	800b7ec <__d2b+0x70>
 800b82c:	0800c958 	.word	0x0800c958
 800b830:	0800c9cc 	.word	0x0800c9cc

0800b834 <_calloc_r>:
 800b834:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b836:	fba1 2402 	umull	r2, r4, r1, r2
 800b83a:	b94c      	cbnz	r4, 800b850 <_calloc_r+0x1c>
 800b83c:	4611      	mov	r1, r2
 800b83e:	9201      	str	r2, [sp, #4]
 800b840:	f7fd fcd4 	bl	80091ec <_malloc_r>
 800b844:	9a01      	ldr	r2, [sp, #4]
 800b846:	4605      	mov	r5, r0
 800b848:	b930      	cbnz	r0, 800b858 <_calloc_r+0x24>
 800b84a:	4628      	mov	r0, r5
 800b84c:	b003      	add	sp, #12
 800b84e:	bd30      	pop	{r4, r5, pc}
 800b850:	220c      	movs	r2, #12
 800b852:	6002      	str	r2, [r0, #0]
 800b854:	2500      	movs	r5, #0
 800b856:	e7f8      	b.n	800b84a <_calloc_r+0x16>
 800b858:	4621      	mov	r1, r4
 800b85a:	f7fd fc53 	bl	8009104 <memset>
 800b85e:	e7f4      	b.n	800b84a <_calloc_r+0x16>

0800b860 <__ssputs_r>:
 800b860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b864:	688e      	ldr	r6, [r1, #8]
 800b866:	429e      	cmp	r6, r3
 800b868:	4682      	mov	sl, r0
 800b86a:	460c      	mov	r4, r1
 800b86c:	4690      	mov	r8, r2
 800b86e:	461f      	mov	r7, r3
 800b870:	d838      	bhi.n	800b8e4 <__ssputs_r+0x84>
 800b872:	898a      	ldrh	r2, [r1, #12]
 800b874:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b878:	d032      	beq.n	800b8e0 <__ssputs_r+0x80>
 800b87a:	6825      	ldr	r5, [r4, #0]
 800b87c:	6909      	ldr	r1, [r1, #16]
 800b87e:	eba5 0901 	sub.w	r9, r5, r1
 800b882:	6965      	ldr	r5, [r4, #20]
 800b884:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b888:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b88c:	3301      	adds	r3, #1
 800b88e:	444b      	add	r3, r9
 800b890:	106d      	asrs	r5, r5, #1
 800b892:	429d      	cmp	r5, r3
 800b894:	bf38      	it	cc
 800b896:	461d      	movcc	r5, r3
 800b898:	0553      	lsls	r3, r2, #21
 800b89a:	d531      	bpl.n	800b900 <__ssputs_r+0xa0>
 800b89c:	4629      	mov	r1, r5
 800b89e:	f7fd fca5 	bl	80091ec <_malloc_r>
 800b8a2:	4606      	mov	r6, r0
 800b8a4:	b950      	cbnz	r0, 800b8bc <__ssputs_r+0x5c>
 800b8a6:	230c      	movs	r3, #12
 800b8a8:	f8ca 3000 	str.w	r3, [sl]
 800b8ac:	89a3      	ldrh	r3, [r4, #12]
 800b8ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8b2:	81a3      	strh	r3, [r4, #12]
 800b8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8bc:	6921      	ldr	r1, [r4, #16]
 800b8be:	464a      	mov	r2, r9
 800b8c0:	f7fd fc12 	bl	80090e8 <memcpy>
 800b8c4:	89a3      	ldrh	r3, [r4, #12]
 800b8c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b8ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8ce:	81a3      	strh	r3, [r4, #12]
 800b8d0:	6126      	str	r6, [r4, #16]
 800b8d2:	6165      	str	r5, [r4, #20]
 800b8d4:	444e      	add	r6, r9
 800b8d6:	eba5 0509 	sub.w	r5, r5, r9
 800b8da:	6026      	str	r6, [r4, #0]
 800b8dc:	60a5      	str	r5, [r4, #8]
 800b8de:	463e      	mov	r6, r7
 800b8e0:	42be      	cmp	r6, r7
 800b8e2:	d900      	bls.n	800b8e6 <__ssputs_r+0x86>
 800b8e4:	463e      	mov	r6, r7
 800b8e6:	6820      	ldr	r0, [r4, #0]
 800b8e8:	4632      	mov	r2, r6
 800b8ea:	4641      	mov	r1, r8
 800b8ec:	f000 fb4a 	bl	800bf84 <memmove>
 800b8f0:	68a3      	ldr	r3, [r4, #8]
 800b8f2:	1b9b      	subs	r3, r3, r6
 800b8f4:	60a3      	str	r3, [r4, #8]
 800b8f6:	6823      	ldr	r3, [r4, #0]
 800b8f8:	4433      	add	r3, r6
 800b8fa:	6023      	str	r3, [r4, #0]
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	e7db      	b.n	800b8b8 <__ssputs_r+0x58>
 800b900:	462a      	mov	r2, r5
 800b902:	f000 fb59 	bl	800bfb8 <_realloc_r>
 800b906:	4606      	mov	r6, r0
 800b908:	2800      	cmp	r0, #0
 800b90a:	d1e1      	bne.n	800b8d0 <__ssputs_r+0x70>
 800b90c:	6921      	ldr	r1, [r4, #16]
 800b90e:	4650      	mov	r0, sl
 800b910:	f7fd fc00 	bl	8009114 <_free_r>
 800b914:	e7c7      	b.n	800b8a6 <__ssputs_r+0x46>
	...

0800b918 <_svfiprintf_r>:
 800b918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b91c:	4698      	mov	r8, r3
 800b91e:	898b      	ldrh	r3, [r1, #12]
 800b920:	061b      	lsls	r3, r3, #24
 800b922:	b09d      	sub	sp, #116	; 0x74
 800b924:	4607      	mov	r7, r0
 800b926:	460d      	mov	r5, r1
 800b928:	4614      	mov	r4, r2
 800b92a:	d50e      	bpl.n	800b94a <_svfiprintf_r+0x32>
 800b92c:	690b      	ldr	r3, [r1, #16]
 800b92e:	b963      	cbnz	r3, 800b94a <_svfiprintf_r+0x32>
 800b930:	2140      	movs	r1, #64	; 0x40
 800b932:	f7fd fc5b 	bl	80091ec <_malloc_r>
 800b936:	6028      	str	r0, [r5, #0]
 800b938:	6128      	str	r0, [r5, #16]
 800b93a:	b920      	cbnz	r0, 800b946 <_svfiprintf_r+0x2e>
 800b93c:	230c      	movs	r3, #12
 800b93e:	603b      	str	r3, [r7, #0]
 800b940:	f04f 30ff 	mov.w	r0, #4294967295
 800b944:	e0d1      	b.n	800baea <_svfiprintf_r+0x1d2>
 800b946:	2340      	movs	r3, #64	; 0x40
 800b948:	616b      	str	r3, [r5, #20]
 800b94a:	2300      	movs	r3, #0
 800b94c:	9309      	str	r3, [sp, #36]	; 0x24
 800b94e:	2320      	movs	r3, #32
 800b950:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b954:	f8cd 800c 	str.w	r8, [sp, #12]
 800b958:	2330      	movs	r3, #48	; 0x30
 800b95a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bb04 <_svfiprintf_r+0x1ec>
 800b95e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b962:	f04f 0901 	mov.w	r9, #1
 800b966:	4623      	mov	r3, r4
 800b968:	469a      	mov	sl, r3
 800b96a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b96e:	b10a      	cbz	r2, 800b974 <_svfiprintf_r+0x5c>
 800b970:	2a25      	cmp	r2, #37	; 0x25
 800b972:	d1f9      	bne.n	800b968 <_svfiprintf_r+0x50>
 800b974:	ebba 0b04 	subs.w	fp, sl, r4
 800b978:	d00b      	beq.n	800b992 <_svfiprintf_r+0x7a>
 800b97a:	465b      	mov	r3, fp
 800b97c:	4622      	mov	r2, r4
 800b97e:	4629      	mov	r1, r5
 800b980:	4638      	mov	r0, r7
 800b982:	f7ff ff6d 	bl	800b860 <__ssputs_r>
 800b986:	3001      	adds	r0, #1
 800b988:	f000 80aa 	beq.w	800bae0 <_svfiprintf_r+0x1c8>
 800b98c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b98e:	445a      	add	r2, fp
 800b990:	9209      	str	r2, [sp, #36]	; 0x24
 800b992:	f89a 3000 	ldrb.w	r3, [sl]
 800b996:	2b00      	cmp	r3, #0
 800b998:	f000 80a2 	beq.w	800bae0 <_svfiprintf_r+0x1c8>
 800b99c:	2300      	movs	r3, #0
 800b99e:	f04f 32ff 	mov.w	r2, #4294967295
 800b9a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9a6:	f10a 0a01 	add.w	sl, sl, #1
 800b9aa:	9304      	str	r3, [sp, #16]
 800b9ac:	9307      	str	r3, [sp, #28]
 800b9ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9b2:	931a      	str	r3, [sp, #104]	; 0x68
 800b9b4:	4654      	mov	r4, sl
 800b9b6:	2205      	movs	r2, #5
 800b9b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9bc:	4851      	ldr	r0, [pc, #324]	; (800bb04 <_svfiprintf_r+0x1ec>)
 800b9be:	f7f4 fbf7 	bl	80001b0 <memchr>
 800b9c2:	9a04      	ldr	r2, [sp, #16]
 800b9c4:	b9d8      	cbnz	r0, 800b9fe <_svfiprintf_r+0xe6>
 800b9c6:	06d0      	lsls	r0, r2, #27
 800b9c8:	bf44      	itt	mi
 800b9ca:	2320      	movmi	r3, #32
 800b9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9d0:	0711      	lsls	r1, r2, #28
 800b9d2:	bf44      	itt	mi
 800b9d4:	232b      	movmi	r3, #43	; 0x2b
 800b9d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9da:	f89a 3000 	ldrb.w	r3, [sl]
 800b9de:	2b2a      	cmp	r3, #42	; 0x2a
 800b9e0:	d015      	beq.n	800ba0e <_svfiprintf_r+0xf6>
 800b9e2:	9a07      	ldr	r2, [sp, #28]
 800b9e4:	4654      	mov	r4, sl
 800b9e6:	2000      	movs	r0, #0
 800b9e8:	f04f 0c0a 	mov.w	ip, #10
 800b9ec:	4621      	mov	r1, r4
 800b9ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9f2:	3b30      	subs	r3, #48	; 0x30
 800b9f4:	2b09      	cmp	r3, #9
 800b9f6:	d94e      	bls.n	800ba96 <_svfiprintf_r+0x17e>
 800b9f8:	b1b0      	cbz	r0, 800ba28 <_svfiprintf_r+0x110>
 800b9fa:	9207      	str	r2, [sp, #28]
 800b9fc:	e014      	b.n	800ba28 <_svfiprintf_r+0x110>
 800b9fe:	eba0 0308 	sub.w	r3, r0, r8
 800ba02:	fa09 f303 	lsl.w	r3, r9, r3
 800ba06:	4313      	orrs	r3, r2
 800ba08:	9304      	str	r3, [sp, #16]
 800ba0a:	46a2      	mov	sl, r4
 800ba0c:	e7d2      	b.n	800b9b4 <_svfiprintf_r+0x9c>
 800ba0e:	9b03      	ldr	r3, [sp, #12]
 800ba10:	1d19      	adds	r1, r3, #4
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	9103      	str	r1, [sp, #12]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	bfbb      	ittet	lt
 800ba1a:	425b      	neglt	r3, r3
 800ba1c:	f042 0202 	orrlt.w	r2, r2, #2
 800ba20:	9307      	strge	r3, [sp, #28]
 800ba22:	9307      	strlt	r3, [sp, #28]
 800ba24:	bfb8      	it	lt
 800ba26:	9204      	strlt	r2, [sp, #16]
 800ba28:	7823      	ldrb	r3, [r4, #0]
 800ba2a:	2b2e      	cmp	r3, #46	; 0x2e
 800ba2c:	d10c      	bne.n	800ba48 <_svfiprintf_r+0x130>
 800ba2e:	7863      	ldrb	r3, [r4, #1]
 800ba30:	2b2a      	cmp	r3, #42	; 0x2a
 800ba32:	d135      	bne.n	800baa0 <_svfiprintf_r+0x188>
 800ba34:	9b03      	ldr	r3, [sp, #12]
 800ba36:	1d1a      	adds	r2, r3, #4
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	9203      	str	r2, [sp, #12]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	bfb8      	it	lt
 800ba40:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba44:	3402      	adds	r4, #2
 800ba46:	9305      	str	r3, [sp, #20]
 800ba48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bb14 <_svfiprintf_r+0x1fc>
 800ba4c:	7821      	ldrb	r1, [r4, #0]
 800ba4e:	2203      	movs	r2, #3
 800ba50:	4650      	mov	r0, sl
 800ba52:	f7f4 fbad 	bl	80001b0 <memchr>
 800ba56:	b140      	cbz	r0, 800ba6a <_svfiprintf_r+0x152>
 800ba58:	2340      	movs	r3, #64	; 0x40
 800ba5a:	eba0 000a 	sub.w	r0, r0, sl
 800ba5e:	fa03 f000 	lsl.w	r0, r3, r0
 800ba62:	9b04      	ldr	r3, [sp, #16]
 800ba64:	4303      	orrs	r3, r0
 800ba66:	3401      	adds	r4, #1
 800ba68:	9304      	str	r3, [sp, #16]
 800ba6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba6e:	4826      	ldr	r0, [pc, #152]	; (800bb08 <_svfiprintf_r+0x1f0>)
 800ba70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba74:	2206      	movs	r2, #6
 800ba76:	f7f4 fb9b 	bl	80001b0 <memchr>
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	d038      	beq.n	800baf0 <_svfiprintf_r+0x1d8>
 800ba7e:	4b23      	ldr	r3, [pc, #140]	; (800bb0c <_svfiprintf_r+0x1f4>)
 800ba80:	bb1b      	cbnz	r3, 800baca <_svfiprintf_r+0x1b2>
 800ba82:	9b03      	ldr	r3, [sp, #12]
 800ba84:	3307      	adds	r3, #7
 800ba86:	f023 0307 	bic.w	r3, r3, #7
 800ba8a:	3308      	adds	r3, #8
 800ba8c:	9303      	str	r3, [sp, #12]
 800ba8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba90:	4433      	add	r3, r6
 800ba92:	9309      	str	r3, [sp, #36]	; 0x24
 800ba94:	e767      	b.n	800b966 <_svfiprintf_r+0x4e>
 800ba96:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba9a:	460c      	mov	r4, r1
 800ba9c:	2001      	movs	r0, #1
 800ba9e:	e7a5      	b.n	800b9ec <_svfiprintf_r+0xd4>
 800baa0:	2300      	movs	r3, #0
 800baa2:	3401      	adds	r4, #1
 800baa4:	9305      	str	r3, [sp, #20]
 800baa6:	4619      	mov	r1, r3
 800baa8:	f04f 0c0a 	mov.w	ip, #10
 800baac:	4620      	mov	r0, r4
 800baae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bab2:	3a30      	subs	r2, #48	; 0x30
 800bab4:	2a09      	cmp	r2, #9
 800bab6:	d903      	bls.n	800bac0 <_svfiprintf_r+0x1a8>
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d0c5      	beq.n	800ba48 <_svfiprintf_r+0x130>
 800babc:	9105      	str	r1, [sp, #20]
 800babe:	e7c3      	b.n	800ba48 <_svfiprintf_r+0x130>
 800bac0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bac4:	4604      	mov	r4, r0
 800bac6:	2301      	movs	r3, #1
 800bac8:	e7f0      	b.n	800baac <_svfiprintf_r+0x194>
 800baca:	ab03      	add	r3, sp, #12
 800bacc:	9300      	str	r3, [sp, #0]
 800bace:	462a      	mov	r2, r5
 800bad0:	4b0f      	ldr	r3, [pc, #60]	; (800bb10 <_svfiprintf_r+0x1f8>)
 800bad2:	a904      	add	r1, sp, #16
 800bad4:	4638      	mov	r0, r7
 800bad6:	f7fd fc9d 	bl	8009414 <_printf_float>
 800bada:	1c42      	adds	r2, r0, #1
 800badc:	4606      	mov	r6, r0
 800bade:	d1d6      	bne.n	800ba8e <_svfiprintf_r+0x176>
 800bae0:	89ab      	ldrh	r3, [r5, #12]
 800bae2:	065b      	lsls	r3, r3, #25
 800bae4:	f53f af2c 	bmi.w	800b940 <_svfiprintf_r+0x28>
 800bae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baea:	b01d      	add	sp, #116	; 0x74
 800baec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baf0:	ab03      	add	r3, sp, #12
 800baf2:	9300      	str	r3, [sp, #0]
 800baf4:	462a      	mov	r2, r5
 800baf6:	4b06      	ldr	r3, [pc, #24]	; (800bb10 <_svfiprintf_r+0x1f8>)
 800baf8:	a904      	add	r1, sp, #16
 800bafa:	4638      	mov	r0, r7
 800bafc:	f7fd ff2e 	bl	800995c <_printf_i>
 800bb00:	e7eb      	b.n	800bada <_svfiprintf_r+0x1c2>
 800bb02:	bf00      	nop
 800bb04:	0800cb24 	.word	0x0800cb24
 800bb08:	0800cb2e 	.word	0x0800cb2e
 800bb0c:	08009415 	.word	0x08009415
 800bb10:	0800b861 	.word	0x0800b861
 800bb14:	0800cb2a 	.word	0x0800cb2a

0800bb18 <__sfputc_r>:
 800bb18:	6893      	ldr	r3, [r2, #8]
 800bb1a:	3b01      	subs	r3, #1
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	b410      	push	{r4}
 800bb20:	6093      	str	r3, [r2, #8]
 800bb22:	da08      	bge.n	800bb36 <__sfputc_r+0x1e>
 800bb24:	6994      	ldr	r4, [r2, #24]
 800bb26:	42a3      	cmp	r3, r4
 800bb28:	db01      	blt.n	800bb2e <__sfputc_r+0x16>
 800bb2a:	290a      	cmp	r1, #10
 800bb2c:	d103      	bne.n	800bb36 <__sfputc_r+0x1e>
 800bb2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb32:	f7fe b991 	b.w	8009e58 <__swbuf_r>
 800bb36:	6813      	ldr	r3, [r2, #0]
 800bb38:	1c58      	adds	r0, r3, #1
 800bb3a:	6010      	str	r0, [r2, #0]
 800bb3c:	7019      	strb	r1, [r3, #0]
 800bb3e:	4608      	mov	r0, r1
 800bb40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb44:	4770      	bx	lr

0800bb46 <__sfputs_r>:
 800bb46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb48:	4606      	mov	r6, r0
 800bb4a:	460f      	mov	r7, r1
 800bb4c:	4614      	mov	r4, r2
 800bb4e:	18d5      	adds	r5, r2, r3
 800bb50:	42ac      	cmp	r4, r5
 800bb52:	d101      	bne.n	800bb58 <__sfputs_r+0x12>
 800bb54:	2000      	movs	r0, #0
 800bb56:	e007      	b.n	800bb68 <__sfputs_r+0x22>
 800bb58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb5c:	463a      	mov	r2, r7
 800bb5e:	4630      	mov	r0, r6
 800bb60:	f7ff ffda 	bl	800bb18 <__sfputc_r>
 800bb64:	1c43      	adds	r3, r0, #1
 800bb66:	d1f3      	bne.n	800bb50 <__sfputs_r+0xa>
 800bb68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb6c <_vfiprintf_r>:
 800bb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb70:	460d      	mov	r5, r1
 800bb72:	b09d      	sub	sp, #116	; 0x74
 800bb74:	4614      	mov	r4, r2
 800bb76:	4698      	mov	r8, r3
 800bb78:	4606      	mov	r6, r0
 800bb7a:	b118      	cbz	r0, 800bb84 <_vfiprintf_r+0x18>
 800bb7c:	6983      	ldr	r3, [r0, #24]
 800bb7e:	b90b      	cbnz	r3, 800bb84 <_vfiprintf_r+0x18>
 800bb80:	f7ff f9be 	bl	800af00 <__sinit>
 800bb84:	4b89      	ldr	r3, [pc, #548]	; (800bdac <_vfiprintf_r+0x240>)
 800bb86:	429d      	cmp	r5, r3
 800bb88:	d11b      	bne.n	800bbc2 <_vfiprintf_r+0x56>
 800bb8a:	6875      	ldr	r5, [r6, #4]
 800bb8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb8e:	07d9      	lsls	r1, r3, #31
 800bb90:	d405      	bmi.n	800bb9e <_vfiprintf_r+0x32>
 800bb92:	89ab      	ldrh	r3, [r5, #12]
 800bb94:	059a      	lsls	r2, r3, #22
 800bb96:	d402      	bmi.n	800bb9e <_vfiprintf_r+0x32>
 800bb98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb9a:	f7ff fa54 	bl	800b046 <__retarget_lock_acquire_recursive>
 800bb9e:	89ab      	ldrh	r3, [r5, #12]
 800bba0:	071b      	lsls	r3, r3, #28
 800bba2:	d501      	bpl.n	800bba8 <_vfiprintf_r+0x3c>
 800bba4:	692b      	ldr	r3, [r5, #16]
 800bba6:	b9eb      	cbnz	r3, 800bbe4 <_vfiprintf_r+0x78>
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4630      	mov	r0, r6
 800bbac:	f7fe f9a6 	bl	8009efc <__swsetup_r>
 800bbb0:	b1c0      	cbz	r0, 800bbe4 <_vfiprintf_r+0x78>
 800bbb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbb4:	07dc      	lsls	r4, r3, #31
 800bbb6:	d50e      	bpl.n	800bbd6 <_vfiprintf_r+0x6a>
 800bbb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbbc:	b01d      	add	sp, #116	; 0x74
 800bbbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbc2:	4b7b      	ldr	r3, [pc, #492]	; (800bdb0 <_vfiprintf_r+0x244>)
 800bbc4:	429d      	cmp	r5, r3
 800bbc6:	d101      	bne.n	800bbcc <_vfiprintf_r+0x60>
 800bbc8:	68b5      	ldr	r5, [r6, #8]
 800bbca:	e7df      	b.n	800bb8c <_vfiprintf_r+0x20>
 800bbcc:	4b79      	ldr	r3, [pc, #484]	; (800bdb4 <_vfiprintf_r+0x248>)
 800bbce:	429d      	cmp	r5, r3
 800bbd0:	bf08      	it	eq
 800bbd2:	68f5      	ldreq	r5, [r6, #12]
 800bbd4:	e7da      	b.n	800bb8c <_vfiprintf_r+0x20>
 800bbd6:	89ab      	ldrh	r3, [r5, #12]
 800bbd8:	0598      	lsls	r0, r3, #22
 800bbda:	d4ed      	bmi.n	800bbb8 <_vfiprintf_r+0x4c>
 800bbdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbde:	f7ff fa33 	bl	800b048 <__retarget_lock_release_recursive>
 800bbe2:	e7e9      	b.n	800bbb8 <_vfiprintf_r+0x4c>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	9309      	str	r3, [sp, #36]	; 0x24
 800bbe8:	2320      	movs	r3, #32
 800bbea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bbee:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbf2:	2330      	movs	r3, #48	; 0x30
 800bbf4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bdb8 <_vfiprintf_r+0x24c>
 800bbf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bbfc:	f04f 0901 	mov.w	r9, #1
 800bc00:	4623      	mov	r3, r4
 800bc02:	469a      	mov	sl, r3
 800bc04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc08:	b10a      	cbz	r2, 800bc0e <_vfiprintf_r+0xa2>
 800bc0a:	2a25      	cmp	r2, #37	; 0x25
 800bc0c:	d1f9      	bne.n	800bc02 <_vfiprintf_r+0x96>
 800bc0e:	ebba 0b04 	subs.w	fp, sl, r4
 800bc12:	d00b      	beq.n	800bc2c <_vfiprintf_r+0xc0>
 800bc14:	465b      	mov	r3, fp
 800bc16:	4622      	mov	r2, r4
 800bc18:	4629      	mov	r1, r5
 800bc1a:	4630      	mov	r0, r6
 800bc1c:	f7ff ff93 	bl	800bb46 <__sfputs_r>
 800bc20:	3001      	adds	r0, #1
 800bc22:	f000 80aa 	beq.w	800bd7a <_vfiprintf_r+0x20e>
 800bc26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc28:	445a      	add	r2, fp
 800bc2a:	9209      	str	r2, [sp, #36]	; 0x24
 800bc2c:	f89a 3000 	ldrb.w	r3, [sl]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	f000 80a2 	beq.w	800bd7a <_vfiprintf_r+0x20e>
 800bc36:	2300      	movs	r3, #0
 800bc38:	f04f 32ff 	mov.w	r2, #4294967295
 800bc3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc40:	f10a 0a01 	add.w	sl, sl, #1
 800bc44:	9304      	str	r3, [sp, #16]
 800bc46:	9307      	str	r3, [sp, #28]
 800bc48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc4c:	931a      	str	r3, [sp, #104]	; 0x68
 800bc4e:	4654      	mov	r4, sl
 800bc50:	2205      	movs	r2, #5
 800bc52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc56:	4858      	ldr	r0, [pc, #352]	; (800bdb8 <_vfiprintf_r+0x24c>)
 800bc58:	f7f4 faaa 	bl	80001b0 <memchr>
 800bc5c:	9a04      	ldr	r2, [sp, #16]
 800bc5e:	b9d8      	cbnz	r0, 800bc98 <_vfiprintf_r+0x12c>
 800bc60:	06d1      	lsls	r1, r2, #27
 800bc62:	bf44      	itt	mi
 800bc64:	2320      	movmi	r3, #32
 800bc66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc6a:	0713      	lsls	r3, r2, #28
 800bc6c:	bf44      	itt	mi
 800bc6e:	232b      	movmi	r3, #43	; 0x2b
 800bc70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc74:	f89a 3000 	ldrb.w	r3, [sl]
 800bc78:	2b2a      	cmp	r3, #42	; 0x2a
 800bc7a:	d015      	beq.n	800bca8 <_vfiprintf_r+0x13c>
 800bc7c:	9a07      	ldr	r2, [sp, #28]
 800bc7e:	4654      	mov	r4, sl
 800bc80:	2000      	movs	r0, #0
 800bc82:	f04f 0c0a 	mov.w	ip, #10
 800bc86:	4621      	mov	r1, r4
 800bc88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc8c:	3b30      	subs	r3, #48	; 0x30
 800bc8e:	2b09      	cmp	r3, #9
 800bc90:	d94e      	bls.n	800bd30 <_vfiprintf_r+0x1c4>
 800bc92:	b1b0      	cbz	r0, 800bcc2 <_vfiprintf_r+0x156>
 800bc94:	9207      	str	r2, [sp, #28]
 800bc96:	e014      	b.n	800bcc2 <_vfiprintf_r+0x156>
 800bc98:	eba0 0308 	sub.w	r3, r0, r8
 800bc9c:	fa09 f303 	lsl.w	r3, r9, r3
 800bca0:	4313      	orrs	r3, r2
 800bca2:	9304      	str	r3, [sp, #16]
 800bca4:	46a2      	mov	sl, r4
 800bca6:	e7d2      	b.n	800bc4e <_vfiprintf_r+0xe2>
 800bca8:	9b03      	ldr	r3, [sp, #12]
 800bcaa:	1d19      	adds	r1, r3, #4
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	9103      	str	r1, [sp, #12]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	bfbb      	ittet	lt
 800bcb4:	425b      	neglt	r3, r3
 800bcb6:	f042 0202 	orrlt.w	r2, r2, #2
 800bcba:	9307      	strge	r3, [sp, #28]
 800bcbc:	9307      	strlt	r3, [sp, #28]
 800bcbe:	bfb8      	it	lt
 800bcc0:	9204      	strlt	r2, [sp, #16]
 800bcc2:	7823      	ldrb	r3, [r4, #0]
 800bcc4:	2b2e      	cmp	r3, #46	; 0x2e
 800bcc6:	d10c      	bne.n	800bce2 <_vfiprintf_r+0x176>
 800bcc8:	7863      	ldrb	r3, [r4, #1]
 800bcca:	2b2a      	cmp	r3, #42	; 0x2a
 800bccc:	d135      	bne.n	800bd3a <_vfiprintf_r+0x1ce>
 800bcce:	9b03      	ldr	r3, [sp, #12]
 800bcd0:	1d1a      	adds	r2, r3, #4
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	9203      	str	r2, [sp, #12]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	bfb8      	it	lt
 800bcda:	f04f 33ff 	movlt.w	r3, #4294967295
 800bcde:	3402      	adds	r4, #2
 800bce0:	9305      	str	r3, [sp, #20]
 800bce2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bdc8 <_vfiprintf_r+0x25c>
 800bce6:	7821      	ldrb	r1, [r4, #0]
 800bce8:	2203      	movs	r2, #3
 800bcea:	4650      	mov	r0, sl
 800bcec:	f7f4 fa60 	bl	80001b0 <memchr>
 800bcf0:	b140      	cbz	r0, 800bd04 <_vfiprintf_r+0x198>
 800bcf2:	2340      	movs	r3, #64	; 0x40
 800bcf4:	eba0 000a 	sub.w	r0, r0, sl
 800bcf8:	fa03 f000 	lsl.w	r0, r3, r0
 800bcfc:	9b04      	ldr	r3, [sp, #16]
 800bcfe:	4303      	orrs	r3, r0
 800bd00:	3401      	adds	r4, #1
 800bd02:	9304      	str	r3, [sp, #16]
 800bd04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd08:	482c      	ldr	r0, [pc, #176]	; (800bdbc <_vfiprintf_r+0x250>)
 800bd0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd0e:	2206      	movs	r2, #6
 800bd10:	f7f4 fa4e 	bl	80001b0 <memchr>
 800bd14:	2800      	cmp	r0, #0
 800bd16:	d03f      	beq.n	800bd98 <_vfiprintf_r+0x22c>
 800bd18:	4b29      	ldr	r3, [pc, #164]	; (800bdc0 <_vfiprintf_r+0x254>)
 800bd1a:	bb1b      	cbnz	r3, 800bd64 <_vfiprintf_r+0x1f8>
 800bd1c:	9b03      	ldr	r3, [sp, #12]
 800bd1e:	3307      	adds	r3, #7
 800bd20:	f023 0307 	bic.w	r3, r3, #7
 800bd24:	3308      	adds	r3, #8
 800bd26:	9303      	str	r3, [sp, #12]
 800bd28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd2a:	443b      	add	r3, r7
 800bd2c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd2e:	e767      	b.n	800bc00 <_vfiprintf_r+0x94>
 800bd30:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd34:	460c      	mov	r4, r1
 800bd36:	2001      	movs	r0, #1
 800bd38:	e7a5      	b.n	800bc86 <_vfiprintf_r+0x11a>
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	3401      	adds	r4, #1
 800bd3e:	9305      	str	r3, [sp, #20]
 800bd40:	4619      	mov	r1, r3
 800bd42:	f04f 0c0a 	mov.w	ip, #10
 800bd46:	4620      	mov	r0, r4
 800bd48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd4c:	3a30      	subs	r2, #48	; 0x30
 800bd4e:	2a09      	cmp	r2, #9
 800bd50:	d903      	bls.n	800bd5a <_vfiprintf_r+0x1ee>
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d0c5      	beq.n	800bce2 <_vfiprintf_r+0x176>
 800bd56:	9105      	str	r1, [sp, #20]
 800bd58:	e7c3      	b.n	800bce2 <_vfiprintf_r+0x176>
 800bd5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd5e:	4604      	mov	r4, r0
 800bd60:	2301      	movs	r3, #1
 800bd62:	e7f0      	b.n	800bd46 <_vfiprintf_r+0x1da>
 800bd64:	ab03      	add	r3, sp, #12
 800bd66:	9300      	str	r3, [sp, #0]
 800bd68:	462a      	mov	r2, r5
 800bd6a:	4b16      	ldr	r3, [pc, #88]	; (800bdc4 <_vfiprintf_r+0x258>)
 800bd6c:	a904      	add	r1, sp, #16
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f7fd fb50 	bl	8009414 <_printf_float>
 800bd74:	4607      	mov	r7, r0
 800bd76:	1c78      	adds	r0, r7, #1
 800bd78:	d1d6      	bne.n	800bd28 <_vfiprintf_r+0x1bc>
 800bd7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd7c:	07d9      	lsls	r1, r3, #31
 800bd7e:	d405      	bmi.n	800bd8c <_vfiprintf_r+0x220>
 800bd80:	89ab      	ldrh	r3, [r5, #12]
 800bd82:	059a      	lsls	r2, r3, #22
 800bd84:	d402      	bmi.n	800bd8c <_vfiprintf_r+0x220>
 800bd86:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd88:	f7ff f95e 	bl	800b048 <__retarget_lock_release_recursive>
 800bd8c:	89ab      	ldrh	r3, [r5, #12]
 800bd8e:	065b      	lsls	r3, r3, #25
 800bd90:	f53f af12 	bmi.w	800bbb8 <_vfiprintf_r+0x4c>
 800bd94:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd96:	e711      	b.n	800bbbc <_vfiprintf_r+0x50>
 800bd98:	ab03      	add	r3, sp, #12
 800bd9a:	9300      	str	r3, [sp, #0]
 800bd9c:	462a      	mov	r2, r5
 800bd9e:	4b09      	ldr	r3, [pc, #36]	; (800bdc4 <_vfiprintf_r+0x258>)
 800bda0:	a904      	add	r1, sp, #16
 800bda2:	4630      	mov	r0, r6
 800bda4:	f7fd fdda 	bl	800995c <_printf_i>
 800bda8:	e7e4      	b.n	800bd74 <_vfiprintf_r+0x208>
 800bdaa:	bf00      	nop
 800bdac:	0800c98c 	.word	0x0800c98c
 800bdb0:	0800c9ac 	.word	0x0800c9ac
 800bdb4:	0800c96c 	.word	0x0800c96c
 800bdb8:	0800cb24 	.word	0x0800cb24
 800bdbc:	0800cb2e 	.word	0x0800cb2e
 800bdc0:	08009415 	.word	0x08009415
 800bdc4:	0800bb47 	.word	0x0800bb47
 800bdc8:	0800cb2a 	.word	0x0800cb2a

0800bdcc <__sread>:
 800bdcc:	b510      	push	{r4, lr}
 800bdce:	460c      	mov	r4, r1
 800bdd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdd4:	f000 f920 	bl	800c018 <_read_r>
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	bfab      	itete	ge
 800bddc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bdde:	89a3      	ldrhlt	r3, [r4, #12]
 800bde0:	181b      	addge	r3, r3, r0
 800bde2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bde6:	bfac      	ite	ge
 800bde8:	6563      	strge	r3, [r4, #84]	; 0x54
 800bdea:	81a3      	strhlt	r3, [r4, #12]
 800bdec:	bd10      	pop	{r4, pc}

0800bdee <__swrite>:
 800bdee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf2:	461f      	mov	r7, r3
 800bdf4:	898b      	ldrh	r3, [r1, #12]
 800bdf6:	05db      	lsls	r3, r3, #23
 800bdf8:	4605      	mov	r5, r0
 800bdfa:	460c      	mov	r4, r1
 800bdfc:	4616      	mov	r6, r2
 800bdfe:	d505      	bpl.n	800be0c <__swrite+0x1e>
 800be00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be04:	2302      	movs	r3, #2
 800be06:	2200      	movs	r2, #0
 800be08:	f000 f898 	bl	800bf3c <_lseek_r>
 800be0c:	89a3      	ldrh	r3, [r4, #12]
 800be0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be16:	81a3      	strh	r3, [r4, #12]
 800be18:	4632      	mov	r2, r6
 800be1a:	463b      	mov	r3, r7
 800be1c:	4628      	mov	r0, r5
 800be1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be22:	f000 b817 	b.w	800be54 <_write_r>

0800be26 <__sseek>:
 800be26:	b510      	push	{r4, lr}
 800be28:	460c      	mov	r4, r1
 800be2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be2e:	f000 f885 	bl	800bf3c <_lseek_r>
 800be32:	1c43      	adds	r3, r0, #1
 800be34:	89a3      	ldrh	r3, [r4, #12]
 800be36:	bf15      	itete	ne
 800be38:	6560      	strne	r0, [r4, #84]	; 0x54
 800be3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be42:	81a3      	strheq	r3, [r4, #12]
 800be44:	bf18      	it	ne
 800be46:	81a3      	strhne	r3, [r4, #12]
 800be48:	bd10      	pop	{r4, pc}

0800be4a <__sclose>:
 800be4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be4e:	f000 b831 	b.w	800beb4 <_close_r>
	...

0800be54 <_write_r>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	4d07      	ldr	r5, [pc, #28]	; (800be74 <_write_r+0x20>)
 800be58:	4604      	mov	r4, r0
 800be5a:	4608      	mov	r0, r1
 800be5c:	4611      	mov	r1, r2
 800be5e:	2200      	movs	r2, #0
 800be60:	602a      	str	r2, [r5, #0]
 800be62:	461a      	mov	r2, r3
 800be64:	f7f5 faa5 	bl	80013b2 <_write>
 800be68:	1c43      	adds	r3, r0, #1
 800be6a:	d102      	bne.n	800be72 <_write_r+0x1e>
 800be6c:	682b      	ldr	r3, [r5, #0]
 800be6e:	b103      	cbz	r3, 800be72 <_write_r+0x1e>
 800be70:	6023      	str	r3, [r4, #0]
 800be72:	bd38      	pop	{r3, r4, r5, pc}
 800be74:	20000518 	.word	0x20000518

0800be78 <__assert_func>:
 800be78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be7a:	4614      	mov	r4, r2
 800be7c:	461a      	mov	r2, r3
 800be7e:	4b09      	ldr	r3, [pc, #36]	; (800bea4 <__assert_func+0x2c>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	4605      	mov	r5, r0
 800be84:	68d8      	ldr	r0, [r3, #12]
 800be86:	b14c      	cbz	r4, 800be9c <__assert_func+0x24>
 800be88:	4b07      	ldr	r3, [pc, #28]	; (800bea8 <__assert_func+0x30>)
 800be8a:	9100      	str	r1, [sp, #0]
 800be8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be90:	4906      	ldr	r1, [pc, #24]	; (800beac <__assert_func+0x34>)
 800be92:	462b      	mov	r3, r5
 800be94:	f000 f81e 	bl	800bed4 <fiprintf>
 800be98:	f000 f8dd 	bl	800c056 <abort>
 800be9c:	4b04      	ldr	r3, [pc, #16]	; (800beb0 <__assert_func+0x38>)
 800be9e:	461c      	mov	r4, r3
 800bea0:	e7f3      	b.n	800be8a <__assert_func+0x12>
 800bea2:	bf00      	nop
 800bea4:	20000010 	.word	0x20000010
 800bea8:	0800cb35 	.word	0x0800cb35
 800beac:	0800cb42 	.word	0x0800cb42
 800beb0:	0800cb70 	.word	0x0800cb70

0800beb4 <_close_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	4d06      	ldr	r5, [pc, #24]	; (800bed0 <_close_r+0x1c>)
 800beb8:	2300      	movs	r3, #0
 800beba:	4604      	mov	r4, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	602b      	str	r3, [r5, #0]
 800bec0:	f7f6 f8b5 	bl	800202e <_close>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d102      	bne.n	800bece <_close_r+0x1a>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	b103      	cbz	r3, 800bece <_close_r+0x1a>
 800becc:	6023      	str	r3, [r4, #0]
 800bece:	bd38      	pop	{r3, r4, r5, pc}
 800bed0:	20000518 	.word	0x20000518

0800bed4 <fiprintf>:
 800bed4:	b40e      	push	{r1, r2, r3}
 800bed6:	b503      	push	{r0, r1, lr}
 800bed8:	4601      	mov	r1, r0
 800beda:	ab03      	add	r3, sp, #12
 800bedc:	4805      	ldr	r0, [pc, #20]	; (800bef4 <fiprintf+0x20>)
 800bede:	f853 2b04 	ldr.w	r2, [r3], #4
 800bee2:	6800      	ldr	r0, [r0, #0]
 800bee4:	9301      	str	r3, [sp, #4]
 800bee6:	f7ff fe41 	bl	800bb6c <_vfiprintf_r>
 800beea:	b002      	add	sp, #8
 800beec:	f85d eb04 	ldr.w	lr, [sp], #4
 800bef0:	b003      	add	sp, #12
 800bef2:	4770      	bx	lr
 800bef4:	20000010 	.word	0x20000010

0800bef8 <_fstat_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	4d07      	ldr	r5, [pc, #28]	; (800bf18 <_fstat_r+0x20>)
 800befc:	2300      	movs	r3, #0
 800befe:	4604      	mov	r4, r0
 800bf00:	4608      	mov	r0, r1
 800bf02:	4611      	mov	r1, r2
 800bf04:	602b      	str	r3, [r5, #0]
 800bf06:	f7f6 f89e 	bl	8002046 <_fstat>
 800bf0a:	1c43      	adds	r3, r0, #1
 800bf0c:	d102      	bne.n	800bf14 <_fstat_r+0x1c>
 800bf0e:	682b      	ldr	r3, [r5, #0]
 800bf10:	b103      	cbz	r3, 800bf14 <_fstat_r+0x1c>
 800bf12:	6023      	str	r3, [r4, #0]
 800bf14:	bd38      	pop	{r3, r4, r5, pc}
 800bf16:	bf00      	nop
 800bf18:	20000518 	.word	0x20000518

0800bf1c <_isatty_r>:
 800bf1c:	b538      	push	{r3, r4, r5, lr}
 800bf1e:	4d06      	ldr	r5, [pc, #24]	; (800bf38 <_isatty_r+0x1c>)
 800bf20:	2300      	movs	r3, #0
 800bf22:	4604      	mov	r4, r0
 800bf24:	4608      	mov	r0, r1
 800bf26:	602b      	str	r3, [r5, #0]
 800bf28:	f7f6 f89d 	bl	8002066 <_isatty>
 800bf2c:	1c43      	adds	r3, r0, #1
 800bf2e:	d102      	bne.n	800bf36 <_isatty_r+0x1a>
 800bf30:	682b      	ldr	r3, [r5, #0]
 800bf32:	b103      	cbz	r3, 800bf36 <_isatty_r+0x1a>
 800bf34:	6023      	str	r3, [r4, #0]
 800bf36:	bd38      	pop	{r3, r4, r5, pc}
 800bf38:	20000518 	.word	0x20000518

0800bf3c <_lseek_r>:
 800bf3c:	b538      	push	{r3, r4, r5, lr}
 800bf3e:	4d07      	ldr	r5, [pc, #28]	; (800bf5c <_lseek_r+0x20>)
 800bf40:	4604      	mov	r4, r0
 800bf42:	4608      	mov	r0, r1
 800bf44:	4611      	mov	r1, r2
 800bf46:	2200      	movs	r2, #0
 800bf48:	602a      	str	r2, [r5, #0]
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	f7f6 f896 	bl	800207c <_lseek>
 800bf50:	1c43      	adds	r3, r0, #1
 800bf52:	d102      	bne.n	800bf5a <_lseek_r+0x1e>
 800bf54:	682b      	ldr	r3, [r5, #0]
 800bf56:	b103      	cbz	r3, 800bf5a <_lseek_r+0x1e>
 800bf58:	6023      	str	r3, [r4, #0]
 800bf5a:	bd38      	pop	{r3, r4, r5, pc}
 800bf5c:	20000518 	.word	0x20000518

0800bf60 <__ascii_mbtowc>:
 800bf60:	b082      	sub	sp, #8
 800bf62:	b901      	cbnz	r1, 800bf66 <__ascii_mbtowc+0x6>
 800bf64:	a901      	add	r1, sp, #4
 800bf66:	b142      	cbz	r2, 800bf7a <__ascii_mbtowc+0x1a>
 800bf68:	b14b      	cbz	r3, 800bf7e <__ascii_mbtowc+0x1e>
 800bf6a:	7813      	ldrb	r3, [r2, #0]
 800bf6c:	600b      	str	r3, [r1, #0]
 800bf6e:	7812      	ldrb	r2, [r2, #0]
 800bf70:	1e10      	subs	r0, r2, #0
 800bf72:	bf18      	it	ne
 800bf74:	2001      	movne	r0, #1
 800bf76:	b002      	add	sp, #8
 800bf78:	4770      	bx	lr
 800bf7a:	4610      	mov	r0, r2
 800bf7c:	e7fb      	b.n	800bf76 <__ascii_mbtowc+0x16>
 800bf7e:	f06f 0001 	mvn.w	r0, #1
 800bf82:	e7f8      	b.n	800bf76 <__ascii_mbtowc+0x16>

0800bf84 <memmove>:
 800bf84:	4288      	cmp	r0, r1
 800bf86:	b510      	push	{r4, lr}
 800bf88:	eb01 0402 	add.w	r4, r1, r2
 800bf8c:	d902      	bls.n	800bf94 <memmove+0x10>
 800bf8e:	4284      	cmp	r4, r0
 800bf90:	4623      	mov	r3, r4
 800bf92:	d807      	bhi.n	800bfa4 <memmove+0x20>
 800bf94:	1e43      	subs	r3, r0, #1
 800bf96:	42a1      	cmp	r1, r4
 800bf98:	d008      	beq.n	800bfac <memmove+0x28>
 800bf9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bfa2:	e7f8      	b.n	800bf96 <memmove+0x12>
 800bfa4:	4402      	add	r2, r0
 800bfa6:	4601      	mov	r1, r0
 800bfa8:	428a      	cmp	r2, r1
 800bfaa:	d100      	bne.n	800bfae <memmove+0x2a>
 800bfac:	bd10      	pop	{r4, pc}
 800bfae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bfb6:	e7f7      	b.n	800bfa8 <memmove+0x24>

0800bfb8 <_realloc_r>:
 800bfb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfbc:	4680      	mov	r8, r0
 800bfbe:	4614      	mov	r4, r2
 800bfc0:	460e      	mov	r6, r1
 800bfc2:	b921      	cbnz	r1, 800bfce <_realloc_r+0x16>
 800bfc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc8:	4611      	mov	r1, r2
 800bfca:	f7fd b90f 	b.w	80091ec <_malloc_r>
 800bfce:	b92a      	cbnz	r2, 800bfdc <_realloc_r+0x24>
 800bfd0:	f7fd f8a0 	bl	8009114 <_free_r>
 800bfd4:	4625      	mov	r5, r4
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfdc:	f000 f842 	bl	800c064 <_malloc_usable_size_r>
 800bfe0:	4284      	cmp	r4, r0
 800bfe2:	4607      	mov	r7, r0
 800bfe4:	d802      	bhi.n	800bfec <_realloc_r+0x34>
 800bfe6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bfea:	d812      	bhi.n	800c012 <_realloc_r+0x5a>
 800bfec:	4621      	mov	r1, r4
 800bfee:	4640      	mov	r0, r8
 800bff0:	f7fd f8fc 	bl	80091ec <_malloc_r>
 800bff4:	4605      	mov	r5, r0
 800bff6:	2800      	cmp	r0, #0
 800bff8:	d0ed      	beq.n	800bfd6 <_realloc_r+0x1e>
 800bffa:	42bc      	cmp	r4, r7
 800bffc:	4622      	mov	r2, r4
 800bffe:	4631      	mov	r1, r6
 800c000:	bf28      	it	cs
 800c002:	463a      	movcs	r2, r7
 800c004:	f7fd f870 	bl	80090e8 <memcpy>
 800c008:	4631      	mov	r1, r6
 800c00a:	4640      	mov	r0, r8
 800c00c:	f7fd f882 	bl	8009114 <_free_r>
 800c010:	e7e1      	b.n	800bfd6 <_realloc_r+0x1e>
 800c012:	4635      	mov	r5, r6
 800c014:	e7df      	b.n	800bfd6 <_realloc_r+0x1e>
	...

0800c018 <_read_r>:
 800c018:	b538      	push	{r3, r4, r5, lr}
 800c01a:	4d07      	ldr	r5, [pc, #28]	; (800c038 <_read_r+0x20>)
 800c01c:	4604      	mov	r4, r0
 800c01e:	4608      	mov	r0, r1
 800c020:	4611      	mov	r1, r2
 800c022:	2200      	movs	r2, #0
 800c024:	602a      	str	r2, [r5, #0]
 800c026:	461a      	mov	r2, r3
 800c028:	f7f5 ffe4 	bl	8001ff4 <_read>
 800c02c:	1c43      	adds	r3, r0, #1
 800c02e:	d102      	bne.n	800c036 <_read_r+0x1e>
 800c030:	682b      	ldr	r3, [r5, #0]
 800c032:	b103      	cbz	r3, 800c036 <_read_r+0x1e>
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	bd38      	pop	{r3, r4, r5, pc}
 800c038:	20000518 	.word	0x20000518

0800c03c <__ascii_wctomb>:
 800c03c:	b149      	cbz	r1, 800c052 <__ascii_wctomb+0x16>
 800c03e:	2aff      	cmp	r2, #255	; 0xff
 800c040:	bf85      	ittet	hi
 800c042:	238a      	movhi	r3, #138	; 0x8a
 800c044:	6003      	strhi	r3, [r0, #0]
 800c046:	700a      	strbls	r2, [r1, #0]
 800c048:	f04f 30ff 	movhi.w	r0, #4294967295
 800c04c:	bf98      	it	ls
 800c04e:	2001      	movls	r0, #1
 800c050:	4770      	bx	lr
 800c052:	4608      	mov	r0, r1
 800c054:	4770      	bx	lr

0800c056 <abort>:
 800c056:	b508      	push	{r3, lr}
 800c058:	2006      	movs	r0, #6
 800c05a:	f000 f833 	bl	800c0c4 <raise>
 800c05e:	2001      	movs	r0, #1
 800c060:	f7f5 ffbe 	bl	8001fe0 <_exit>

0800c064 <_malloc_usable_size_r>:
 800c064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c068:	1f18      	subs	r0, r3, #4
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	bfbc      	itt	lt
 800c06e:	580b      	ldrlt	r3, [r1, r0]
 800c070:	18c0      	addlt	r0, r0, r3
 800c072:	4770      	bx	lr

0800c074 <_raise_r>:
 800c074:	291f      	cmp	r1, #31
 800c076:	b538      	push	{r3, r4, r5, lr}
 800c078:	4604      	mov	r4, r0
 800c07a:	460d      	mov	r5, r1
 800c07c:	d904      	bls.n	800c088 <_raise_r+0x14>
 800c07e:	2316      	movs	r3, #22
 800c080:	6003      	str	r3, [r0, #0]
 800c082:	f04f 30ff 	mov.w	r0, #4294967295
 800c086:	bd38      	pop	{r3, r4, r5, pc}
 800c088:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c08a:	b112      	cbz	r2, 800c092 <_raise_r+0x1e>
 800c08c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c090:	b94b      	cbnz	r3, 800c0a6 <_raise_r+0x32>
 800c092:	4620      	mov	r0, r4
 800c094:	f000 f830 	bl	800c0f8 <_getpid_r>
 800c098:	462a      	mov	r2, r5
 800c09a:	4601      	mov	r1, r0
 800c09c:	4620      	mov	r0, r4
 800c09e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0a2:	f000 b817 	b.w	800c0d4 <_kill_r>
 800c0a6:	2b01      	cmp	r3, #1
 800c0a8:	d00a      	beq.n	800c0c0 <_raise_r+0x4c>
 800c0aa:	1c59      	adds	r1, r3, #1
 800c0ac:	d103      	bne.n	800c0b6 <_raise_r+0x42>
 800c0ae:	2316      	movs	r3, #22
 800c0b0:	6003      	str	r3, [r0, #0]
 800c0b2:	2001      	movs	r0, #1
 800c0b4:	e7e7      	b.n	800c086 <_raise_r+0x12>
 800c0b6:	2400      	movs	r4, #0
 800c0b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0bc:	4628      	mov	r0, r5
 800c0be:	4798      	blx	r3
 800c0c0:	2000      	movs	r0, #0
 800c0c2:	e7e0      	b.n	800c086 <_raise_r+0x12>

0800c0c4 <raise>:
 800c0c4:	4b02      	ldr	r3, [pc, #8]	; (800c0d0 <raise+0xc>)
 800c0c6:	4601      	mov	r1, r0
 800c0c8:	6818      	ldr	r0, [r3, #0]
 800c0ca:	f7ff bfd3 	b.w	800c074 <_raise_r>
 800c0ce:	bf00      	nop
 800c0d0:	20000010 	.word	0x20000010

0800c0d4 <_kill_r>:
 800c0d4:	b538      	push	{r3, r4, r5, lr}
 800c0d6:	4d07      	ldr	r5, [pc, #28]	; (800c0f4 <_kill_r+0x20>)
 800c0d8:	2300      	movs	r3, #0
 800c0da:	4604      	mov	r4, r0
 800c0dc:	4608      	mov	r0, r1
 800c0de:	4611      	mov	r1, r2
 800c0e0:	602b      	str	r3, [r5, #0]
 800c0e2:	f7f5 ff6d 	bl	8001fc0 <_kill>
 800c0e6:	1c43      	adds	r3, r0, #1
 800c0e8:	d102      	bne.n	800c0f0 <_kill_r+0x1c>
 800c0ea:	682b      	ldr	r3, [r5, #0]
 800c0ec:	b103      	cbz	r3, 800c0f0 <_kill_r+0x1c>
 800c0ee:	6023      	str	r3, [r4, #0]
 800c0f0:	bd38      	pop	{r3, r4, r5, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20000518 	.word	0x20000518

0800c0f8 <_getpid_r>:
 800c0f8:	f7f5 bf5a 	b.w	8001fb0 <_getpid>
 800c0fc:	0000      	movs	r0, r0
	...

0800c100 <log>:
 800c100:	b538      	push	{r3, r4, r5, lr}
 800c102:	ed2d 8b02 	vpush	{d8}
 800c106:	ec55 4b10 	vmov	r4, r5, d0
 800c10a:	f000 f839 	bl	800c180 <__ieee754_log>
 800c10e:	4622      	mov	r2, r4
 800c110:	462b      	mov	r3, r5
 800c112:	4620      	mov	r0, r4
 800c114:	4629      	mov	r1, r5
 800c116:	eeb0 8a40 	vmov.f32	s16, s0
 800c11a:	eef0 8a60 	vmov.f32	s17, s1
 800c11e:	f7f4 fced 	bl	8000afc <__aeabi_dcmpun>
 800c122:	b998      	cbnz	r0, 800c14c <log+0x4c>
 800c124:	2200      	movs	r2, #0
 800c126:	2300      	movs	r3, #0
 800c128:	4620      	mov	r0, r4
 800c12a:	4629      	mov	r1, r5
 800c12c:	f7f4 fcdc 	bl	8000ae8 <__aeabi_dcmpgt>
 800c130:	b960      	cbnz	r0, 800c14c <log+0x4c>
 800c132:	2200      	movs	r2, #0
 800c134:	2300      	movs	r3, #0
 800c136:	4620      	mov	r0, r4
 800c138:	4629      	mov	r1, r5
 800c13a:	f7f4 fcad 	bl	8000a98 <__aeabi_dcmpeq>
 800c13e:	b160      	cbz	r0, 800c15a <log+0x5a>
 800c140:	f7fc ffa0 	bl	8009084 <__errno>
 800c144:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800c170 <log+0x70>
 800c148:	2322      	movs	r3, #34	; 0x22
 800c14a:	6003      	str	r3, [r0, #0]
 800c14c:	eeb0 0a48 	vmov.f32	s0, s16
 800c150:	eef0 0a68 	vmov.f32	s1, s17
 800c154:	ecbd 8b02 	vpop	{d8}
 800c158:	bd38      	pop	{r3, r4, r5, pc}
 800c15a:	f7fc ff93 	bl	8009084 <__errno>
 800c15e:	ecbd 8b02 	vpop	{d8}
 800c162:	2321      	movs	r3, #33	; 0x21
 800c164:	6003      	str	r3, [r0, #0]
 800c166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c16a:	4803      	ldr	r0, [pc, #12]	; (800c178 <log+0x78>)
 800c16c:	f000 b9c4 	b.w	800c4f8 <nan>
 800c170:	00000000 	.word	0x00000000
 800c174:	fff00000 	.word	0xfff00000
 800c178:	0800cb70 	.word	0x0800cb70
 800c17c:	00000000 	.word	0x00000000

0800c180 <__ieee754_log>:
 800c180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c184:	ec51 0b10 	vmov	r0, r1, d0
 800c188:	ed2d 8b04 	vpush	{d8-d9}
 800c18c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c190:	b083      	sub	sp, #12
 800c192:	460d      	mov	r5, r1
 800c194:	da29      	bge.n	800c1ea <__ieee754_log+0x6a>
 800c196:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c19a:	4303      	orrs	r3, r0
 800c19c:	ee10 2a10 	vmov	r2, s0
 800c1a0:	d10c      	bne.n	800c1bc <__ieee754_log+0x3c>
 800c1a2:	49cf      	ldr	r1, [pc, #828]	; (800c4e0 <__ieee754_log+0x360>)
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	2000      	movs	r0, #0
 800c1aa:	f7f4 fb37 	bl	800081c <__aeabi_ddiv>
 800c1ae:	ec41 0b10 	vmov	d0, r0, r1
 800c1b2:	b003      	add	sp, #12
 800c1b4:	ecbd 8b04 	vpop	{d8-d9}
 800c1b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1bc:	2900      	cmp	r1, #0
 800c1be:	da05      	bge.n	800c1cc <__ieee754_log+0x4c>
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	f7f4 f849 	bl	8000258 <__aeabi_dsub>
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	e7ee      	b.n	800c1aa <__ieee754_log+0x2a>
 800c1cc:	4bc5      	ldr	r3, [pc, #788]	; (800c4e4 <__ieee754_log+0x364>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f7f4 f9fa 	bl	80005c8 <__aeabi_dmul>
 800c1d4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800c1d8:	460d      	mov	r5, r1
 800c1da:	4ac3      	ldr	r2, [pc, #780]	; (800c4e8 <__ieee754_log+0x368>)
 800c1dc:	4295      	cmp	r5, r2
 800c1de:	dd06      	ble.n	800c1ee <__ieee754_log+0x6e>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	460b      	mov	r3, r1
 800c1e4:	f7f4 f83a 	bl	800025c <__adddf3>
 800c1e8:	e7e1      	b.n	800c1ae <__ieee754_log+0x2e>
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	e7f5      	b.n	800c1da <__ieee754_log+0x5a>
 800c1ee:	152c      	asrs	r4, r5, #20
 800c1f0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c1f4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c1f8:	441c      	add	r4, r3
 800c1fa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800c1fe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800c202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c206:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800c20a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800c20e:	ea42 0105 	orr.w	r1, r2, r5
 800c212:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800c216:	2200      	movs	r2, #0
 800c218:	4bb4      	ldr	r3, [pc, #720]	; (800c4ec <__ieee754_log+0x36c>)
 800c21a:	f7f4 f81d 	bl	8000258 <__aeabi_dsub>
 800c21e:	1cab      	adds	r3, r5, #2
 800c220:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c224:	2b02      	cmp	r3, #2
 800c226:	4682      	mov	sl, r0
 800c228:	468b      	mov	fp, r1
 800c22a:	f04f 0200 	mov.w	r2, #0
 800c22e:	dc53      	bgt.n	800c2d8 <__ieee754_log+0x158>
 800c230:	2300      	movs	r3, #0
 800c232:	f7f4 fc31 	bl	8000a98 <__aeabi_dcmpeq>
 800c236:	b1d0      	cbz	r0, 800c26e <__ieee754_log+0xee>
 800c238:	2c00      	cmp	r4, #0
 800c23a:	f000 8122 	beq.w	800c482 <__ieee754_log+0x302>
 800c23e:	4620      	mov	r0, r4
 800c240:	f7f4 f958 	bl	80004f4 <__aeabi_i2d>
 800c244:	a390      	add	r3, pc, #576	; (adr r3, 800c488 <__ieee754_log+0x308>)
 800c246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24a:	4606      	mov	r6, r0
 800c24c:	460f      	mov	r7, r1
 800c24e:	f7f4 f9bb 	bl	80005c8 <__aeabi_dmul>
 800c252:	a38f      	add	r3, pc, #572	; (adr r3, 800c490 <__ieee754_log+0x310>)
 800c254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c258:	4604      	mov	r4, r0
 800c25a:	460d      	mov	r5, r1
 800c25c:	4630      	mov	r0, r6
 800c25e:	4639      	mov	r1, r7
 800c260:	f7f4 f9b2 	bl	80005c8 <__aeabi_dmul>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4620      	mov	r0, r4
 800c26a:	4629      	mov	r1, r5
 800c26c:	e7ba      	b.n	800c1e4 <__ieee754_log+0x64>
 800c26e:	a38a      	add	r3, pc, #552	; (adr r3, 800c498 <__ieee754_log+0x318>)
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	4650      	mov	r0, sl
 800c276:	4659      	mov	r1, fp
 800c278:	f7f4 f9a6 	bl	80005c8 <__aeabi_dmul>
 800c27c:	4602      	mov	r2, r0
 800c27e:	460b      	mov	r3, r1
 800c280:	2000      	movs	r0, #0
 800c282:	499b      	ldr	r1, [pc, #620]	; (800c4f0 <__ieee754_log+0x370>)
 800c284:	f7f3 ffe8 	bl	8000258 <__aeabi_dsub>
 800c288:	4652      	mov	r2, sl
 800c28a:	4606      	mov	r6, r0
 800c28c:	460f      	mov	r7, r1
 800c28e:	465b      	mov	r3, fp
 800c290:	4650      	mov	r0, sl
 800c292:	4659      	mov	r1, fp
 800c294:	f7f4 f998 	bl	80005c8 <__aeabi_dmul>
 800c298:	4602      	mov	r2, r0
 800c29a:	460b      	mov	r3, r1
 800c29c:	4630      	mov	r0, r6
 800c29e:	4639      	mov	r1, r7
 800c2a0:	f7f4 f992 	bl	80005c8 <__aeabi_dmul>
 800c2a4:	4606      	mov	r6, r0
 800c2a6:	460f      	mov	r7, r1
 800c2a8:	b914      	cbnz	r4, 800c2b0 <__ieee754_log+0x130>
 800c2aa:	4632      	mov	r2, r6
 800c2ac:	463b      	mov	r3, r7
 800c2ae:	e0a2      	b.n	800c3f6 <__ieee754_log+0x276>
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	f7f4 f91f 	bl	80004f4 <__aeabi_i2d>
 800c2b6:	a374      	add	r3, pc, #464	; (adr r3, 800c488 <__ieee754_log+0x308>)
 800c2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2bc:	4680      	mov	r8, r0
 800c2be:	4689      	mov	r9, r1
 800c2c0:	f7f4 f982 	bl	80005c8 <__aeabi_dmul>
 800c2c4:	a372      	add	r3, pc, #456	; (adr r3, 800c490 <__ieee754_log+0x310>)
 800c2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	460d      	mov	r5, r1
 800c2ce:	4640      	mov	r0, r8
 800c2d0:	4649      	mov	r1, r9
 800c2d2:	f7f4 f979 	bl	80005c8 <__aeabi_dmul>
 800c2d6:	e0a7      	b.n	800c428 <__ieee754_log+0x2a8>
 800c2d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c2dc:	f7f3 ffbe 	bl	800025c <__adddf3>
 800c2e0:	4602      	mov	r2, r0
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	4650      	mov	r0, sl
 800c2e6:	4659      	mov	r1, fp
 800c2e8:	f7f4 fa98 	bl	800081c <__aeabi_ddiv>
 800c2ec:	ec41 0b18 	vmov	d8, r0, r1
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f7f4 f8ff 	bl	80004f4 <__aeabi_i2d>
 800c2f6:	ec53 2b18 	vmov	r2, r3, d8
 800c2fa:	ec41 0b19 	vmov	d9, r0, r1
 800c2fe:	ec51 0b18 	vmov	r0, r1, d8
 800c302:	f7f4 f961 	bl	80005c8 <__aeabi_dmul>
 800c306:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800c30a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800c30e:	9301      	str	r3, [sp, #4]
 800c310:	4602      	mov	r2, r0
 800c312:	460b      	mov	r3, r1
 800c314:	4680      	mov	r8, r0
 800c316:	4689      	mov	r9, r1
 800c318:	f7f4 f956 	bl	80005c8 <__aeabi_dmul>
 800c31c:	a360      	add	r3, pc, #384	; (adr r3, 800c4a0 <__ieee754_log+0x320>)
 800c31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c322:	4606      	mov	r6, r0
 800c324:	460f      	mov	r7, r1
 800c326:	f7f4 f94f 	bl	80005c8 <__aeabi_dmul>
 800c32a:	a35f      	add	r3, pc, #380	; (adr r3, 800c4a8 <__ieee754_log+0x328>)
 800c32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c330:	f7f3 ff94 	bl	800025c <__adddf3>
 800c334:	4632      	mov	r2, r6
 800c336:	463b      	mov	r3, r7
 800c338:	f7f4 f946 	bl	80005c8 <__aeabi_dmul>
 800c33c:	a35c      	add	r3, pc, #368	; (adr r3, 800c4b0 <__ieee754_log+0x330>)
 800c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c342:	f7f3 ff8b 	bl	800025c <__adddf3>
 800c346:	4632      	mov	r2, r6
 800c348:	463b      	mov	r3, r7
 800c34a:	f7f4 f93d 	bl	80005c8 <__aeabi_dmul>
 800c34e:	a35a      	add	r3, pc, #360	; (adr r3, 800c4b8 <__ieee754_log+0x338>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	f7f3 ff82 	bl	800025c <__adddf3>
 800c358:	4642      	mov	r2, r8
 800c35a:	464b      	mov	r3, r9
 800c35c:	f7f4 f934 	bl	80005c8 <__aeabi_dmul>
 800c360:	a357      	add	r3, pc, #348	; (adr r3, 800c4c0 <__ieee754_log+0x340>)
 800c362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c366:	4680      	mov	r8, r0
 800c368:	4689      	mov	r9, r1
 800c36a:	4630      	mov	r0, r6
 800c36c:	4639      	mov	r1, r7
 800c36e:	f7f4 f92b 	bl	80005c8 <__aeabi_dmul>
 800c372:	a355      	add	r3, pc, #340	; (adr r3, 800c4c8 <__ieee754_log+0x348>)
 800c374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c378:	f7f3 ff70 	bl	800025c <__adddf3>
 800c37c:	4632      	mov	r2, r6
 800c37e:	463b      	mov	r3, r7
 800c380:	f7f4 f922 	bl	80005c8 <__aeabi_dmul>
 800c384:	a352      	add	r3, pc, #328	; (adr r3, 800c4d0 <__ieee754_log+0x350>)
 800c386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38a:	f7f3 ff67 	bl	800025c <__adddf3>
 800c38e:	4632      	mov	r2, r6
 800c390:	463b      	mov	r3, r7
 800c392:	f7f4 f919 	bl	80005c8 <__aeabi_dmul>
 800c396:	460b      	mov	r3, r1
 800c398:	4602      	mov	r2, r0
 800c39a:	4649      	mov	r1, r9
 800c39c:	4640      	mov	r0, r8
 800c39e:	f7f3 ff5d 	bl	800025c <__adddf3>
 800c3a2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800c3a6:	9b01      	ldr	r3, [sp, #4]
 800c3a8:	3551      	adds	r5, #81	; 0x51
 800c3aa:	431d      	orrs	r5, r3
 800c3ac:	2d00      	cmp	r5, #0
 800c3ae:	4680      	mov	r8, r0
 800c3b0:	4689      	mov	r9, r1
 800c3b2:	dd48      	ble.n	800c446 <__ieee754_log+0x2c6>
 800c3b4:	4b4e      	ldr	r3, [pc, #312]	; (800c4f0 <__ieee754_log+0x370>)
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	4650      	mov	r0, sl
 800c3ba:	4659      	mov	r1, fp
 800c3bc:	f7f4 f904 	bl	80005c8 <__aeabi_dmul>
 800c3c0:	4652      	mov	r2, sl
 800c3c2:	465b      	mov	r3, fp
 800c3c4:	f7f4 f900 	bl	80005c8 <__aeabi_dmul>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	4606      	mov	r6, r0
 800c3ce:	460f      	mov	r7, r1
 800c3d0:	4640      	mov	r0, r8
 800c3d2:	4649      	mov	r1, r9
 800c3d4:	f7f3 ff42 	bl	800025c <__adddf3>
 800c3d8:	ec53 2b18 	vmov	r2, r3, d8
 800c3dc:	f7f4 f8f4 	bl	80005c8 <__aeabi_dmul>
 800c3e0:	4680      	mov	r8, r0
 800c3e2:	4689      	mov	r9, r1
 800c3e4:	b964      	cbnz	r4, 800c400 <__ieee754_log+0x280>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	460b      	mov	r3, r1
 800c3ea:	4630      	mov	r0, r6
 800c3ec:	4639      	mov	r1, r7
 800c3ee:	f7f3 ff33 	bl	8000258 <__aeabi_dsub>
 800c3f2:	4602      	mov	r2, r0
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	4650      	mov	r0, sl
 800c3f8:	4659      	mov	r1, fp
 800c3fa:	f7f3 ff2d 	bl	8000258 <__aeabi_dsub>
 800c3fe:	e6d6      	b.n	800c1ae <__ieee754_log+0x2e>
 800c400:	a321      	add	r3, pc, #132	; (adr r3, 800c488 <__ieee754_log+0x308>)
 800c402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c406:	ec51 0b19 	vmov	r0, r1, d9
 800c40a:	f7f4 f8dd 	bl	80005c8 <__aeabi_dmul>
 800c40e:	a320      	add	r3, pc, #128	; (adr r3, 800c490 <__ieee754_log+0x310>)
 800c410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c414:	4604      	mov	r4, r0
 800c416:	460d      	mov	r5, r1
 800c418:	ec51 0b19 	vmov	r0, r1, d9
 800c41c:	f7f4 f8d4 	bl	80005c8 <__aeabi_dmul>
 800c420:	4642      	mov	r2, r8
 800c422:	464b      	mov	r3, r9
 800c424:	f7f3 ff1a 	bl	800025c <__adddf3>
 800c428:	4602      	mov	r2, r0
 800c42a:	460b      	mov	r3, r1
 800c42c:	4630      	mov	r0, r6
 800c42e:	4639      	mov	r1, r7
 800c430:	f7f3 ff12 	bl	8000258 <__aeabi_dsub>
 800c434:	4652      	mov	r2, sl
 800c436:	465b      	mov	r3, fp
 800c438:	f7f3 ff0e 	bl	8000258 <__aeabi_dsub>
 800c43c:	4602      	mov	r2, r0
 800c43e:	460b      	mov	r3, r1
 800c440:	4620      	mov	r0, r4
 800c442:	4629      	mov	r1, r5
 800c444:	e7d9      	b.n	800c3fa <__ieee754_log+0x27a>
 800c446:	4602      	mov	r2, r0
 800c448:	460b      	mov	r3, r1
 800c44a:	4650      	mov	r0, sl
 800c44c:	4659      	mov	r1, fp
 800c44e:	f7f3 ff03 	bl	8000258 <__aeabi_dsub>
 800c452:	ec53 2b18 	vmov	r2, r3, d8
 800c456:	f7f4 f8b7 	bl	80005c8 <__aeabi_dmul>
 800c45a:	4606      	mov	r6, r0
 800c45c:	460f      	mov	r7, r1
 800c45e:	2c00      	cmp	r4, #0
 800c460:	f43f af23 	beq.w	800c2aa <__ieee754_log+0x12a>
 800c464:	a308      	add	r3, pc, #32	; (adr r3, 800c488 <__ieee754_log+0x308>)
 800c466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46a:	ec51 0b19 	vmov	r0, r1, d9
 800c46e:	f7f4 f8ab 	bl	80005c8 <__aeabi_dmul>
 800c472:	a307      	add	r3, pc, #28	; (adr r3, 800c490 <__ieee754_log+0x310>)
 800c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c478:	4604      	mov	r4, r0
 800c47a:	460d      	mov	r5, r1
 800c47c:	ec51 0b19 	vmov	r0, r1, d9
 800c480:	e727      	b.n	800c2d2 <__ieee754_log+0x152>
 800c482:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800c4d8 <__ieee754_log+0x358>
 800c486:	e694      	b.n	800c1b2 <__ieee754_log+0x32>
 800c488:	fee00000 	.word	0xfee00000
 800c48c:	3fe62e42 	.word	0x3fe62e42
 800c490:	35793c76 	.word	0x35793c76
 800c494:	3dea39ef 	.word	0x3dea39ef
 800c498:	55555555 	.word	0x55555555
 800c49c:	3fd55555 	.word	0x3fd55555
 800c4a0:	df3e5244 	.word	0xdf3e5244
 800c4a4:	3fc2f112 	.word	0x3fc2f112
 800c4a8:	96cb03de 	.word	0x96cb03de
 800c4ac:	3fc74664 	.word	0x3fc74664
 800c4b0:	94229359 	.word	0x94229359
 800c4b4:	3fd24924 	.word	0x3fd24924
 800c4b8:	55555593 	.word	0x55555593
 800c4bc:	3fe55555 	.word	0x3fe55555
 800c4c0:	d078c69f 	.word	0xd078c69f
 800c4c4:	3fc39a09 	.word	0x3fc39a09
 800c4c8:	1d8e78af 	.word	0x1d8e78af
 800c4cc:	3fcc71c5 	.word	0x3fcc71c5
 800c4d0:	9997fa04 	.word	0x9997fa04
 800c4d4:	3fd99999 	.word	0x3fd99999
	...
 800c4e0:	c3500000 	.word	0xc3500000
 800c4e4:	43500000 	.word	0x43500000
 800c4e8:	7fefffff 	.word	0x7fefffff
 800c4ec:	3ff00000 	.word	0x3ff00000
 800c4f0:	3fe00000 	.word	0x3fe00000
 800c4f4:	00000000 	.word	0x00000000

0800c4f8 <nan>:
 800c4f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c500 <nan+0x8>
 800c4fc:	4770      	bx	lr
 800c4fe:	bf00      	nop
 800c500:	00000000 	.word	0x00000000
 800c504:	7ff80000 	.word	0x7ff80000

0800c508 <_init>:
 800c508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50a:	bf00      	nop
 800c50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c50e:	bc08      	pop	{r3}
 800c510:	469e      	mov	lr, r3
 800c512:	4770      	bx	lr

0800c514 <_fini>:
 800c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c516:	bf00      	nop
 800c518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51a:	bc08      	pop	{r3}
 800c51c:	469e      	mov	lr, r3
 800c51e:	4770      	bx	lr
