; ModuleID = '/llk/IR_all_yes/drivers/pci/controller/pcie-rockchip.c_pt.bc'
source_filename = "../drivers/pci/controller/pcie-rockchip.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_parse_dt\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_parse_dt\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_parse_dt\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_parse_dt:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_parse_dt\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_parse_dt:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_init_port\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_init_port\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_init_port\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_init_port:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_init_port\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_init_port:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_get_phys\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_get_phys\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_get_phys\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_get_phys:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_get_phys\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_get_phys:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_deinit_phys\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_deinit_phys\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_deinit_phys\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_deinit_phys:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_deinit_phys\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_deinit_phys:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_enable_clocks\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_enable_clocks\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_enable_clocks\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_enable_clocks:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_enable_clocks\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_enable_clocks:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_disable_clocks\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_disable_clocks\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_disable_clocks\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_disable_clocks:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_disable_clocks\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_disable_clocks:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_pcie_cfg_configuration_accesses\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_pcie_cfg_configuration_accesses\09\09\09\09"
module asm "\09.long\09__crc_rockchip_pcie_cfg_configuration_accesses\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_pcie_cfg_configuration_accesses:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_pcie_cfg_configuration_accesses\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_pcie_cfg_configuration_accesses:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.atomic_t = type { i32 }
%struct.rockchip_pcie = type { ptr, ptr, i8, [4 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i8, i32, ptr, ptr, i32, ptr, i32, i8, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.list_head = type { ptr, ptr }

@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"axi-base\00", [23 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"mem-base\00", [23 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"apb-base\00", [23 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"num-lanes\00", [22 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.4, ptr @.str.5, ptr @.str.6, i32 62, ptr @.str.7, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"invalid num-lanes, default to use one lane\0A\00", [52 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"rockchip_pcie_parse_dt\00", [41 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"drivers/pci/controller/pcie-rockchip.c\00", [57 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr = internal global ptr @rockchip_pcie_parse_dt._entry, section ".printk_index", align 4
@.str.9 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"core\00", [27 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.10 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.11, ptr @.str.5, ptr @.str.6, i32 73, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"missing core reset property in node\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.13 = internal global ptr @rockchip_pcie_parse_dt._entry.10, section ".printk_index", align 4
@.str.14 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"mgmt\00", [27 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.15 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.16, ptr @.str.5, ptr @.str.6, i32 80, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"missing mgmt reset property in node\0A\00", [59 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.17 = internal global ptr @rockchip_pcie_parse_dt._entry.15, section ".printk_index", align 4
@.str.18 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"mgmt-sticky\00", [20 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.19 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.5, ptr @.str.6, i32 88, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"missing mgmt-sticky reset property in node\0A\00", [52 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.21 = internal global ptr @rockchip_pcie_parse_dt._entry.19, section ".printk_index", align 4
@.str.22 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"pipe\00", [27 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.23 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.24, ptr @.str.5, ptr @.str.6, i32 95, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"missing pipe reset property in node\0A\00", [59 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.25 = internal global ptr @rockchip_pcie_parse_dt._entry.23, section ".printk_index", align 4
@.str.26 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"pm\00", [29 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.27 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.28, ptr @.str.5, ptr @.str.6, i32 102, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"missing pm reset property in node\0A\00", [61 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.29 = internal global ptr @rockchip_pcie_parse_dt._entry.27, section ".printk_index", align 4
@.str.30 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"pclk\00", [27 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.31 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.32, ptr @.str.5, ptr @.str.6, i32 109, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"missing pclk reset property in node\0A\00", [59 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.33 = internal global ptr @rockchip_pcie_parse_dt._entry.31, section ".printk_index", align 4
@.str.34 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"aclk\00", [27 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.35 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.36, ptr @.str.5, ptr @.str.6, i32 116, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"missing aclk reset property in node\0A\00", [59 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.37 = internal global ptr @rockchip_pcie_parse_dt._entry.35, section ".printk_index", align 4
@.str.38 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"ep\00", [29 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"failed to get ep GPIO\0A\00", [41 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.40 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.41, ptr @.str.5, ptr @.str.6, i32 130, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"aclk clock not found\0A\00", [42 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.42 = internal global ptr @rockchip_pcie_parse_dt._entry.40, section ".printk_index", align 4
@.str.43 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"aclk-perf\00", [22 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.44 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.45, ptr @.str.5, ptr @.str.6, i32 136, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"aclk_perf clock not found\0A\00", [37 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.46 = internal global ptr @rockchip_pcie_parse_dt._entry.44, section ".printk_index", align 4
@.str.47 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"hclk\00", [27 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry.48 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.49, ptr @.str.5, ptr @.str.6, i32 142, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"hclk clock not found\0A\00", [42 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.50 = internal global ptr @rockchip_pcie_parse_dt._entry.48, section ".printk_index", align 4
@rockchip_pcie_parse_dt._entry.51 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.52, ptr @.str.5, ptr @.str.6, i32 148, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.52 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"pm clock not found\0A\00", [44 x i8] zeroinitializer }, align 32
@rockchip_pcie_parse_dt._entry_ptr.53 = internal global ptr @rockchip_pcie_parse_dt._entry.51, section ".printk_index", align 4
@__kstrtab_rockchip_pcie_parse_dt = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_parse_dt = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_parse_dt = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_parse_dt to i32), ptr @__kstrtab_rockchip_pcie_parse_dt, ptr @__kstrtabns_rockchip_pcie_parse_dt }, section "___ksymtab_gpl+rockchip_pcie_parse_dt", align 4
@rockchip_pcie_init_port._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.54, ptr @.str.55, ptr @.str.6, i32 164, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"assert aclk_rst err %d\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.55 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"rockchip_pcie_init_port\00", [40 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr = internal global ptr @rockchip_pcie_init_port._entry, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.56 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.57, ptr @.str.55, ptr @.str.6, i32 170, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"assert pclk_rst err %d\0A\00", [40 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.58 = internal global ptr @rockchip_pcie_init_port._entry.56, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.59 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.60, ptr @.str.55, ptr @.str.6, i32 176, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.60 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"assert pm_rst err %d\0A\00", [42 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.61 = internal global ptr @rockchip_pcie_init_port._entry.59, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.62 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.63, ptr @.str.55, ptr @.str.6, i32 183, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.63 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"init phy%d err %d\0A\00", [45 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.64 = internal global ptr @rockchip_pcie_init_port._entry.62, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.65 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.66, ptr @.str.55, ptr @.str.6, i32 190, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.66 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"assert core_rst err %d\0A\00", [40 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.67 = internal global ptr @rockchip_pcie_init_port._entry.65, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.68 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.69, ptr @.str.55, ptr @.str.6, i32 196, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.69 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"assert mgmt_rst err %d\0A\00", [40 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.70 = internal global ptr @rockchip_pcie_init_port._entry.68, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.71 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.72, ptr @.str.55, ptr @.str.6, i32 202, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.72 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"assert mgmt_sticky_rst err %d\0A\00", [33 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.73 = internal global ptr @rockchip_pcie_init_port._entry.71, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.74 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.75, ptr @.str.55, ptr @.str.6, i32 208, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.75 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"assert pipe_rst err %d\0A\00", [40 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.76 = internal global ptr @rockchip_pcie_init_port._entry.74, section ".printk_index", align 4
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@rockchip_pcie_init_port._entry.77 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.78, ptr @.str.55, ptr @.str.6, i32 216, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.78 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"deassert pm_rst err %d\0A\00", [40 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.79 = internal global ptr @rockchip_pcie_init_port._entry.77, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.80 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.81, ptr @.str.55, ptr @.str.6, i32 222, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.81 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"deassert aclk_rst err %d\0A\00", [38 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.82 = internal global ptr @rockchip_pcie_init_port._entry.80, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.83 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.84, ptr @.str.55, ptr @.str.6, i32 228, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.84 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"deassert pclk_rst err %d\0A\00", [38 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.85 = internal global ptr @rockchip_pcie_init_port._entry.83, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.86 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.87, ptr @.str.55, ptr @.str.6, i32 252, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"power on phy%d err %d\0A\00", [41 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.88 = internal global ptr @rockchip_pcie_init_port._entry.86, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.89 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.90, ptr @.str.55, ptr @.str.6, i32 263, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.90 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"deassert mgmt_sticky_rst err %d\0A\00", [63 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.91 = internal global ptr @rockchip_pcie_init_port._entry.89, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.92 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.93, ptr @.str.55, ptr @.str.6, i32 269, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.93 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"deassert core_rst err %d\0A\00", [38 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.94 = internal global ptr @rockchip_pcie_init_port._entry.92, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.95 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.96, ptr @.str.55, ptr @.str.6, i32 275, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.96 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"deassert mgmt_rst err %d\0A\00", [38 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.97 = internal global ptr @rockchip_pcie_init_port._entry.95, section ".printk_index", align 4
@rockchip_pcie_init_port._entry.98 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.99, ptr @.str.55, ptr @.str.6, i32 281, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.99 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"deassert pipe_rst err %d\0A\00", [38 x i8] zeroinitializer }, align 32
@rockchip_pcie_init_port._entry_ptr.100 = internal global ptr @rockchip_pcie_init_port._entry.98, section ".printk_index", align 4
@__kstrtab_rockchip_pcie_init_port = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_init_port = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_init_port = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_init_port to i32), ptr @__kstrtab_rockchip_pcie_init_port, ptr @__kstrtabns_rockchip_pcie_init_port }, section "___ksymtab_gpl+rockchip_pcie_init_port", align 4
@.str.101 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"pcie-phy\00", [23 x i8] zeroinitializer }, align 32
@rockchip_pcie_get_phys._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.102, ptr @.str.103, ptr @.str.6, i32 308, ptr @.str.7, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.102 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"legacy phy model is deprecated!\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.103 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"rockchip_pcie_get_phys\00", [41 x i8] zeroinitializer }, align 32
@rockchip_pcie_get_phys._entry_ptr = internal global ptr @rockchip_pcie_get_phys._entry, section ".printk_index", align 4
@rockchip_pcie_get_phys.__UNIQUE_ID_ddebug293 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.104, ptr @.str.103, ptr @.str.6, ptr @.str.105, i8 0, i8 78, i8 -64, i8 64, { { { %struct.atomic_t, { ptr } } } } { { { %struct.atomic_t, { ptr } } } { { %struct.atomic_t, { ptr } } { %struct.atomic_t { i32 1 }, { ptr } { ptr inttoptr (i32 1 to ptr) } } } }, [4 x i8] undef }, section "__dyndbg", align 8
@.str.104 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"pcie_rockchip\00", [18 x i8] zeroinitializer }, align 32
@.str.105 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"missing legacy phy; search for per-lane PHY\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.106 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pcie-phy-%u\00", [20 x i8] zeroinitializer }, align 32
@rockchip_pcie_get_phys._entry.107 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.108, ptr @.str.103, ptr @.str.6, i32 328, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.108 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"missing phy for lane %d: %ld\0A\00", [34 x i8] zeroinitializer }, align 32
@rockchip_pcie_get_phys._entry_ptr.109 = internal global ptr @rockchip_pcie_get_phys._entry.107, section ".printk_index", align 4
@__kstrtab_rockchip_pcie_get_phys = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_get_phys = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_get_phys = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_get_phys to i32), ptr @__kstrtab_rockchip_pcie_get_phys, ptr @__kstrtabns_rockchip_pcie_get_phys }, section "___ksymtab_gpl+rockchip_pcie_get_phys", align 4
@__kstrtab_rockchip_pcie_deinit_phys = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_deinit_phys = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_deinit_phys = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_deinit_phys to i32), ptr @__kstrtab_rockchip_pcie_deinit_phys, ptr @__kstrtabns_rockchip_pcie_deinit_phys }, section "___ksymtab_gpl+rockchip_pcie_deinit_phys", align 4
@rockchip_pcie_enable_clocks._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.110, ptr @.str.111, ptr @.str.6, i32 359, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.110 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"unable to enable aclk_pcie clock\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.111 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"rockchip_pcie_enable_clocks\00", [36 x i8] zeroinitializer }, align 32
@rockchip_pcie_enable_clocks._entry_ptr = internal global ptr @rockchip_pcie_enable_clocks._entry, section ".printk_index", align 4
@rockchip_pcie_enable_clocks._entry.112 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.113, ptr @.str.111, ptr @.str.6, i32 365, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.113 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"unable to enable aclk_perf_pcie clock\0A\00", [57 x i8] zeroinitializer }, align 32
@rockchip_pcie_enable_clocks._entry_ptr.114 = internal global ptr @rockchip_pcie_enable_clocks._entry.112, section ".printk_index", align 4
@rockchip_pcie_enable_clocks._entry.115 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.116, ptr @.str.111, ptr @.str.6, i32 371, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.116 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"unable to enable hclk_pcie clock\0A\00", [62 x i8] zeroinitializer }, align 32
@rockchip_pcie_enable_clocks._entry_ptr.117 = internal global ptr @rockchip_pcie_enable_clocks._entry.115, section ".printk_index", align 4
@rockchip_pcie_enable_clocks._entry.118 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.119, ptr @.str.111, ptr @.str.6, i32 377, ptr @.str.12, ptr @.str.8 }, [40 x i8] zeroinitializer }, align 32
@.str.119 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"unable to enable clk_pcie_pm clock\0A\00", [60 x i8] zeroinitializer }, align 32
@rockchip_pcie_enable_clocks._entry_ptr.120 = internal global ptr @rockchip_pcie_enable_clocks._entry.118, section ".printk_index", align 4
@__kstrtab_rockchip_pcie_enable_clocks = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_enable_clocks = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_enable_clocks = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_enable_clocks to i32), ptr @__kstrtab_rockchip_pcie_enable_clocks, ptr @__kstrtabns_rockchip_pcie_enable_clocks }, section "___ksymtab_gpl+rockchip_pcie_enable_clocks", align 4
@__kstrtab_rockchip_pcie_disable_clocks = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_disable_clocks = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_disable_clocks = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_disable_clocks to i32), ptr @__kstrtab_rockchip_pcie_disable_clocks, ptr @__kstrtabns_rockchip_pcie_disable_clocks }, section "___ksymtab_gpl+rockchip_pcie_disable_clocks", align 4
@__kstrtab_rockchip_pcie_cfg_configuration_accesses = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_pcie_cfg_configuration_accesses = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_pcie_cfg_configuration_accesses = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_pcie_cfg_configuration_accesses to i32), ptr @__kstrtab_rockchip_pcie_cfg_configuration_accesses, ptr @__kstrtabns_rockchip_pcie_cfg_configuration_accesses }, section "___ksymtab_gpl+rockchip_pcie_cfg_configuration_accesses", align 4
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 3]
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 36, i32 11 }
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 43, i32 12 }
@___asan_gen_.129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 49, i32 47 }
@___asan_gen_.132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 58, i32 35 }
@___asan_gen_.150 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 62, i32 3 }
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 70, i32 61 }
@___asan_gen_.162 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 73, i32 4 }
@___asan_gen_.165 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 77, i32 61 }
@___asan_gen_.171 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 80, i32 4 }
@___asan_gen_.174 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 85, i32 9 }
@___asan_gen_.180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 88, i32 4 }
@___asan_gen_.183 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 92, i32 61 }
@___asan_gen_.189 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 95, i32 4 }
@___asan_gen_.192 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 99, i32 59 }
@___asan_gen_.198 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 102, i32 4 }
@___asan_gen_.201 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 106, i32 61 }
@___asan_gen_.207 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 109, i32 4 }
@___asan_gen_.210 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 113, i32 61 }
@___asan_gen_.216 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 116, i32 4 }
@___asan_gen_.219 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 121, i32 52 }
@___asan_gen_.222 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 125, i32 11 }
@___asan_gen_.228 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 130, i32 3 }
@___asan_gen_.231 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 134, i32 47 }
@___asan_gen_.237 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 136, i32 3 }
@___asan_gen_.240 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 140, i32 42 }
@___asan_gen_.246 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 142, i32 3 }
@___asan_gen_.252 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 148, i32 3 }
@___asan_gen_.261 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 164, i32 3 }
@___asan_gen_.267 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 170, i32 3 }
@___asan_gen_.273 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 176, i32 3 }
@___asan_gen_.279 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 183, i32 4 }
@___asan_gen_.285 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 190, i32 3 }
@___asan_gen_.291 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 196, i32 3 }
@___asan_gen_.297 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 202, i32 3 }
@___asan_gen_.303 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 208, i32 3 }
@___asan_gen_.309 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 216, i32 3 }
@___asan_gen_.315 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 222, i32 3 }
@___asan_gen_.321 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 228, i32 3 }
@___asan_gen_.327 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 252, i32 4 }
@___asan_gen_.333 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 263, i32 3 }
@___asan_gen_.339 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 269, i32 3 }
@___asan_gen_.345 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 275, i32 3 }
@___asan_gen_.351 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 281, i32 3 }
@___asan_gen_.354 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 304, i32 26 }
@___asan_gen_.363 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 308, i32 3 }
@___asan_gen_.369 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 315, i32 2 }
@___asan_gen_.372 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 318, i32 32 }
@___asan_gen_.378 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 327, i32 5 }
@___asan_gen_.387 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 359, i32 3 }
@___asan_gen_.393 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 365, i32 3 }
@___asan_gen_.399 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 371, i32 3 }
@___asan_gen_.400 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.403 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.404 = private constant [42 x i8] c"../drivers/pci/controller/pcie-rockchip.c\00", align 1
@___asan_gen_.405 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.404, i32 377, i32 3 }
@llvm.compiler.used = appending global [136 x ptr] [ptr @__ksymtab_rockchip_pcie_cfg_configuration_accesses, ptr @__ksymtab_rockchip_pcie_deinit_phys, ptr @__ksymtab_rockchip_pcie_disable_clocks, ptr @__ksymtab_rockchip_pcie_enable_clocks, ptr @__ksymtab_rockchip_pcie_get_phys, ptr @__ksymtab_rockchip_pcie_init_port, ptr @__ksymtab_rockchip_pcie_parse_dt, ptr @rockchip_pcie_enable_clocks._entry, ptr @rockchip_pcie_enable_clocks._entry.112, ptr @rockchip_pcie_enable_clocks._entry.115, ptr @rockchip_pcie_enable_clocks._entry.118, ptr @rockchip_pcie_enable_clocks._entry_ptr, ptr @rockchip_pcie_enable_clocks._entry_ptr.114, ptr @rockchip_pcie_enable_clocks._entry_ptr.117, ptr @rockchip_pcie_enable_clocks._entry_ptr.120, ptr @rockchip_pcie_get_phys._entry, ptr @rockchip_pcie_get_phys._entry.107, ptr @rockchip_pcie_get_phys._entry_ptr, ptr @rockchip_pcie_get_phys._entry_ptr.109, ptr @rockchip_pcie_init_port._entry, ptr @rockchip_pcie_init_port._entry.56, ptr @rockchip_pcie_init_port._entry.59, ptr @rockchip_pcie_init_port._entry.62, ptr @rockchip_pcie_init_port._entry.65, ptr @rockchip_pcie_init_port._entry.68, ptr @rockchip_pcie_init_port._entry.71, ptr @rockchip_pcie_init_port._entry.74, ptr @rockchip_pcie_init_port._entry.77, ptr @rockchip_pcie_init_port._entry.80, ptr @rockchip_pcie_init_port._entry.83, ptr @rockchip_pcie_init_port._entry.86, ptr @rockchip_pcie_init_port._entry.89, ptr @rockchip_pcie_init_port._entry.92, ptr @rockchip_pcie_init_port._entry.95, ptr @rockchip_pcie_init_port._entry.98, ptr @rockchip_pcie_init_port._entry_ptr, ptr @rockchip_pcie_init_port._entry_ptr.100, ptr @rockchip_pcie_init_port._entry_ptr.58, ptr @rockchip_pcie_init_port._entry_ptr.61, ptr @rockchip_pcie_init_port._entry_ptr.64, ptr @rockchip_pcie_init_port._entry_ptr.67, ptr @rockchip_pcie_init_port._entry_ptr.70, ptr @rockchip_pcie_init_port._entry_ptr.73, ptr @rockchip_pcie_init_port._entry_ptr.76, ptr @rockchip_pcie_init_port._entry_ptr.79, ptr @rockchip_pcie_init_port._entry_ptr.82, ptr @rockchip_pcie_init_port._entry_ptr.85, ptr @rockchip_pcie_init_port._entry_ptr.88, ptr @rockchip_pcie_init_port._entry_ptr.91, ptr @rockchip_pcie_init_port._entry_ptr.94, ptr @rockchip_pcie_init_port._entry_ptr.97, ptr @rockchip_pcie_parse_dt._entry, ptr @rockchip_pcie_parse_dt._entry.10, ptr @rockchip_pcie_parse_dt._entry.15, ptr @rockchip_pcie_parse_dt._entry.19, ptr @rockchip_pcie_parse_dt._entry.23, ptr @rockchip_pcie_parse_dt._entry.27, ptr @rockchip_pcie_parse_dt._entry.31, ptr @rockchip_pcie_parse_dt._entry.35, ptr @rockchip_pcie_parse_dt._entry.40, ptr @rockchip_pcie_parse_dt._entry.44, ptr @rockchip_pcie_parse_dt._entry.48, ptr @rockchip_pcie_parse_dt._entry.51, ptr @rockchip_pcie_parse_dt._entry_ptr, ptr @rockchip_pcie_parse_dt._entry_ptr.13, ptr @rockchip_pcie_parse_dt._entry_ptr.17, ptr @rockchip_pcie_parse_dt._entry_ptr.21, ptr @rockchip_pcie_parse_dt._entry_ptr.25, ptr @rockchip_pcie_parse_dt._entry_ptr.29, ptr @rockchip_pcie_parse_dt._entry_ptr.33, ptr @rockchip_pcie_parse_dt._entry_ptr.37, ptr @rockchip_pcie_parse_dt._entry_ptr.42, ptr @rockchip_pcie_parse_dt._entry_ptr.46, ptr @rockchip_pcie_parse_dt._entry_ptr.50, ptr @rockchip_pcie_parse_dt._entry_ptr.53, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.11, ptr @.str.12, ptr @.str.14, ptr @.str.16, ptr @.str.18, ptr @.str.20, ptr @.str.22, ptr @.str.24, ptr @.str.26, ptr @.str.28, ptr @.str.30, ptr @.str.32, ptr @.str.34, ptr @.str.36, ptr @.str.38, ptr @.str.39, ptr @.str.41, ptr @.str.43, ptr @.str.45, ptr @.str.47, ptr @.str.49, ptr @.str.52, ptr @.str.54, ptr @.str.55, ptr @.str.57, ptr @.str.60, ptr @.str.63, ptr @.str.66, ptr @.str.69, ptr @.str.72, ptr @.str.75, ptr @.str.78, ptr @.str.81, ptr @.str.84, ptr @.str.87, ptr @.str.90, ptr @.str.93, ptr @.str.96, ptr @.str.99, ptr @.str.101, ptr @.str.102, ptr @.str.103, ptr @.str.104, ptr @.str.105, ptr @.str.106, ptr @.str.108, ptr @.str.110, ptr @.str.111, ptr @.str.113, ptr @.str.116, ptr @.str.119], section "llvm.metadata"
@0 = internal global [95 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.132 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.10 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.162 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.162 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.162 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.15 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.19 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.183 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.23 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.27 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.201 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.31 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.207 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.207 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.210 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.35 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.219 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.40 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.231 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.44 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.237 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.237 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.240 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.48 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.246 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.246 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_parse_dt._entry.51 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.261 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.261 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.261 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.56 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.267 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.267 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.59 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.273 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.273 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.62 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.63 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.65 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.285 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.285 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.68 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.291 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.291 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.71 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.297 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.297 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.74 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.303 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.75 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.303 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.77 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.309 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.309 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.80 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.315 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.81 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.315 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.83 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.321 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.84 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.321 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.86 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.327 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.327 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.89 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.90 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.92 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.339 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.339 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.95 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.96 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_init_port._entry.98 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.351 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.351 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.354 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_get_phys._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.102 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.104 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.369 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.369 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.372 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_get_phys._entry.107 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.108 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_enable_clocks._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_enable_clocks._entry.112 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.393 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.393 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_enable_clocks._entry.115 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.399 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.116 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.399 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_pcie_enable_clocks._entry.118 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.405 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.404 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.405 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @rockchip_pcie_parse_dt(ptr noundef %rockchip) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 23
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 -16
  %of_node = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 27
  %2 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %of_node, align 8
  %is_rc = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 28
  %4 = ptrtoint ptr %is_rc to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %is_rc, align 4, !range !205
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %call = tail call ptr @platform_get_resource_byname(ptr noundef %add.ptr, i32 noundef 512, ptr noundef nonnull @.str) #4
  %call2 = tail call ptr @devm_pci_remap_cfg_resource(ptr noundef %1, ptr noundef %call) #4
  %6 = ptrtoint ptr %rockchip to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %call2, ptr %rockchip, align 4
  %cmp.i = icmp ugt ptr %call2, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then5, label %if.then.if.end13_crit_edge

if.then.if.end13_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end13

if.then5:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #6
  %7 = ptrtoint ptr %call2 to i32
  br label %cleanup

if.else:                                          ; preds = %entry
  %call8 = tail call ptr @platform_get_resource_byname(ptr noundef %add.ptr, i32 noundef 512, ptr noundef nonnull @.str.1) #4
  %mem_res = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 29
  %8 = ptrtoint ptr %mem_res to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %call8, ptr %mem_res, align 4
  %tobool10.not = icmp eq ptr %call8, null
  br i1 %tobool10.not, label %if.else.cleanup_crit_edge, label %if.else.if.end13_crit_edge

if.else.if.end13_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end13

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.end13:                                         ; preds = %if.else.if.end13_crit_edge, %if.then.if.end13_crit_edge
  %call14 = tail call ptr @devm_platform_ioremap_resource_byname(ptr noundef %add.ptr, ptr noundef nonnull @.str.2) #4
  %apb_base = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 1
  %9 = ptrtoint ptr %apb_base to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr %call14, ptr %apb_base, align 4
  %cmp.i303 = icmp ugt ptr %call14, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i303, label %if.then17, label %if.end20

if.then17:                                        ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #6
  %10 = ptrtoint ptr %call14 to i32
  br label %cleanup

if.end20:                                         ; preds = %if.end13
  %call21 = tail call i32 @rockchip_pcie_get_phys(ptr noundef %rockchip)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21)
  %tobool22.not = icmp eq i32 %call21, 0
  br i1 %tobool22.not, label %if.end24, label %if.end20.cleanup_crit_edge

if.end20.cleanup_crit_edge:                       ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.end24:                                         ; preds = %if.end20
  %lanes = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 20
  %11 = ptrtoint ptr %lanes to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 1, ptr %lanes, align 4
  %call.i.i = tail call i32 @of_property_read_variable_u32_array(ptr noundef %3, ptr noundef nonnull @.str.3, ptr noundef %lanes, i32 noundef 1, i32 noundef 0) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call.i.i)
  %tobool27.not = icmp sgt i32 %call.i.i, -1
  br i1 %tobool27.not, label %land.lhs.true, label %if.end24.if.end36_crit_edge

if.end24.if.end36_crit_edge:                      ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end36

land.lhs.true:                                    ; preds = %if.end24
  %12 = ptrtoint ptr %lanes to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %lanes, align 4
  %14 = zext i32 %13 to i64
  call void @__sanitizer_cov_trace_switch(i64 %14, ptr @__sancov_gen_cov_switch_values)
  switch i32 %13, label %lor.lhs.false31 [
    i32 0, label %land.lhs.true.do.end_crit_edge
    i32 3, label %land.lhs.true.do.end_crit_edge322
  ]

land.lhs.true.do.end_crit_edge322:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

land.lhs.true.do.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

lor.lhs.false31:                                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %13)
  %cmp33 = icmp ugt i32 %13, 4
  br i1 %cmp33, label %lor.lhs.false31.do.end_crit_edge, label %lor.lhs.false31.if.end36_crit_edge

lor.lhs.false31.if.end36_crit_edge:               ; preds = %lor.lhs.false31
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end36

lor.lhs.false31.do.end_crit_edge:                 ; preds = %lor.lhs.false31
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

do.end:                                           ; preds = %lor.lhs.false31.do.end_crit_edge, %land.lhs.true.do.end_crit_edge, %land.lhs.true.do.end_crit_edge322
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %1, ptr noundef nonnull @.str.4) #7
  %15 = ptrtoint ptr %lanes to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 1, ptr %lanes, align 4
  br label %if.end36

if.end36:                                         ; preds = %do.end, %lor.lhs.false31.if.end36_crit_edge, %if.end24.if.end36_crit_edge
  %call37 = tail call i32 @of_pci_get_max_link_speed(ptr noundef %3) #4
  %link_gen = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 22
  %16 = tail call i32 @llvm.umin.i32(i32 %call37, i32 2)
  %17 = ptrtoint ptr %link_gen to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %link_gen, align 4
  %call.i = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.9, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %core_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 4
  %18 = ptrtoint ptr %core_rst to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %call.i, ptr %core_rst, align 4
  %cmp.i304 = icmp ugt ptr %call.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i304, label %if.then49, label %if.end60

if.then49:                                        ; preds = %if.end36
  %cmp52.not = icmp eq ptr %call.i, inttoptr (i32 -517 to ptr)
  br i1 %cmp52.not, label %if.then49.if.end57_crit_edge, label %do.end56

if.then49.if.end57_crit_edge:                     ; preds = %if.then49
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end57

do.end56:                                         ; preds = %if.then49
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.11) #7
  br label %if.end57

if.end57:                                         ; preds = %do.end56, %if.then49.if.end57_crit_edge
  %19 = ptrtoint ptr %core_rst to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %core_rst, align 4
  %21 = ptrtoint ptr %20 to i32
  br label %cleanup

if.end60:                                         ; preds = %if.end36
  %call.i305 = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.14, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %mgmt_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 5
  %22 = ptrtoint ptr %mgmt_rst to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr %call.i305, ptr %mgmt_rst, align 4
  %cmp.i306 = icmp ugt ptr %call.i305, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i306, label %if.then64, label %if.end75

if.then64:                                        ; preds = %if.end60
  %cmp67.not = icmp eq ptr %call.i305, inttoptr (i32 -517 to ptr)
  br i1 %cmp67.not, label %if.then64.if.end72_crit_edge, label %do.end71

if.then64.if.end72_crit_edge:                     ; preds = %if.then64
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end72

do.end71:                                         ; preds = %if.then64
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.16) #7
  br label %if.end72

if.end72:                                         ; preds = %do.end71, %if.then64.if.end72_crit_edge
  %23 = ptrtoint ptr %mgmt_rst to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %mgmt_rst, align 4
  %25 = ptrtoint ptr %24 to i32
  br label %cleanup

if.end75:                                         ; preds = %if.end60
  %call.i307 = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.18, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %mgmt_sticky_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 6
  %26 = ptrtoint ptr %mgmt_sticky_rst to i32
  call void @__asan_store4_noabort(i32 %26)
  store ptr %call.i307, ptr %mgmt_sticky_rst, align 4
  %cmp.i308 = icmp ugt ptr %call.i307, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i308, label %if.then79, label %if.end90

if.then79:                                        ; preds = %if.end75
  %cmp82.not = icmp eq ptr %call.i307, inttoptr (i32 -517 to ptr)
  br i1 %cmp82.not, label %if.then79.if.end87_crit_edge, label %do.end86

if.then79.if.end87_crit_edge:                     ; preds = %if.then79
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end87

do.end86:                                         ; preds = %if.then79
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.20) #7
  br label %if.end87

if.end87:                                         ; preds = %do.end86, %if.then79.if.end87_crit_edge
  %27 = ptrtoint ptr %mgmt_sticky_rst to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %mgmt_sticky_rst, align 4
  %29 = ptrtoint ptr %28 to i32
  br label %cleanup

if.end90:                                         ; preds = %if.end75
  %call.i309 = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.22, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %pipe_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 7
  %30 = ptrtoint ptr %pipe_rst to i32
  call void @__asan_store4_noabort(i32 %30)
  store ptr %call.i309, ptr %pipe_rst, align 4
  %cmp.i310 = icmp ugt ptr %call.i309, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i310, label %if.then94, label %if.end105

if.then94:                                        ; preds = %if.end90
  %cmp97.not = icmp eq ptr %call.i309, inttoptr (i32 -517 to ptr)
  br i1 %cmp97.not, label %if.then94.if.end102_crit_edge, label %do.end101

if.then94.if.end102_crit_edge:                    ; preds = %if.then94
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end102

do.end101:                                        ; preds = %if.then94
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.24) #7
  br label %if.end102

if.end102:                                        ; preds = %do.end101, %if.then94.if.end102_crit_edge
  %31 = ptrtoint ptr %pipe_rst to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %pipe_rst, align 4
  %33 = ptrtoint ptr %32 to i32
  br label %cleanup

if.end105:                                        ; preds = %if.end90
  %call.i311 = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.26, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %pm_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 8
  %34 = ptrtoint ptr %pm_rst to i32
  call void @__asan_store4_noabort(i32 %34)
  store ptr %call.i311, ptr %pm_rst, align 4
  %cmp.i312 = icmp ugt ptr %call.i311, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i312, label %if.then109, label %if.end120

if.then109:                                       ; preds = %if.end105
  %cmp112.not = icmp eq ptr %call.i311, inttoptr (i32 -517 to ptr)
  br i1 %cmp112.not, label %if.then109.if.end117_crit_edge, label %do.end116

if.then109.if.end117_crit_edge:                   ; preds = %if.then109
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end117

do.end116:                                        ; preds = %if.then109
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.28) #7
  br label %if.end117

if.end117:                                        ; preds = %do.end116, %if.then109.if.end117_crit_edge
  %35 = ptrtoint ptr %pm_rst to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %pm_rst, align 4
  %37 = ptrtoint ptr %36 to i32
  br label %cleanup

if.end120:                                        ; preds = %if.end105
  %call.i313 = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.30, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %pclk_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 10
  %38 = ptrtoint ptr %pclk_rst to i32
  call void @__asan_store4_noabort(i32 %38)
  store ptr %call.i313, ptr %pclk_rst, align 4
  %cmp.i314 = icmp ugt ptr %call.i313, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i314, label %if.then124, label %if.end135

if.then124:                                       ; preds = %if.end120
  %cmp127.not = icmp eq ptr %call.i313, inttoptr (i32 -517 to ptr)
  br i1 %cmp127.not, label %if.then124.if.end132_crit_edge, label %do.end131

if.then124.if.end132_crit_edge:                   ; preds = %if.then124
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end132

do.end131:                                        ; preds = %if.then124
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.32) #7
  br label %if.end132

if.end132:                                        ; preds = %do.end131, %if.then124.if.end132_crit_edge
  %39 = ptrtoint ptr %pclk_rst to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %pclk_rst, align 4
  %41 = ptrtoint ptr %40 to i32
  br label %cleanup

if.end135:                                        ; preds = %if.end120
  %call.i315 = tail call ptr @__devm_reset_control_get(ptr noundef %1, ptr noundef nonnull @.str.34, i32 noundef 0, i1 noundef zeroext false, i1 noundef zeroext false, i1 noundef zeroext true) #4
  %aclk_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 9
  %42 = ptrtoint ptr %aclk_rst to i32
  call void @__asan_store4_noabort(i32 %42)
  store ptr %call.i315, ptr %aclk_rst, align 4
  %cmp.i316 = icmp ugt ptr %call.i315, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i316, label %if.then139, label %if.end150

if.then139:                                       ; preds = %if.end135
  %cmp142.not = icmp eq ptr %call.i315, inttoptr (i32 -517 to ptr)
  br i1 %cmp142.not, label %if.then139.if.end147_crit_edge, label %do.end146

if.then139.if.end147_crit_edge:                   ; preds = %if.then139
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end147

do.end146:                                        ; preds = %if.then139
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.36) #7
  br label %if.end147

if.end147:                                        ; preds = %do.end146, %if.then139.if.end147_crit_edge
  %43 = ptrtoint ptr %aclk_rst to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %aclk_rst, align 4
  %45 = ptrtoint ptr %44 to i32
  br label %cleanup

if.end150:                                        ; preds = %if.end135
  %46 = ptrtoint ptr %is_rc to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %is_rc, align 4, !range !205
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %47)
  %tobool152.not = icmp eq i8 %47, 0
  br i1 %tobool152.not, label %if.end150.if.end162_crit_edge, label %if.then153

if.end150.if.end162_crit_edge:                    ; preds = %if.end150
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end162

if.then153:                                       ; preds = %if.end150
  %call154 = tail call ptr @devm_gpiod_get_optional(ptr noundef %1, ptr noundef nonnull @.str.38, i32 noundef 7) #4
  %ep_gpio = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 19
  %48 = ptrtoint ptr %ep_gpio to i32
  call void @__asan_store4_noabort(i32 %48)
  store ptr %call154, ptr %ep_gpio, align 4
  %cmp.i317 = icmp ugt ptr %call154, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i317, label %if.then157, label %if.then153.if.end162_crit_edge

if.then153.if.end162_crit_edge:                   ; preds = %if.then153
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end162

if.then157:                                       ; preds = %if.then153
  call void @__sanitizer_cov_trace_pc() #6
  %49 = ptrtoint ptr %call154 to i32
  %call160 = tail call i32 (ptr, i32, ptr, ...) @dev_err_probe(ptr noundef %1, i32 noundef %49, ptr noundef nonnull @.str.39) #4
  br label %cleanup

if.end162:                                        ; preds = %if.then153.if.end162_crit_edge, %if.end150.if.end162_crit_edge
  %call163 = tail call ptr @devm_clk_get(ptr noundef %1, ptr noundef nonnull @.str.34) #4
  %aclk_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 11
  %50 = ptrtoint ptr %aclk_pcie to i32
  call void @__asan_store4_noabort(i32 %50)
  store ptr %call163, ptr %aclk_pcie, align 4
  %cmp.i318 = icmp ugt ptr %call163, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i318, label %do.end169, label %if.end172

do.end169:                                        ; preds = %if.end162
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.41) #7
  %51 = ptrtoint ptr %aclk_pcie to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %aclk_pcie, align 4
  %53 = ptrtoint ptr %52 to i32
  br label %cleanup

if.end172:                                        ; preds = %if.end162
  %call173 = tail call ptr @devm_clk_get(ptr noundef %1, ptr noundef nonnull @.str.43) #4
  %aclk_perf_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 12
  %54 = ptrtoint ptr %aclk_perf_pcie to i32
  call void @__asan_store4_noabort(i32 %54)
  store ptr %call173, ptr %aclk_perf_pcie, align 4
  %cmp.i319 = icmp ugt ptr %call173, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i319, label %do.end179, label %if.end182

do.end179:                                        ; preds = %if.end172
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.45) #7
  %55 = ptrtoint ptr %aclk_perf_pcie to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %aclk_perf_pcie, align 4
  %57 = ptrtoint ptr %56 to i32
  br label %cleanup

if.end182:                                        ; preds = %if.end172
  %call183 = tail call ptr @devm_clk_get(ptr noundef %1, ptr noundef nonnull @.str.47) #4
  %hclk_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 13
  %58 = ptrtoint ptr %hclk_pcie to i32
  call void @__asan_store4_noabort(i32 %58)
  store ptr %call183, ptr %hclk_pcie, align 4
  %cmp.i320 = icmp ugt ptr %call183, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i320, label %do.end189, label %if.end192

do.end189:                                        ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.49) #7
  %59 = ptrtoint ptr %hclk_pcie to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %hclk_pcie, align 4
  %61 = ptrtoint ptr %60 to i32
  br label %cleanup

if.end192:                                        ; preds = %if.end182
  %call193 = tail call ptr @devm_clk_get(ptr noundef %1, ptr noundef nonnull @.str.26) #4
  %clk_pcie_pm = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 14
  %62 = ptrtoint ptr %clk_pcie_pm to i32
  call void @__asan_store4_noabort(i32 %62)
  store ptr %call193, ptr %clk_pcie_pm, align 4
  %cmp.i321 = icmp ugt ptr %call193, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i321, label %do.end199, label %if.end192.cleanup_crit_edge

if.end192.cleanup_crit_edge:                      ; preds = %if.end192
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

do.end199:                                        ; preds = %if.end192
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.52) #7
  %63 = ptrtoint ptr %clk_pcie_pm to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %clk_pcie_pm, align 4
  %65 = ptrtoint ptr %64 to i32
  br label %cleanup

cleanup:                                          ; preds = %do.end199, %if.end192.cleanup_crit_edge, %do.end189, %do.end179, %do.end169, %if.then157, %if.end147, %if.end132, %if.end117, %if.end102, %if.end87, %if.end72, %if.end57, %if.end20.cleanup_crit_edge, %if.then17, %if.else.cleanup_crit_edge, %if.then5
  %retval.0 = phi i32 [ %7, %if.then5 ], [ %10, %if.then17 ], [ %21, %if.end57 ], [ %25, %if.end72 ], [ %29, %if.end87 ], [ %33, %if.end102 ], [ %37, %if.end117 ], [ %41, %if.end132 ], [ %45, %if.end147 ], [ %call160, %if.then157 ], [ %53, %do.end169 ], [ %57, %do.end179 ], [ %61, %do.end189 ], [ %65, %do.end199 ], [ -22, %if.else.cleanup_crit_edge ], [ %call21, %if.end20.cleanup_crit_edge ], [ 0, %if.end192.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @platform_get_resource_byname(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_pci_remap_cfg_resource(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_platform_ioremap_resource_byname(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @rockchip_pcie_get_phys(ptr nocapture noundef %rockchip) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 23
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 4
  %call = tail call ptr @devm_phy_get(ptr noundef %1, ptr noundef nonnull @.str.101) #4
  %cmp.i = icmp ugt ptr %call, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  %legacy_phy = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 2
  %2 = ptrtoint ptr %legacy_phy to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 1, ptr %legacy_phy, align 4
  %phys = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3
  %3 = ptrtoint ptr %phys to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %call, ptr %phys, align 4
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %1, ptr noundef nonnull @.str.102) #7
  br label %cleanup

if.end:                                           ; preds = %entry
  %cmp = icmp eq ptr %call, inttoptr (i32 -517 to ptr)
  br i1 %cmp, label %if.end.cleanup_crit_edge, label %do.body7

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

do.body7:                                         ; preds = %if.end
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr (i8, ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @rockchip_pcie_get_phys.__UNIQUE_ID_ddebug293, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), i32 1), ptr blockaddress(@rockchip_pcie_get_phys, %do.end15)) #4
          to label %if.then12 [label %do.end15], !srcloc !206

if.then12:                                        ; preds = %do.body7
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @rockchip_pcie_get_phys.__UNIQUE_ID_ddebug293, ptr noundef %1, ptr noundef nonnull @.str.105) #4
  br label %do.end15

do.end15:                                         ; preds = %if.then12, %do.body7
  %of_node = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 27
  %call17 = tail call noalias ptr (i32, ptr, ...) @kasprintf(i32 noundef 3264, ptr noundef nonnull @.str.106, i32 noundef 0) #4
  %tobool18.not = icmp eq ptr %call17, null
  br i1 %tobool18.not, label %do.end15.cleanup_crit_edge, label %if.end20

do.end15.cleanup_crit_edge:                       ; preds = %do.end15
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.end20:                                         ; preds = %do.end15
  %4 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %of_node, align 8
  %call21 = tail call ptr @devm_of_phy_get(ptr noundef %1, ptr noundef %5, ptr noundef nonnull %call17) #4
  tail call void @kfree(ptr noundef nonnull %call17) #4
  %cmp.i61 = icmp ugt ptr %call21, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i61, label %if.end20.if.then23_crit_edge, label %if.end33

if.end20.if.then23_crit_edge:                     ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.then23

if.then23:                                        ; preds = %if.end20.3.if.then23_crit_edge, %if.end20.2.if.then23_crit_edge, %if.end20.1.if.then23_crit_edge, %if.end20.if.then23_crit_edge
  %i.064.lcssa65 = phi i32 [ 0, %if.end20.if.then23_crit_edge ], [ 1, %if.end20.1.if.then23_crit_edge ], [ 2, %if.end20.2.if.then23_crit_edge ], [ 3, %if.end20.3.if.then23_crit_edge ]
  %call21.lcssa = phi ptr [ %call21, %if.end20.if.then23_crit_edge ], [ %call21.1, %if.end20.1.if.then23_crit_edge ], [ %call21.2, %if.end20.2.if.then23_crit_edge ], [ %call21.3, %if.end20.3.if.then23_crit_edge ]
  %cmp25.not = icmp eq ptr %call21.lcssa, inttoptr (i32 -517 to ptr)
  br i1 %cmp25.not, label %if.then23.cleanup_crit_edge, label %do.end29

if.then23.cleanup_crit_edge:                      ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

do.end29:                                         ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #6
  %6 = ptrtoint ptr %call21.lcssa to i32
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.108, i32 noundef %i.064.lcssa65, i32 noundef %6) #7
  br label %cleanup

if.end33:                                         ; preds = %if.end20
  %arrayidx35 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 0
  %7 = ptrtoint ptr %arrayidx35 to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %call21, ptr %arrayidx35, align 4
  %call17.1 = tail call noalias ptr (i32, ptr, ...) @kasprintf(i32 noundef 3264, ptr noundef nonnull @.str.106, i32 noundef 1) #4
  %tobool18.not.1 = icmp eq ptr %call17.1, null
  br i1 %tobool18.not.1, label %if.end33.cleanup_crit_edge, label %if.end20.1

if.end33.cleanup_crit_edge:                       ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.end20.1:                                       ; preds = %if.end33
  %8 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %of_node, align 8
  %call21.1 = tail call ptr @devm_of_phy_get(ptr noundef %1, ptr noundef %9, ptr noundef nonnull %call17.1) #4
  tail call void @kfree(ptr noundef nonnull %call17.1) #4
  %cmp.i61.1 = icmp ugt ptr %call21.1, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i61.1, label %if.end20.1.if.then23_crit_edge, label %if.end33.1

if.end20.1.if.then23_crit_edge:                   ; preds = %if.end20.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.then23

if.end33.1:                                       ; preds = %if.end20.1
  %arrayidx35.1 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 1
  %10 = ptrtoint ptr %arrayidx35.1 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %call21.1, ptr %arrayidx35.1, align 4
  %call17.2 = tail call noalias ptr (i32, ptr, ...) @kasprintf(i32 noundef 3264, ptr noundef nonnull @.str.106, i32 noundef 2) #4
  %tobool18.not.2 = icmp eq ptr %call17.2, null
  br i1 %tobool18.not.2, label %if.end33.1.cleanup_crit_edge, label %if.end20.2

if.end33.1.cleanup_crit_edge:                     ; preds = %if.end33.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.end20.2:                                       ; preds = %if.end33.1
  %11 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %of_node, align 8
  %call21.2 = tail call ptr @devm_of_phy_get(ptr noundef %1, ptr noundef %12, ptr noundef nonnull %call17.2) #4
  tail call void @kfree(ptr noundef nonnull %call17.2) #4
  %cmp.i61.2 = icmp ugt ptr %call21.2, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i61.2, label %if.end20.2.if.then23_crit_edge, label %if.end33.2

if.end20.2.if.then23_crit_edge:                   ; preds = %if.end20.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.then23

if.end33.2:                                       ; preds = %if.end20.2
  %arrayidx35.2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 2
  %13 = ptrtoint ptr %arrayidx35.2 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %call21.2, ptr %arrayidx35.2, align 4
  %call17.3 = tail call noalias ptr (i32, ptr, ...) @kasprintf(i32 noundef 3264, ptr noundef nonnull @.str.106, i32 noundef 3) #4
  %tobool18.not.3 = icmp eq ptr %call17.3, null
  br i1 %tobool18.not.3, label %if.end33.2.cleanup_crit_edge, label %if.end20.3

if.end33.2.cleanup_crit_edge:                     ; preds = %if.end33.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.end20.3:                                       ; preds = %if.end33.2
  %14 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %of_node, align 8
  %call21.3 = tail call ptr @devm_of_phy_get(ptr noundef %1, ptr noundef %15, ptr noundef nonnull %call17.3) #4
  tail call void @kfree(ptr noundef nonnull %call17.3) #4
  %cmp.i61.3 = icmp ugt ptr %call21.3, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i61.3, label %if.end20.3.if.then23_crit_edge, label %if.end33.3

if.end20.3.if.then23_crit_edge:                   ; preds = %if.end20.3
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.then23

if.end33.3:                                       ; preds = %if.end20.3
  call void @__sanitizer_cov_trace_pc() #6
  %arrayidx35.3 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 3
  %16 = ptrtoint ptr %arrayidx35.3 to i32
  call void @__asan_store4_noabort(i32 %16)
  store ptr %call21.3, ptr %arrayidx35.3, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end33.3, %if.end33.2.cleanup_crit_edge, %if.end33.1.cleanup_crit_edge, %if.end33.cleanup_crit_edge, %do.end29, %if.then23.cleanup_crit_edge, %do.end15.cleanup_crit_edge, %if.end.cleanup_crit_edge, %if.then
  %retval.0 = phi i32 [ 0, %if.then ], [ -517, %if.end.cleanup_crit_edge ], [ %6, %do.end29 ], [ -517, %if.then23.cleanup_crit_edge ], [ -12, %do.end15.cleanup_crit_edge ], [ -12, %if.end33.cleanup_crit_edge ], [ -12, %if.end33.1.cleanup_crit_edge ], [ -12, %if.end33.2.cleanup_crit_edge ], [ 0, %if.end33.3 ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_pci_get_max_link_speed(ptr noundef) local_unnamed_addr #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_gpiod_get_optional(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dev_err_probe(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_clk_get(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @rockchip_pcie_init_port(ptr nocapture noundef readonly %rockchip) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 23
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 4
  %aclk_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 9
  %2 = ptrtoint ptr %aclk_rst to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %aclk_rst, align 4
  %call = tail call i32 @reset_control_assert(ptr noundef %3) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %do.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.54, i32 noundef %call) #7
  br label %cleanup

if.end:                                           ; preds = %entry
  %pclk_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 10
  %4 = ptrtoint ptr %pclk_rst to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %pclk_rst, align 4
  %call2 = tail call i32 @reset_control_assert(ptr noundef %5) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool3.not = icmp eq i32 %call2, 0
  br i1 %tobool3.not, label %if.end8, label %do.end7

do.end7:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.57, i32 noundef %call2) #7
  br label %cleanup

if.end8:                                          ; preds = %if.end
  %pm_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 8
  %6 = ptrtoint ptr %pm_rst to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %pm_rst, align 4
  %call9 = tail call i32 @reset_control_assert(ptr noundef %7) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %for.body.preheader, label %do.end14

for.body.preheader:                               ; preds = %if.end8
  %arrayidx = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 0
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 4
  %call16 = tail call i32 @phy_init(ptr noundef %9) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %for.inc, label %err_exit_phy

do.end14:                                         ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.60, i32 noundef %call9) #7
  br label %cleanup

for.inc:                                          ; preds = %for.body.preheader
  %arrayidx.1 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 1
  %10 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx.1, align 4
  %call16.1 = tail call i32 @phy_init(ptr noundef %11) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16.1)
  %tobool17.not.1 = icmp eq i32 %call16.1, 0
  br i1 %tobool17.not.1, label %for.inc.1, label %for.inc.err_exit_phy.thread265_crit_edge

for.inc.err_exit_phy.thread265_crit_edge:         ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #6
  br label %err_exit_phy.thread265

for.inc.1:                                        ; preds = %for.inc
  %arrayidx.2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 2
  %12 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx.2, align 4
  %call16.2 = tail call i32 @phy_init(ptr noundef %13) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16.2)
  %tobool17.not.2 = icmp eq i32 %call16.2, 0
  br i1 %tobool17.not.2, label %for.inc.2, label %for.inc.1.err_exit_phy.thread265_crit_edge

for.inc.1.err_exit_phy.thread265_crit_edge:       ; preds = %for.inc.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %err_exit_phy.thread265

for.inc.2:                                        ; preds = %for.inc.1
  %arrayidx.3 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 3
  %14 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx.3, align 4
  %call16.3 = tail call i32 @phy_init(ptr noundef %15) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16.3)
  %tobool17.not.3 = icmp eq i32 %call16.3, 0
  br i1 %tobool17.not.3, label %for.inc.3, label %for.inc.2.err_exit_phy.thread265_crit_edge

for.inc.2.err_exit_phy.thread265_crit_edge:       ; preds = %for.inc.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %err_exit_phy.thread265

for.inc.3:                                        ; preds = %for.inc.2
  %core_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 4
  %16 = ptrtoint ptr %core_rst to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %core_rst, align 4
  %call23 = tail call i32 @reset_control_assert(ptr noundef %17) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call23)
  %tobool24.not = icmp eq i32 %call23, 0
  br i1 %tobool24.not, label %if.end29, label %do.end28

do.end28:                                         ; preds = %for.inc.3
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.66, i32 noundef %call23) #7
  br label %while.body139

if.end29:                                         ; preds = %for.inc.3
  %mgmt_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 5
  %18 = ptrtoint ptr %mgmt_rst to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %mgmt_rst, align 4
  %call30 = tail call i32 @reset_control_assert(ptr noundef %19) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30)
  %tobool31.not = icmp eq i32 %call30, 0
  br i1 %tobool31.not, label %if.end36, label %do.end35

do.end35:                                         ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.69, i32 noundef %call30) #7
  br label %while.body139

if.end36:                                         ; preds = %if.end29
  %mgmt_sticky_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 6
  %20 = ptrtoint ptr %mgmt_sticky_rst to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %mgmt_sticky_rst, align 4
  %call37 = tail call i32 @reset_control_assert(ptr noundef %21) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call37)
  %tobool38.not = icmp eq i32 %call37, 0
  br i1 %tobool38.not, label %if.end43, label %do.end42

do.end42:                                         ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.72, i32 noundef %call37) #7
  br label %while.body139

if.end43:                                         ; preds = %if.end36
  %pipe_rst = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 7
  %22 = ptrtoint ptr %pipe_rst to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %pipe_rst, align 4
  %call44 = tail call i32 @reset_control_assert(ptr noundef %23) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44)
  %tobool45.not = icmp eq i32 %call44, 0
  br i1 %tobool45.not, label %if.end50, label %do.end49

do.end49:                                         ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.75, i32 noundef %call44) #7
  br label %while.body139

if.end50:                                         ; preds = %if.end43
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %24 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %24(i32 noundef 2147480) #4
  %25 = ptrtoint ptr %pm_rst to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %pm_rst, align 4
  %call52 = tail call i32 @reset_control_deassert(ptr noundef %26) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call52)
  %tobool53.not = icmp eq i32 %call52, 0
  br i1 %tobool53.not, label %if.end58, label %do.end57

do.end57:                                         ; preds = %if.end50
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.78, i32 noundef %call52) #7
  br label %while.body139

if.end58:                                         ; preds = %if.end50
  %27 = ptrtoint ptr %aclk_rst to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %aclk_rst, align 4
  %call60 = tail call i32 @reset_control_deassert(ptr noundef %28) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %if.end66, label %do.end65

do.end65:                                         ; preds = %if.end58
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.81, i32 noundef %call60) #7
  br label %while.body139

if.end66:                                         ; preds = %if.end58
  %29 = ptrtoint ptr %pclk_rst to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %pclk_rst, align 4
  %call68 = tail call i32 @reset_control_deassert(ptr noundef %30) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call68)
  %tobool69.not = icmp eq i32 %call68, 0
  br i1 %tobool69.not, label %if.end74, label %do.end73

do.end73:                                         ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.84, i32 noundef %call68) #7
  br label %while.body139

if.end74:                                         ; preds = %if.end66
  %link_gen = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 22
  %31 = ptrtoint ptr %link_gen to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %link_gen, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %32)
  %cmp75 = icmp eq i32 %32, 2
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4
  tail call void @arm_heavy_mb() #4
  %apb_base.i = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 1
  %33 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %apb_base.i, align 4
  br i1 %cmp75, label %if.then76, label %if.else

if.then76:                                        ; preds = %if.end74
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %34, i32 -2147450880) #4, !srcloc !207
  br label %if.end77

if.else:                                          ; preds = %if.end74
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %34, i32 32768) #4, !srcloc !207
  br label %if.end77

if.end77:                                         ; preds = %if.else, %if.then76
  %lanes = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 20
  %35 = ptrtoint ptr %lanes to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %lanes, align 4
  %37 = shl i32 %36, 3
  %shl = and i32 %37, 48
  %is_rc = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 28
  %38 = ptrtoint ptr %is_rc to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %is_rc, align 4, !range !205
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %39)
  %tobool79.not = icmp eq i8 %39, 0
  %regs.0.v = select i1 %tobool79.not, i32 8060938, i32 8061003
  %regs.0 = or i32 %regs.0.v, %shl
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !208
  tail call void @arm_heavy_mb() #4
  %40 = tail call i32 @llvm.bswap.i32(i32 %regs.0) #4
  %apb_base.i235 = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 1
  %41 = ptrtoint ptr %apb_base.i235 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %apb_base.i235, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %42, i32 %40) #4, !srcloc !207
  %43 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %arrayidx, align 4
  %call90 = tail call i32 @phy_power_on(ptr noundef %44) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call90)
  %tobool91.not = icmp eq i32 %call90, 0
  br i1 %tobool91.not, label %for.inc97, label %err_power_off_phy

for.inc97:                                        ; preds = %if.end77
  %45 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %arrayidx.1, align 4
  %call90.1 = tail call i32 @phy_power_on(ptr noundef %46) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call90.1)
  %tobool91.not.1 = icmp eq i32 %call90.1, 0
  br i1 %tobool91.not.1, label %for.inc97.1, label %for.inc97.err_power_off_phy.thread255_crit_edge

for.inc97.err_power_off_phy.thread255_crit_edge:  ; preds = %for.inc97
  call void @__sanitizer_cov_trace_pc() #6
  br label %err_power_off_phy.thread255

for.inc97.1:                                      ; preds = %for.inc97
  %47 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %arrayidx.2, align 4
  %call90.2 = tail call i32 @phy_power_on(ptr noundef %48) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call90.2)
  %tobool91.not.2 = icmp eq i32 %call90.2, 0
  br i1 %tobool91.not.2, label %for.inc97.2, label %for.inc97.1.err_power_off_phy.thread255_crit_edge

for.inc97.1.err_power_off_phy.thread255_crit_edge: ; preds = %for.inc97.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %err_power_off_phy.thread255

for.inc97.2:                                      ; preds = %for.inc97.1
  %49 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %arrayidx.3, align 4
  %call90.3 = tail call i32 @phy_power_on(ptr noundef %50) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call90.3)
  %tobool91.not.3 = icmp eq i32 %call90.3, 0
  br i1 %tobool91.not.3, label %for.inc97.3, label %for.inc97.2.err_power_off_phy.thread255_crit_edge

for.inc97.2.err_power_off_phy.thread255_crit_edge: ; preds = %for.inc97.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %err_power_off_phy.thread255

for.inc97.3:                                      ; preds = %for.inc97.2
  %51 = ptrtoint ptr %mgmt_sticky_rst to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %mgmt_sticky_rst, align 4
  %call101 = tail call i32 @reset_control_deassert(ptr noundef %52) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call101)
  %tobool102.not = icmp eq i32 %call101, 0
  br i1 %tobool102.not, label %if.end107, label %do.end106

do.end106:                                        ; preds = %for.inc97.3
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.90, i32 noundef %call101) #7
  br label %while.body

if.end107:                                        ; preds = %for.inc97.3
  %53 = ptrtoint ptr %core_rst to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %core_rst, align 4
  %call109 = tail call i32 @reset_control_deassert(ptr noundef %54) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call109)
  %tobool110.not = icmp eq i32 %call109, 0
  br i1 %tobool110.not, label %if.end115, label %do.end114

do.end114:                                        ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.93, i32 noundef %call109) #7
  br label %while.body

if.end115:                                        ; preds = %if.end107
  %55 = ptrtoint ptr %mgmt_rst to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %mgmt_rst, align 4
  %call117 = tail call i32 @reset_control_deassert(ptr noundef %56) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call117)
  %tobool118.not = icmp eq i32 %call117, 0
  br i1 %tobool118.not, label %if.end123, label %do.end122

do.end122:                                        ; preds = %if.end115
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.96, i32 noundef %call117) #7
  br label %while.body

if.end123:                                        ; preds = %if.end115
  %57 = ptrtoint ptr %pipe_rst to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %pipe_rst, align 4
  %call125 = tail call i32 @reset_control_deassert(ptr noundef %58) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call125)
  %tobool126.not = icmp eq i32 %call125, 0
  br i1 %tobool126.not, label %if.end123.cleanup_crit_edge, label %do.end130

if.end123.cleanup_crit_edge:                      ; preds = %if.end123
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

do.end130:                                        ; preds = %if.end123
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.99, i32 noundef %call125) #7
  br label %while.body

err_power_off_phy.thread255:                      ; preds = %for.inc97.2.err_power_off_phy.thread255_crit_edge, %for.inc97.1.err_power_off_phy.thread255_crit_edge, %for.inc97.err_power_off_phy.thread255_crit_edge
  %i.1240.lcssa.ph = phi i32 [ 3, %for.inc97.2.err_power_off_phy.thread255_crit_edge ], [ 2, %for.inc97.1.err_power_off_phy.thread255_crit_edge ], [ 1, %for.inc97.err_power_off_phy.thread255_crit_edge ]
  %call90.lcssa.ph = phi i32 [ %call90.3, %for.inc97.2.err_power_off_phy.thread255_crit_edge ], [ %call90.2, %for.inc97.1.err_power_off_phy.thread255_crit_edge ], [ %call90.1, %for.inc97.err_power_off_phy.thread255_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.87, i32 noundef %i.1240.lcssa.ph, i32 noundef %call90.lcssa.ph) #7
  br label %while.body

err_power_off_phy:                                ; preds = %if.end77
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.87, i32 noundef 0, i32 noundef %call90) #7
  br label %while.body139

while.body:                                       ; preds = %err_power_off_phy.thread255, %do.end130, %do.end122, %do.end114, %do.end106
  %err.0253 = phi i32 [ %call90.lcssa.ph, %err_power_off_phy.thread255 ], [ %call125, %do.end130 ], [ %call117, %do.end122 ], [ %call109, %do.end114 ], [ %call101, %do.end106 ]
  %i.1237252 = phi i32 [ %i.1240.lcssa.ph, %err_power_off_phy.thread255 ], [ 4, %do.end130 ], [ 4, %do.end122 ], [ 4, %do.end114 ], [ 4, %do.end106 ]
  %dec = add nsw i32 %i.1237252, -1
  %arrayidx134 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec
  %59 = ptrtoint ptr %arrayidx134 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %arrayidx134, align 4
  %call135 = tail call i32 @phy_power_off(ptr noundef %60) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec)
  %tobool132.not = icmp eq i32 %dec, 0
  br i1 %tobool132.not, label %while.body.while.body139_crit_edge, label %while.body.1

while.body.while.body139_crit_edge:               ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body139

while.body.1:                                     ; preds = %while.body
  %dec.1 = add nsw i32 %i.1237252, -2
  %arrayidx134.1 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec.1
  %61 = ptrtoint ptr %arrayidx134.1 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %arrayidx134.1, align 4
  %call135.1 = tail call i32 @phy_power_off(ptr noundef %62) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec.1)
  %tobool132.not.1 = icmp eq i32 %dec.1, 0
  br i1 %tobool132.not.1, label %while.body.1.while.body139_crit_edge, label %while.body.2

while.body.1.while.body139_crit_edge:             ; preds = %while.body.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body139

while.body.2:                                     ; preds = %while.body.1
  %dec.2 = add nsw i32 %i.1237252, -3
  %arrayidx134.2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec.2
  %63 = ptrtoint ptr %arrayidx134.2 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %arrayidx134.2, align 4
  %call135.2 = tail call i32 @phy_power_off(ptr noundef %64) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec.2)
  %tobool132.not.2 = icmp eq i32 %dec.2, 0
  br i1 %tobool132.not.2, label %while.body.2.while.body139_crit_edge, label %while.body.3

while.body.2.while.body139_crit_edge:             ; preds = %while.body.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body139

while.body.3:                                     ; preds = %while.body.2
  call void @__sanitizer_cov_trace_pc() #6
  %dec.3 = add nsw i32 %i.1237252, -4
  %arrayidx134.3 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec.3
  %65 = ptrtoint ptr %arrayidx134.3 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %arrayidx134.3, align 4
  %call135.3 = tail call i32 @phy_power_off(ptr noundef %66) #4
  br label %while.body139

err_exit_phy.thread265:                           ; preds = %for.inc.2.err_exit_phy.thread265_crit_edge, %for.inc.1.err_exit_phy.thread265_crit_edge, %for.inc.err_exit_phy.thread265_crit_edge
  %i.0239.lcssa.ph = phi i32 [ 3, %for.inc.2.err_exit_phy.thread265_crit_edge ], [ 2, %for.inc.1.err_exit_phy.thread265_crit_edge ], [ 1, %for.inc.err_exit_phy.thread265_crit_edge ]
  %call16.lcssa.ph = phi i32 [ %call16.3, %for.inc.2.err_exit_phy.thread265_crit_edge ], [ %call16.2, %for.inc.1.err_exit_phy.thread265_crit_edge ], [ %call16.1, %for.inc.err_exit_phy.thread265_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.63, i32 noundef %i.0239.lcssa.ph, i32 noundef %call16.lcssa.ph) #7
  br label %while.body139

err_exit_phy:                                     ; preds = %for.body.preheader
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.63, i32 noundef 0, i32 noundef %call16) #7
  br label %cleanup

while.body139:                                    ; preds = %err_exit_phy.thread265, %while.body.3, %while.body.2.while.body139_crit_edge, %while.body.1.while.body139_crit_edge, %while.body.while.body139_crit_edge, %err_power_off_phy, %do.end73, %do.end65, %do.end57, %do.end49, %do.end42, %do.end35, %do.end28
  %i.3263 = phi i32 [ %i.0239.lcssa.ph, %err_exit_phy.thread265 ], [ 4, %do.end28 ], [ 4, %do.end35 ], [ 4, %do.end42 ], [ 4, %do.end49 ], [ 4, %do.end57 ], [ 4, %do.end65 ], [ 4, %do.end73 ], [ 4, %err_power_off_phy ], [ 4, %while.body.3 ], [ 4, %while.body.2.while.body139_crit_edge ], [ 4, %while.body.1.while.body139_crit_edge ], [ 4, %while.body.while.body139_crit_edge ]
  %err.1262 = phi i32 [ %call16.lcssa.ph, %err_exit_phy.thread265 ], [ %call23, %do.end28 ], [ %call30, %do.end35 ], [ %call37, %do.end42 ], [ %call44, %do.end49 ], [ %call52, %do.end57 ], [ %call60, %do.end65 ], [ %call68, %do.end73 ], [ %call90, %err_power_off_phy ], [ %err.0253, %while.body.3 ], [ %err.0253, %while.body.2.while.body139_crit_edge ], [ %err.0253, %while.body.1.while.body139_crit_edge ], [ %err.0253, %while.body.while.body139_crit_edge ]
  %dec137 = add nsw i32 %i.3263, -1
  %arrayidx141 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec137
  %67 = ptrtoint ptr %arrayidx141 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %arrayidx141, align 4
  %call142 = tail call i32 @phy_exit(ptr noundef %68) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec137)
  %tobool138.not = icmp eq i32 %dec137, 0
  br i1 %tobool138.not, label %while.body139.cleanup_crit_edge, label %while.body139.1

while.body139.cleanup_crit_edge:                  ; preds = %while.body139
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

while.body139.1:                                  ; preds = %while.body139
  %dec137.1 = add nsw i32 %i.3263, -2
  %arrayidx141.1 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec137.1
  %69 = ptrtoint ptr %arrayidx141.1 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %arrayidx141.1, align 4
  %call142.1 = tail call i32 @phy_exit(ptr noundef %70) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec137.1)
  %tobool138.not.1 = icmp eq i32 %dec137.1, 0
  br i1 %tobool138.not.1, label %while.body139.1.cleanup_crit_edge, label %while.body139.2

while.body139.1.cleanup_crit_edge:                ; preds = %while.body139.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

while.body139.2:                                  ; preds = %while.body139.1
  %dec137.2 = add nsw i32 %i.3263, -3
  %arrayidx141.2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec137.2
  %71 = ptrtoint ptr %arrayidx141.2 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %arrayidx141.2, align 4
  %call142.2 = tail call i32 @phy_exit(ptr noundef %72) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec137.2)
  %tobool138.not.2 = icmp eq i32 %dec137.2, 0
  br i1 %tobool138.not.2, label %while.body139.2.cleanup_crit_edge, label %while.body139.3

while.body139.2.cleanup_crit_edge:                ; preds = %while.body139.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

while.body139.3:                                  ; preds = %while.body139.2
  call void @__sanitizer_cov_trace_pc() #6
  %dec137.3 = add nsw i32 %i.3263, -4
  %arrayidx141.3 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 %dec137.3
  %73 = ptrtoint ptr %arrayidx141.3 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %arrayidx141.3, align 4
  %call142.3 = tail call i32 @phy_exit(ptr noundef %74) #4
  br label %cleanup

cleanup:                                          ; preds = %while.body139.3, %while.body139.2.cleanup_crit_edge, %while.body139.1.cleanup_crit_edge, %while.body139.cleanup_crit_edge, %err_exit_phy, %if.end123.cleanup_crit_edge, %do.end14, %do.end7, %do.end
  %retval.0 = phi i32 [ %call, %do.end ], [ %call2, %do.end7 ], [ %call9, %do.end14 ], [ 0, %if.end123.cleanup_crit_edge ], [ %call16, %err_exit_phy ], [ %err.1262, %while.body139.3 ], [ %err.1262, %while.body139.2.cleanup_crit_edge ], [ %err.1262, %while.body139.1.cleanup_crit_edge ], [ %err.1262, %while.body139.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @reset_control_assert(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phy_init(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @reset_control_deassert(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phy_power_on(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phy_power_off(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @phy_exit(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_phy_get(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_dev_dbg(ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @kasprintf(i32 noundef, ptr noundef, ...) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_of_phy_get(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_pcie_deinit_phys(ptr nocapture noundef readonly %rockchip) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %lanes_map = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 21
  %0 = ptrtoint ptr %lanes_map to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %lanes_map, align 4
  %2 = and i8 %1, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %2)
  %tobool.not = icmp eq i8 %2, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  %arrayidx = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 0
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %arrayidx, align 4
  %call = tail call i32 @phy_power_off(ptr noundef %4) #4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %arrayidx2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 0
  %5 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %arrayidx2, align 4
  %call3 = tail call i32 @phy_exit(ptr noundef %6) #4
  %7 = ptrtoint ptr %lanes_map to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %lanes_map, align 4
  %9 = and i8 %8, 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not.1 = icmp eq i8 %9, 0
  br i1 %tobool.not.1, label %if.end.if.end.1_crit_edge, label %if.then.1

if.end.if.end.1_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.1

if.then.1:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  %arrayidx.1 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 1
  %10 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx.1, align 4
  %call.1 = tail call i32 @phy_power_off(ptr noundef %11) #4
  br label %if.end.1

if.end.1:                                         ; preds = %if.then.1, %if.end.if.end.1_crit_edge
  %arrayidx2.1 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 1
  %12 = ptrtoint ptr %arrayidx2.1 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx2.1, align 4
  %call3.1 = tail call i32 @phy_exit(ptr noundef %13) #4
  %14 = ptrtoint ptr %lanes_map to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %lanes_map, align 4
  %16 = and i8 %15, 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.2 = icmp eq i8 %16, 0
  br i1 %tobool.not.2, label %if.end.1.if.end.2_crit_edge, label %if.then.2

if.end.1.if.end.2_crit_edge:                      ; preds = %if.end.1
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.2

if.then.2:                                        ; preds = %if.end.1
  call void @__sanitizer_cov_trace_pc() #6
  %arrayidx.2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 2
  %17 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %arrayidx.2, align 4
  %call.2 = tail call i32 @phy_power_off(ptr noundef %18) #4
  br label %if.end.2

if.end.2:                                         ; preds = %if.then.2, %if.end.1.if.end.2_crit_edge
  %arrayidx2.2 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 2
  %19 = ptrtoint ptr %arrayidx2.2 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %arrayidx2.2, align 4
  %call3.2 = tail call i32 @phy_exit(ptr noundef %20) #4
  %21 = ptrtoint ptr %lanes_map to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %lanes_map, align 4
  %23 = and i8 %22, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool.not.3 = icmp eq i8 %23, 0
  br i1 %tobool.not.3, label %if.end.2.if.end.3_crit_edge, label %if.then.3

if.end.2.if.end.3_crit_edge:                      ; preds = %if.end.2
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.3

if.then.3:                                        ; preds = %if.end.2
  call void @__sanitizer_cov_trace_pc() #6
  %arrayidx.3 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 3
  %24 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx.3, align 4
  %call.3 = tail call i32 @phy_power_off(ptr noundef %25) #4
  br label %if.end.3

if.end.3:                                         ; preds = %if.then.3, %if.end.2.if.end.3_crit_edge
  %arrayidx2.3 = getelementptr %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 3, i32 3
  %26 = ptrtoint ptr %arrayidx2.3 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx2.3, align 4
  %call3.3 = tail call i32 @phy_exit(ptr noundef %27) #4
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @rockchip_pcie_enable_clocks(ptr nocapture noundef readonly %rockchip) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 23
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 4
  %aclk_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 11
  %2 = ptrtoint ptr %aclk_pcie to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %aclk_pcie, align 4
  %call.i = tail call i32 @clk_prepare(ptr noundef %3) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.do.end_crit_edge

entry.do.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.end.i:                                         ; preds = %entry
  %call1.i = tail call i32 @clk_enable(ptr noundef %3) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool2.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool2.not.i, label %if.end, label %if.then3.i

if.then3.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void @clk_unprepare(ptr noundef %3) #4
  br label %do.end

do.end:                                           ; preds = %if.then3.i, %entry.do.end_crit_edge
  %retval.0.i.ph = phi i32 [ %call1.i, %if.then3.i ], [ %call.i, %entry.do.end_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.110) #7
  br label %cleanup

if.end:                                           ; preds = %if.end.i
  %aclk_perf_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 12
  %4 = ptrtoint ptr %aclk_perf_pcie to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %aclk_perf_pcie, align 4
  %call.i42 = tail call i32 @clk_prepare(ptr noundef %5) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i42)
  %tobool.not.i43 = icmp eq i32 %call.i42, 0
  br i1 %tobool.not.i43, label %if.end.i46, label %if.end.do.end7_crit_edge

if.end.do.end7_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end7

if.end.i46:                                       ; preds = %if.end
  %call1.i44 = tail call i32 @clk_enable(ptr noundef %5) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i44)
  %tobool2.not.i45 = icmp eq i32 %call1.i44, 0
  br i1 %tobool2.not.i45, label %if.end8, label %if.then3.i47

if.then3.i47:                                     ; preds = %if.end.i46
  call void @__sanitizer_cov_trace_pc() #6
  tail call void @clk_unprepare(ptr noundef %5) #4
  br label %do.end7

do.end7:                                          ; preds = %if.then3.i47, %if.end.do.end7_crit_edge
  %retval.0.i48.ph = phi i32 [ %call1.i44, %if.then3.i47 ], [ %call.i42, %if.end.do.end7_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.113) #7
  br label %err_aclk_perf_pcie

if.end8:                                          ; preds = %if.end.i46
  %hclk_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 13
  %6 = ptrtoint ptr %hclk_pcie to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %hclk_pcie, align 4
  %call.i50 = tail call i32 @clk_prepare(ptr noundef %7) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i50)
  %tobool.not.i51 = icmp eq i32 %call.i50, 0
  br i1 %tobool.not.i51, label %if.end.i54, label %if.end8.do.end14_crit_edge

if.end8.do.end14_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end14

if.end.i54:                                       ; preds = %if.end8
  %call1.i52 = tail call i32 @clk_enable(ptr noundef %7) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i52)
  %tobool2.not.i53 = icmp eq i32 %call1.i52, 0
  br i1 %tobool2.not.i53, label %if.end15, label %if.then3.i55

if.then3.i55:                                     ; preds = %if.end.i54
  call void @__sanitizer_cov_trace_pc() #6
  tail call void @clk_unprepare(ptr noundef %7) #4
  br label %do.end14

do.end14:                                         ; preds = %if.then3.i55, %if.end8.do.end14_crit_edge
  %retval.0.i56.ph = phi i32 [ %call1.i52, %if.then3.i55 ], [ %call.i50, %if.end8.do.end14_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.116) #7
  br label %err_hclk_pcie

if.end15:                                         ; preds = %if.end.i54
  %clk_pcie_pm = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 14
  %8 = ptrtoint ptr %clk_pcie_pm to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %clk_pcie_pm, align 4
  %call.i58 = tail call i32 @clk_prepare(ptr noundef %9) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i58)
  %tobool.not.i59 = icmp eq i32 %call.i58, 0
  br i1 %tobool.not.i59, label %if.end.i62, label %if.end15.do.end21_crit_edge

if.end15.do.end21_crit_edge:                      ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end21

if.end.i62:                                       ; preds = %if.end15
  %call1.i60 = tail call i32 @clk_enable(ptr noundef %9) #4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i60)
  %tobool2.not.i61 = icmp eq i32 %call1.i60, 0
  br i1 %tobool2.not.i61, label %if.end.i62.cleanup_crit_edge, label %if.then3.i63

if.end.i62.cleanup_crit_edge:                     ; preds = %if.end.i62
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.then3.i63:                                     ; preds = %if.end.i62
  call void @__sanitizer_cov_trace_pc() #6
  tail call void @clk_unprepare(ptr noundef %9) #4
  br label %do.end21

do.end21:                                         ; preds = %if.then3.i63, %if.end15.do.end21_crit_edge
  %retval.0.i64.ph = phi i32 [ %call1.i60, %if.then3.i63 ], [ %call.i58, %if.end15.do.end21_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str.119) #7
  %10 = ptrtoint ptr %hclk_pcie to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %hclk_pcie, align 4
  tail call void @clk_disable(ptr noundef %11) #4
  tail call void @clk_unprepare(ptr noundef %11) #4
  br label %err_hclk_pcie

err_hclk_pcie:                                    ; preds = %do.end21, %do.end14
  %err.0 = phi i32 [ %retval.0.i56.ph, %do.end14 ], [ %retval.0.i64.ph, %do.end21 ]
  %12 = ptrtoint ptr %aclk_perf_pcie to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %aclk_perf_pcie, align 4
  tail call void @clk_disable(ptr noundef %13) #4
  tail call void @clk_unprepare(ptr noundef %13) #4
  br label %err_aclk_perf_pcie

err_aclk_perf_pcie:                               ; preds = %err_hclk_pcie, %do.end7
  %err.1 = phi i32 [ %retval.0.i48.ph, %do.end7 ], [ %err.0, %err_hclk_pcie ]
  %14 = ptrtoint ptr %aclk_pcie to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %aclk_pcie, align 4
  tail call void @clk_disable(ptr noundef %15) #4
  tail call void @clk_unprepare(ptr noundef %15) #4
  br label %cleanup

cleanup:                                          ; preds = %err_aclk_perf_pcie, %if.end.i62.cleanup_crit_edge, %do.end
  %retval.0 = phi i32 [ %retval.0.i.ph, %do.end ], [ %err.1, %err_aclk_perf_pcie ], [ 0, %if.end.i62.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_pcie_disable_clocks(ptr nocapture noundef readonly %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %clk_pcie_pm = getelementptr inbounds %struct.rockchip_pcie, ptr %data, i32 0, i32 14
  %0 = ptrtoint ptr %clk_pcie_pm to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %clk_pcie_pm, align 4
  tail call void @clk_disable(ptr noundef %1) #4
  tail call void @clk_unprepare(ptr noundef %1) #4
  %hclk_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %data, i32 0, i32 13
  %2 = ptrtoint ptr %hclk_pcie to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %hclk_pcie, align 4
  tail call void @clk_disable(ptr noundef %3) #4
  tail call void @clk_unprepare(ptr noundef %3) #4
  %aclk_perf_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %data, i32 0, i32 12
  %4 = ptrtoint ptr %aclk_perf_pcie to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %aclk_perf_pcie, align 4
  tail call void @clk_disable(ptr noundef %5) #4
  tail call void @clk_unprepare(ptr noundef %5) #4
  %aclk_pcie = getelementptr inbounds %struct.rockchip_pcie, ptr %data, i32 0, i32 11
  %6 = ptrtoint ptr %aclk_pcie to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %aclk_pcie, align 4
  tail call void @clk_disable(ptr noundef %7) #4
  tail call void @clk_unprepare(ptr noundef %7) #4
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_pcie_cfg_configuration_accesses(ptr nocapture noundef readonly %rockchip, i32 noundef %type) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !208
  tail call void @arm_heavy_mb() #4
  %apb_base.i = getelementptr inbounds %struct.rockchip_pcie, ptr %rockchip, i32 0, i32 1
  %0 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %apb_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 9437952
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 0) #4, !srcloc !207
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !208
  tail call void @arm_heavy_mb() #4
  %2 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %apb_base.i, align 4
  %add.ptr.i10 = getelementptr i8, ptr %3, i32 12582912
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i10, i32 402653184) #4, !srcloc !207
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !208
  tail call void @arm_heavy_mb() #4
  %4 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %apb_base.i, align 4
  %add.ptr.i12 = getelementptr i8, ptr %5, i32 12582916
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i12, i32 0) #4, !srcloc !207
  %6 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %apb_base.i, align 4
  %add.ptr.i14 = getelementptr i8, ptr %7, i32 12582920
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i14) #4, !srcloc !209
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !210
  %9 = and i32 %8, -251691009
  %10 = tail call i32 @llvm.bswap.i32(i32 %9)
  %or = or i32 %10, %type
  %or1 = or i32 %or, 8388608
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !208
  tail call void @arm_heavy_mb() #4
  %11 = tail call i32 @llvm.bswap.i32(i32 %or1) #4
  %12 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %apb_base.i, align 4
  %add.ptr.i16 = getelementptr i8, ptr %13, i32 12582920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i16, i32 %11) #4, !srcloc !207
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !208
  tail call void @arm_heavy_mb() #4
  %14 = ptrtoint ptr %apb_base.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %apb_base.i, align 4
  %add.ptr.i18 = getelementptr i8, ptr %15, i32 12582924
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i18, i32 0) #4, !srcloc !207
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_property_read_variable_u32_array(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @__devm_reset_control_get(ptr noundef, ptr noundef, i32 noundef, i1 noundef zeroext, i1 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_prepare(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_enable(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_unprepare(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_disable(ptr noundef) local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #3

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #4

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #5 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 95)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #5 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 95)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #4 = { nounwind }
attributes #5 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #6 = { nomerge }
attributes #7 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !11, !12, !13, !14, !15, !16, !18, !20, !21, !22, !23, !25, !27, !28, !29, !31, !33, !34, !35, !37, !39, !40, !41, !43, !45, !46, !47, !49, !51, !52, !53, !55, !57, !58, !59, !61, !63, !65, !66, !67, !69, !71, !72, !73, !75, !77, !78, !79, !81, !82, !83, !85, !87, !88, !89, !90, !92, !93, !94, !96, !97, !98, !100, !101, !102, !104, !105, !106, !108, !109, !110, !112, !113, !114, !116, !117, !118, !120, !121, !122, !124, !125, !126, !128, !129, !130, !132, !133, !134, !136, !137, !138, !140, !141, !142, !144, !145, !146, !148, !149, !150, !152, !154, !156, !157, !158, !159, !161, !162, !163, !165, !167, !168, !169, !171, !173, !175, !176, !177, !178, !180, !181, !182, !184, !185, !186, !188, !189, !190, !192, !194}
!llvm.module.flags = !{!196, !197, !198, !199, !200, !201, !202, !203}
!llvm.ident = !{!204}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 36, i32 11}
!2 = !{ptr @.str.1, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 43, i32 12}
!4 = !{ptr @.str.2, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 49, i32 47}
!6 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 58, i32 35}
!8 = !{ptr @.str.4, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 62, i32 3}
!10 = !{ptr @.str.5, !9, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @.str.6, !9, !"<string literal>", i1 false, i1 false}
!12 = !{ptr @.str.7, !9, !"<string literal>", i1 false, i1 false}
!13 = !{ptr @.str.8, !9, !"<string literal>", i1 false, i1 false}
!14 = !{ptr @rockchip_pcie_parse_dt._entry, !9, !"_entry", i1 false, i1 false}
!15 = !{ptr @rockchip_pcie_parse_dt._entry_ptr, !9, !"_entry_ptr", i1 false, i1 false}
!16 = !{ptr @.str.9, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 70, i32 61}
!18 = !{ptr @.str.11, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 73, i32 4}
!20 = !{ptr @.str.12, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @rockchip_pcie_parse_dt._entry.10, !19, !"_entry", i1 false, i1 false}
!22 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.13, !19, !"_entry_ptr", i1 false, i1 false}
!23 = !{ptr @.str.14, !24, !"<string literal>", i1 false, i1 false}
!24 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 77, i32 61}
!25 = !{ptr @.str.16, !26, !"<string literal>", i1 false, i1 false}
!26 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 80, i32 4}
!27 = !{ptr @rockchip_pcie_parse_dt._entry.15, !26, !"_entry", i1 false, i1 false}
!28 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.17, !26, !"_entry_ptr", i1 false, i1 false}
!29 = !{ptr @.str.18, !30, !"<string literal>", i1 false, i1 false}
!30 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 85, i32 9}
!31 = !{ptr @.str.20, !32, !"<string literal>", i1 false, i1 false}
!32 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 88, i32 4}
!33 = !{ptr @rockchip_pcie_parse_dt._entry.19, !32, !"_entry", i1 false, i1 false}
!34 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.21, !32, !"_entry_ptr", i1 false, i1 false}
!35 = !{ptr @.str.22, !36, !"<string literal>", i1 false, i1 false}
!36 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 92, i32 61}
!37 = !{ptr @.str.24, !38, !"<string literal>", i1 false, i1 false}
!38 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 95, i32 4}
!39 = !{ptr @rockchip_pcie_parse_dt._entry.23, !38, !"_entry", i1 false, i1 false}
!40 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.25, !38, !"_entry_ptr", i1 false, i1 false}
!41 = !{ptr @.str.26, !42, !"<string literal>", i1 false, i1 false}
!42 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 99, i32 59}
!43 = !{ptr @.str.28, !44, !"<string literal>", i1 false, i1 false}
!44 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 102, i32 4}
!45 = !{ptr @rockchip_pcie_parse_dt._entry.27, !44, !"_entry", i1 false, i1 false}
!46 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.29, !44, !"_entry_ptr", i1 false, i1 false}
!47 = !{ptr @.str.30, !48, !"<string literal>", i1 false, i1 false}
!48 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 106, i32 61}
!49 = !{ptr @.str.32, !50, !"<string literal>", i1 false, i1 false}
!50 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 109, i32 4}
!51 = !{ptr @rockchip_pcie_parse_dt._entry.31, !50, !"_entry", i1 false, i1 false}
!52 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.33, !50, !"_entry_ptr", i1 false, i1 false}
!53 = !{ptr @.str.34, !54, !"<string literal>", i1 false, i1 false}
!54 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 113, i32 61}
!55 = !{ptr @.str.36, !56, !"<string literal>", i1 false, i1 false}
!56 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 116, i32 4}
!57 = !{ptr @rockchip_pcie_parse_dt._entry.35, !56, !"_entry", i1 false, i1 false}
!58 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.37, !56, !"_entry_ptr", i1 false, i1 false}
!59 = !{ptr @.str.38, !60, !"<string literal>", i1 false, i1 false}
!60 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 121, i32 52}
!61 = !{ptr @.str.39, !62, !"<string literal>", i1 false, i1 false}
!62 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 125, i32 11}
!63 = !{ptr @.str.41, !64, !"<string literal>", i1 false, i1 false}
!64 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 130, i32 3}
!65 = !{ptr @rockchip_pcie_parse_dt._entry.40, !64, !"_entry", i1 false, i1 false}
!66 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.42, !64, !"_entry_ptr", i1 false, i1 false}
!67 = !{ptr @.str.43, !68, !"<string literal>", i1 false, i1 false}
!68 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 134, i32 47}
!69 = !{ptr @.str.45, !70, !"<string literal>", i1 false, i1 false}
!70 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 136, i32 3}
!71 = !{ptr @rockchip_pcie_parse_dt._entry.44, !70, !"_entry", i1 false, i1 false}
!72 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.46, !70, !"_entry_ptr", i1 false, i1 false}
!73 = !{ptr @.str.47, !74, !"<string literal>", i1 false, i1 false}
!74 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 140, i32 42}
!75 = !{ptr @.str.49, !76, !"<string literal>", i1 false, i1 false}
!76 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 142, i32 3}
!77 = !{ptr @rockchip_pcie_parse_dt._entry.48, !76, !"_entry", i1 false, i1 false}
!78 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.50, !76, !"_entry_ptr", i1 false, i1 false}
!79 = !{ptr @.str.52, !80, !"<string literal>", i1 false, i1 false}
!80 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 148, i32 3}
!81 = !{ptr @rockchip_pcie_parse_dt._entry.51, !80, !"_entry", i1 false, i1 false}
!82 = !{ptr @rockchip_pcie_parse_dt._entry_ptr.53, !80, !"_entry_ptr", i1 false, i1 false}
!83 = !{ptr @__ksymtab_rockchip_pcie_parse_dt, !84, !"__ksymtab_rockchip_pcie_parse_dt", i1 false, i1 false}
!84 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 154, i32 1}
!85 = !{ptr @.str.54, !86, !"<string literal>", i1 false, i1 false}
!86 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 164, i32 3}
!87 = !{ptr @.str.55, !86, !"<string literal>", i1 false, i1 false}
!88 = !{ptr @rockchip_pcie_init_port._entry, !86, !"_entry", i1 false, i1 false}
!89 = !{ptr @rockchip_pcie_init_port._entry_ptr, !86, !"_entry_ptr", i1 false, i1 false}
!90 = !{ptr @.str.57, !91, !"<string literal>", i1 false, i1 false}
!91 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 170, i32 3}
!92 = !{ptr @rockchip_pcie_init_port._entry.56, !91, !"_entry", i1 false, i1 false}
!93 = !{ptr @rockchip_pcie_init_port._entry_ptr.58, !91, !"_entry_ptr", i1 false, i1 false}
!94 = !{ptr @.str.60, !95, !"<string literal>", i1 false, i1 false}
!95 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 176, i32 3}
!96 = !{ptr @rockchip_pcie_init_port._entry.59, !95, !"_entry", i1 false, i1 false}
!97 = !{ptr @rockchip_pcie_init_port._entry_ptr.61, !95, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @.str.63, !99, !"<string literal>", i1 false, i1 false}
!99 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 183, i32 4}
!100 = !{ptr @rockchip_pcie_init_port._entry.62, !99, !"_entry", i1 false, i1 false}
!101 = !{ptr @rockchip_pcie_init_port._entry_ptr.64, !99, !"_entry_ptr", i1 false, i1 false}
!102 = !{ptr @.str.66, !103, !"<string literal>", i1 false, i1 false}
!103 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 190, i32 3}
!104 = !{ptr @rockchip_pcie_init_port._entry.65, !103, !"_entry", i1 false, i1 false}
!105 = !{ptr @rockchip_pcie_init_port._entry_ptr.67, !103, !"_entry_ptr", i1 false, i1 false}
!106 = !{ptr @.str.69, !107, !"<string literal>", i1 false, i1 false}
!107 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 196, i32 3}
!108 = !{ptr @rockchip_pcie_init_port._entry.68, !107, !"_entry", i1 false, i1 false}
!109 = !{ptr @rockchip_pcie_init_port._entry_ptr.70, !107, !"_entry_ptr", i1 false, i1 false}
!110 = !{ptr @.str.72, !111, !"<string literal>", i1 false, i1 false}
!111 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 202, i32 3}
!112 = !{ptr @rockchip_pcie_init_port._entry.71, !111, !"_entry", i1 false, i1 false}
!113 = !{ptr @rockchip_pcie_init_port._entry_ptr.73, !111, !"_entry_ptr", i1 false, i1 false}
!114 = !{ptr @.str.75, !115, !"<string literal>", i1 false, i1 false}
!115 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 208, i32 3}
!116 = !{ptr @rockchip_pcie_init_port._entry.74, !115, !"_entry", i1 false, i1 false}
!117 = !{ptr @rockchip_pcie_init_port._entry_ptr.76, !115, !"_entry_ptr", i1 false, i1 false}
!118 = !{ptr @.str.78, !119, !"<string literal>", i1 false, i1 false}
!119 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 216, i32 3}
!120 = !{ptr @rockchip_pcie_init_port._entry.77, !119, !"_entry", i1 false, i1 false}
!121 = !{ptr @rockchip_pcie_init_port._entry_ptr.79, !119, !"_entry_ptr", i1 false, i1 false}
!122 = !{ptr @.str.81, !123, !"<string literal>", i1 false, i1 false}
!123 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 222, i32 3}
!124 = !{ptr @rockchip_pcie_init_port._entry.80, !123, !"_entry", i1 false, i1 false}
!125 = !{ptr @rockchip_pcie_init_port._entry_ptr.82, !123, !"_entry_ptr", i1 false, i1 false}
!126 = !{ptr @.str.84, !127, !"<string literal>", i1 false, i1 false}
!127 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 228, i32 3}
!128 = !{ptr @rockchip_pcie_init_port._entry.83, !127, !"_entry", i1 false, i1 false}
!129 = !{ptr @rockchip_pcie_init_port._entry_ptr.85, !127, !"_entry_ptr", i1 false, i1 false}
!130 = !{ptr @.str.87, !131, !"<string literal>", i1 false, i1 false}
!131 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 252, i32 4}
!132 = !{ptr @rockchip_pcie_init_port._entry.86, !131, !"_entry", i1 false, i1 false}
!133 = !{ptr @rockchip_pcie_init_port._entry_ptr.88, !131, !"_entry_ptr", i1 false, i1 false}
!134 = !{ptr @.str.90, !135, !"<string literal>", i1 false, i1 false}
!135 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 263, i32 3}
!136 = !{ptr @rockchip_pcie_init_port._entry.89, !135, !"_entry", i1 false, i1 false}
!137 = !{ptr @rockchip_pcie_init_port._entry_ptr.91, !135, !"_entry_ptr", i1 false, i1 false}
!138 = !{ptr @.str.93, !139, !"<string literal>", i1 false, i1 false}
!139 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 269, i32 3}
!140 = !{ptr @rockchip_pcie_init_port._entry.92, !139, !"_entry", i1 false, i1 false}
!141 = !{ptr @rockchip_pcie_init_port._entry_ptr.94, !139, !"_entry_ptr", i1 false, i1 false}
!142 = !{ptr @.str.96, !143, !"<string literal>", i1 false, i1 false}
!143 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 275, i32 3}
!144 = !{ptr @rockchip_pcie_init_port._entry.95, !143, !"_entry", i1 false, i1 false}
!145 = !{ptr @rockchip_pcie_init_port._entry_ptr.97, !143, !"_entry_ptr", i1 false, i1 false}
!146 = !{ptr @.str.99, !147, !"<string literal>", i1 false, i1 false}
!147 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 281, i32 3}
!148 = !{ptr @rockchip_pcie_init_port._entry.98, !147, !"_entry", i1 false, i1 false}
!149 = !{ptr @rockchip_pcie_init_port._entry_ptr.100, !147, !"_entry_ptr", i1 false, i1 false}
!150 = !{ptr @__ksymtab_rockchip_pcie_init_port, !151, !"__ksymtab_rockchip_pcie_init_port", i1 false, i1 false}
!151 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 295, i32 1}
!152 = !{ptr @.str.101, !153, !"<string literal>", i1 false, i1 false}
!153 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 304, i32 26}
!154 = !{ptr @.str.102, !155, !"<string literal>", i1 false, i1 false}
!155 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 308, i32 3}
!156 = !{ptr @.str.103, !155, !"<string literal>", i1 false, i1 false}
!157 = !{ptr @rockchip_pcie_get_phys._entry, !155, !"_entry", i1 false, i1 false}
!158 = !{ptr @rockchip_pcie_get_phys._entry_ptr, !155, !"_entry_ptr", i1 false, i1 false}
!159 = !{ptr @.str.104, !160, !"<string literal>", i1 false, i1 false}
!160 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 315, i32 2}
!161 = !{ptr @.str.105, !160, !"<string literal>", i1 false, i1 false}
!162 = !{ptr @rockchip_pcie_get_phys.__UNIQUE_ID_ddebug293, !160, !"__UNIQUE_ID_ddebug293", i1 false, i1 false}
!163 = !{ptr @.str.106, !164, !"<string literal>", i1 false, i1 false}
!164 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 318, i32 32}
!165 = !{ptr @.str.108, !166, !"<string literal>", i1 false, i1 false}
!166 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 327, i32 5}
!167 = !{ptr @rockchip_pcie_get_phys._entry.107, !166, !"_entry", i1 false, i1 false}
!168 = !{ptr @rockchip_pcie_get_phys._entry_ptr.109, !166, !"_entry_ptr", i1 false, i1 false}
!169 = !{ptr @__ksymtab_rockchip_pcie_get_phys, !170, !"__ksymtab_rockchip_pcie_get_phys", i1 false, i1 false}
!170 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 337, i32 1}
!171 = !{ptr @__ksymtab_rockchip_pcie_deinit_phys, !172, !"__ksymtab_rockchip_pcie_deinit_phys", i1 false, i1 false}
!172 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 350, i32 1}
!173 = !{ptr @.str.110, !174, !"<string literal>", i1 false, i1 false}
!174 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 359, i32 3}
!175 = !{ptr @.str.111, !174, !"<string literal>", i1 false, i1 false}
!176 = !{ptr @rockchip_pcie_enable_clocks._entry, !174, !"_entry", i1 false, i1 false}
!177 = !{ptr @rockchip_pcie_enable_clocks._entry_ptr, !174, !"_entry_ptr", i1 false, i1 false}
!178 = !{ptr @.str.113, !179, !"<string literal>", i1 false, i1 false}
!179 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 365, i32 3}
!180 = !{ptr @rockchip_pcie_enable_clocks._entry.112, !179, !"_entry", i1 false, i1 false}
!181 = !{ptr @rockchip_pcie_enable_clocks._entry_ptr.114, !179, !"_entry_ptr", i1 false, i1 false}
!182 = !{ptr @.str.116, !183, !"<string literal>", i1 false, i1 false}
!183 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 371, i32 3}
!184 = !{ptr @rockchip_pcie_enable_clocks._entry.115, !183, !"_entry", i1 false, i1 false}
!185 = !{ptr @rockchip_pcie_enable_clocks._entry_ptr.117, !183, !"_entry_ptr", i1 false, i1 false}
!186 = !{ptr @.str.119, !187, !"<string literal>", i1 false, i1 false}
!187 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 377, i32 3}
!188 = !{ptr @rockchip_pcie_enable_clocks._entry.118, !187, !"_entry", i1 false, i1 false}
!189 = !{ptr @rockchip_pcie_enable_clocks._entry_ptr.120, !187, !"_entry_ptr", i1 false, i1 false}
!190 = !{ptr @__ksymtab_rockchip_pcie_enable_clocks, !191, !"__ksymtab_rockchip_pcie_enable_clocks", i1 false, i1 false}
!191 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 391, i32 1}
!192 = !{ptr @__ksymtab_rockchip_pcie_disable_clocks, !193, !"__ksymtab_rockchip_pcie_disable_clocks", i1 false, i1 false}
!193 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 402, i32 1}
!194 = !{ptr @__ksymtab_rockchip_pcie_cfg_configuration_accesses, !195, !"__ksymtab_rockchip_pcie_cfg_configuration_accesses", i1 false, i1 false}
!195 = !{!"../drivers/pci/controller/pcie-rockchip.c", i32 423, i32 1}
!196 = !{i32 1, !"wchar_size", i32 2}
!197 = !{i32 1, !"min_enum_size", i32 4}
!198 = !{i32 8, !"branch-target-enforcement", i32 0}
!199 = !{i32 8, !"sign-return-address", i32 0}
!200 = !{i32 8, !"sign-return-address-all", i32 0}
!201 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!202 = !{i32 7, !"uwtable", i32 1}
!203 = !{i32 7, !"frame-pointer", i32 2}
!204 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!205 = !{i8 0, i8 2}
!206 = !{i64 2148731134, i64 2148731139, i64 2148731152, i64 2148731196, i64 2148731230, i64 2148731251}
!207 = !{i64 6005576}
!208 = !{i64 2155552029}
!209 = !{i64 6005994}
!210 = !{i64 2155551808}
