INFO: [VRFC 10-163] Analyzing VHDL file "/home/sbo/SSDS/Exams/2022-02-11/ex1_combinational/ex1_combinational.srcs/sim_1/new/comb_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
