
STM32_CAN_Receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005528  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  080056b8  080056b8  000066b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057f8  080057f8  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080057f8  080057f8  000067f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005800  08005800  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005800  08005800  00006800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005804  08005804  00006804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005808  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007060  2**0
                  CONTENTS
 10 .bss          00004298  20000060  20000060  00007060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200042f8  200042f8  00007060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014dbe  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e35  00000000  00000000  0001be4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011f8  00000000  00000000  0001ec88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000df6  00000000  00000000  0001fe80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023370  00000000  00000000  00020c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012f31  00000000  00000000  00043fe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d695a  00000000  00000000  00056f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d871  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005060  00000000  00000000  0012d8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  00132914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080056a0 	.word	0x080056a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080056a0 	.word	0x080056a0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000007c 	.word	0x2000007c
 80005dc:	2000011c 	.word	0x2000011c

080005e0 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE BEGIN 0 */

//-------------------------------------------------------- USER CODE ---------------------------------------------------------------------------------//

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  // Get received message
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 80005e8:	4b1c      	ldr	r3, [pc, #112]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80005ea:	4a1d      	ldr	r2, [pc, #116]	@ (8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f000 ff30 	bl	8001454 <HAL_CAN_GetRxMessage>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d12c      	bne.n	8000654 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
  {
    if (RxHeader.StdId == 0x0A9 && RxHeader.DLC >= 4)
 80005fa:	4b19      	ldr	r3, [pc, #100]	@ (8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2ba9      	cmp	r3, #169	@ 0xa9
 8000600:	d128      	bne.n	8000654 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
 8000602:	4b17      	ldr	r3, [pc, #92]	@ (8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8000604:	691b      	ldr	r3, [r3, #16]
 8000606:	2b03      	cmp	r3, #3
 8000608:	d924      	bls.n	8000654 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
    {
      // Extract 16-bit sensor values from data bytes
      LDR_Value  = (RxData[0] << 8) | RxData[1];
 800060a:	4b14      	ldr	r3, [pc, #80]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	b21b      	sxth	r3, r3
 8000610:	021b      	lsls	r3, r3, #8
 8000612:	b21a      	sxth	r2, r3
 8000614:	4b11      	ldr	r3, [pc, #68]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000616:	785b      	ldrb	r3, [r3, #1]
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	b21b      	sxth	r3, r3
 800061e:	b29a      	uxth	r2, r3
 8000620:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8000622:	801a      	strh	r2, [r3, #0]
      MQ5_Value  = (RxData[2] << 8) | RxData[3];
 8000624:	4b0d      	ldr	r3, [pc, #52]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000626:	789b      	ldrb	r3, [r3, #2]
 8000628:	b21b      	sxth	r3, r3
 800062a:	021b      	lsls	r3, r3, #8
 800062c:	b21a      	sxth	r2, r3
 800062e:	4b0b      	ldr	r3, [pc, #44]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000630:	78db      	ldrb	r3, [r3, #3]
 8000632:	b21b      	sxth	r3, r3
 8000634:	4313      	orrs	r3, r2
 8000636:	b21b      	sxth	r3, r3
 8000638:	b29a      	uxth	r2, r3
 800063a:	4b0b      	ldr	r3, [pc, #44]	@ (8000668 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800063c:	801a      	strh	r2, [r3, #0]
      Temp_Value = (RxData[4] << 8) | RxData[5];
 800063e:	4b07      	ldr	r3, [pc, #28]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000640:	795a      	ldrb	r2, [r3, #5]
 8000642:	4b0a      	ldr	r3, [pc, #40]	@ (800066c <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8000644:	701a      	strb	r2, [r3, #0]
      Hum_Value  = (RxData[6] << 8) | RxData[7];
 8000646:	4b05      	ldr	r3, [pc, #20]	@ (800065c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000648:	79da      	ldrb	r2, [r3, #7]
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 800064c:	701a      	strb	r2, [r3, #0]
      dataReady  = 1;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8000654:	bf00      	nop
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	200003fc 	.word	0x200003fc
 8000660:	200003e0 	.word	0x200003e0
 8000664:	20000406 	.word	0x20000406
 8000668:	20000408 	.word	0x20000408
 800066c:	2000040a 	.word	0x2000040a
 8000670:	2000040b 	.word	0x2000040b
 8000674:	20000404 	.word	0x20000404

08000678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000678:	b5b0      	push	{r4, r5, r7, lr}
 800067a:	b096      	sub	sp, #88	@ 0x58
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067e:	f000 fc89 	bl	8000f94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000682:	f000 f859 	bl	8000738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000686:	f000 f96b 	bl	8000960 <MX_GPIO_Init>
  MX_CAN1_Init();
 800068a:	f000 f8bf 	bl	800080c <MX_CAN1_Init>
  MX_USART2_UART_Init();
 800068e:	f000 f913 	bl	80008b8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000692:	f000 f93b 	bl	800090c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan1);
 8000696:	4821      	ldr	r0, [pc, #132]	@ (800071c <main+0xa4>)
 8000698:	f000 fe98 	bl	80013cc <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING );
 800069c:	2102      	movs	r1, #2
 800069e:	481f      	ldr	r0, [pc, #124]	@ (800071c <main+0xa4>)
 80006a0:	f000 fffa 	bl	8001698 <HAL_CAN_ActivateNotification>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 80006a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000720 <main+0xa8>)
 80006a6:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80006aa:	461d      	mov	r5, r3
 80006ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006b8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f003 f883 	bl	80037ca <osThreadCreate>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4a17      	ldr	r2, [pc, #92]	@ (8000724 <main+0xac>)
 80006c8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osThreadDef(CANRxTask, canRxTask, osPriorityIdle, 0, 128);
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <main+0xb0>)
 80006cc:	f107 0420 	add.w	r4, r7, #32
 80006d0:	461d      	mov	r5, r3
 80006d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CANRxTaskHandle = osThreadCreate(osThread(CANRxTask), NULL);
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	2100      	movs	r1, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f003 f870 	bl	80037ca <osThreadCreate>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4a0f      	ldr	r2, [pc, #60]	@ (800072c <main+0xb4>)
 80006ee:	6013      	str	r3, [r2, #0]

  osThreadDef(CANRxTask1, canRxTask1, osPriorityIdle, 0, 128);
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <main+0xb8>)
 80006f2:	1d3c      	adds	r4, r7, #4
 80006f4:	461d      	mov	r5, r3
 80006f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LCDTaskHandle1 = osThreadCreate(osThread(CANRxTask1), NULL);
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f003 f85f 	bl	80037ca <osThreadCreate>
 800070c:	4603      	mov	r3, r0
 800070e:	4a09      	ldr	r2, [pc, #36]	@ (8000734 <main+0xbc>)
 8000710:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000712:	f003 f853 	bl	80037bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000716:	bf00      	nop
 8000718:	e7fd      	b.n	8000716 <main+0x9e>
 800071a:	bf00      	nop
 800071c:	2000031c 	.word	0x2000031c
 8000720:	080056c4 	.word	0x080056c4
 8000724:	200003d4 	.word	0x200003d4
 8000728:	080056ec 	.word	0x080056ec
 800072c:	200003d8 	.word	0x200003d8
 8000730:	08005714 	.word	0x08005714
 8000734:	200003dc 	.word	0x200003dc

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b094      	sub	sp, #80	@ 0x50
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 0320 	add.w	r3, r7, #32
 8000742:	2230      	movs	r2, #48	@ 0x30
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f004 face 	bl	8004ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800075c:	2300      	movs	r3, #0
 800075e:	60bb      	str	r3, [r7, #8]
 8000760:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <SystemClock_Config+0xcc>)
 8000762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000764:	4a27      	ldr	r2, [pc, #156]	@ (8000804 <SystemClock_Config+0xcc>)
 8000766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800076a:	6413      	str	r3, [r2, #64]	@ 0x40
 800076c:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <SystemClock_Config+0xcc>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000778:	2300      	movs	r3, #0
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	4b22      	ldr	r3, [pc, #136]	@ (8000808 <SystemClock_Config+0xd0>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a21      	ldr	r2, [pc, #132]	@ (8000808 <SystemClock_Config+0xd0>)
 8000782:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000786:	6013      	str	r3, [r2, #0]
 8000788:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <SystemClock_Config+0xd0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000794:	2301      	movs	r3, #1
 8000796:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000798:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800079c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079e:	2302      	movs	r3, #2
 80007a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a8:	2304      	movs	r3, #4
 80007aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80007ac:	2348      	movs	r3, #72	@ 0x48
 80007ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007b4:	2307      	movs	r3, #7
 80007b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b8:	f107 0320 	add.w	r3, r7, #32
 80007bc:	4618      	mov	r0, r3
 80007be:	f001 fc73 	bl	80020a8 <HAL_RCC_OscConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007c8:	f000 f9c6 	bl	8000b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007cc:	230f      	movs	r3, #15
 80007ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d0:	2302      	movs	r3, #2
 80007d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	2102      	movs	r1, #2
 80007ea:	4618      	mov	r0, r3
 80007ec:	f001 fed4 	bl	8002598 <HAL_RCC_ClockConfig>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007f6:	f000 f9af 	bl	8000b58 <Error_Handler>
  }
}
 80007fa:	bf00      	nop
 80007fc:	3750      	adds	r7, #80	@ 0x50
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800
 8000808:	40007000 	.word	0x40007000

0800080c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08a      	sub	sp, #40	@ 0x28
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000812:	4b27      	ldr	r3, [pc, #156]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000814:	4a27      	ldr	r2, [pc, #156]	@ (80008b4 <MX_CAN1_Init+0xa8>)
 8000816:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8000818:	4b25      	ldr	r3, [pc, #148]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 800081a:	2212      	movs	r2, #18
 800081c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800081e:	4b24      	ldr	r3, [pc, #144]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000824:	4b22      	ldr	r3, [pc, #136]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800082a:	4b21      	ldr	r3, [pc, #132]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 800082c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000830:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000832:	4b1f      	ldr	r3, [pc, #124]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000834:	2200      	movs	r2, #0
 8000836:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000838:	4b1d      	ldr	r3, [pc, #116]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 800083a:	2200      	movs	r2, #0
 800083c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800083e:	4b1c      	ldr	r3, [pc, #112]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000840:	2200      	movs	r2, #0
 8000842:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000844:	4b1a      	ldr	r3, [pc, #104]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000846:	2200      	movs	r2, #0
 8000848:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 800084c:	2200      	movs	r2, #0
 800084e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000850:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000852:	2200      	movs	r2, #0
 8000854:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000856:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 8000858:	2200      	movs	r2, #0
 800085a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800085c:	4814      	ldr	r0, [pc, #80]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 800085e:	f000 fbdb 	bl	8001018 <HAL_CAN_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000868:	f000 f976 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canFilterConfig;

    canFilterConfig.FilterActivation = ENABLE;
 800086c:	2301      	movs	r3, #1
 800086e:	623b      	str	r3, [r7, #32]
    canFilterConfig.FilterBank = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
    canFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000874:	2300      	movs	r3, #0
 8000876:	613b      	str	r3, [r7, #16]
    canFilterConfig.FilterIdHigh = 0x0A9 << 5;  // Standard ID in top bits
 8000878:	f44f 53a9 	mov.w	r3, #5408	@ 0x1520
 800087c:	603b      	str	r3, [r7, #0]
    canFilterConfig.FilterIdLow = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
    canFilterConfig.FilterMaskIdHigh = 0x7FF << 5;  // Match only 0x0A9
 8000882:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000886:	60bb      	str	r3, [r7, #8]
    canFilterConfig.FilterMaskIdLow = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	60fb      	str	r3, [r7, #12]
    canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
    canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000890:	2301      	movs	r3, #1
 8000892:	61fb      	str	r3, [r7, #28]

    if (HAL_CAN_ConfigFilter(&hcan1, &canFilterConfig) != HAL_OK)
 8000894:	463b      	mov	r3, r7
 8000896:	4619      	mov	r1, r3
 8000898:	4805      	ldr	r0, [pc, #20]	@ (80008b0 <MX_CAN1_Init+0xa4>)
 800089a:	f000 fcb9 	bl	8001210 <HAL_CAN_ConfigFilter>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_CAN1_Init+0x9c>
    {
      Error_Handler();
 80008a4:	f000 f958 	bl	8000b58 <Error_Handler>
    }
  /* USER CODE END CAN1_Init 2 */

}
 80008a8:	bf00      	nop
 80008aa:	3728      	adds	r7, #40	@ 0x28
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2000031c 	.word	0x2000031c
 80008b4:	40006400 	.word	0x40006400

080008b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008bc:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008be:	4a12      	ldr	r2, [pc, #72]	@ (8000908 <MX_USART2_UART_Init+0x50>)
 80008c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008c2:	4b10      	ldr	r3, [pc, #64]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008de:	220c      	movs	r2, #12
 80008e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_USART2_UART_Init+0x4c>)
 80008f0:	f002 fb40 	bl	8002f74 <HAL_UART_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008fa:	f000 f92d 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000344 	.word	0x20000344
 8000908:	40004400 	.word	0x40004400

0800090c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000910:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000912:	4a12      	ldr	r2, [pc, #72]	@ (800095c <MX_USART3_UART_Init+0x50>)
 8000914:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000916:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000918:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800091c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800091e:	4b0e      	ldr	r3, [pc, #56]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800092a:	4b0b      	ldr	r3, [pc, #44]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000932:	220c      	movs	r2, #12
 8000934:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000936:	4b08      	ldr	r3, [pc, #32]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800093c:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000942:	4805      	ldr	r0, [pc, #20]	@ (8000958 <MX_USART3_UART_Init+0x4c>)
 8000944:	f002 fb16 	bl	8002f74 <HAL_UART_Init>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800094e:	f000 f903 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	2000038c 	.word	0x2000038c
 800095c:	40004800 	.word	0x40004800

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	f107 030c 	add.w	r3, r7, #12
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	60bb      	str	r3, [r7, #8]
 800097a:	4b20      	ldr	r3, [pc, #128]	@ (80009fc <MX_GPIO_Init+0x9c>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a1f      	ldr	r2, [pc, #124]	@ (80009fc <MX_GPIO_Init+0x9c>)
 8000980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <MX_GPIO_Init+0x9c>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	4b19      	ldr	r3, [pc, #100]	@ (80009fc <MX_GPIO_Init+0x9c>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a18      	ldr	r2, [pc, #96]	@ (80009fc <MX_GPIO_Init+0x9c>)
 800099c:	f043 0302 	orr.w	r3, r3, #2
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_GPIO_Init+0x9c>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0302 	and.w	r3, r3, #2
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	603b      	str	r3, [r7, #0]
 80009b2:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <MX_GPIO_Init+0x9c>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	4a11      	ldr	r2, [pc, #68]	@ (80009fc <MX_GPIO_Init+0x9c>)
 80009b8:	f043 0308 	orr.w	r3, r3, #8
 80009bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009be:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_GPIO_Init+0x9c>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	f003 0308 	and.w	r3, r3, #8
 80009c6:	603b      	str	r3, [r7, #0]
 80009c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 80009d0:	480b      	ldr	r0, [pc, #44]	@ (8000a00 <MX_GPIO_Init+0xa0>)
 80009d2:	f001 fb35 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80009d6:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80009da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	2301      	movs	r3, #1
 80009de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2300      	movs	r3, #0
 80009e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e8:	f107 030c 	add.w	r3, r7, #12
 80009ec:	4619      	mov	r1, r3
 80009ee:	4804      	ldr	r0, [pc, #16]	@ (8000a00 <MX_GPIO_Init+0xa0>)
 80009f0:	f001 f98a 	bl	8001d08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009f4:	bf00      	nop
 80009f6:	3720      	adds	r7, #32
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40023800 	.word	0x40023800
 8000a00:	40020c00 	.word	0x40020c00

08000a04 <canRxTask>:

/* USER CODE BEGIN 4 */
void canRxTask(void const * argument)
{
 8000a04:	b590      	push	{r4, r7, lr}
 8000a06:	b0ab      	sub	sp, #172	@ 0xac
 8000a08:	af02      	add	r7, sp, #8
 8000a0a:	6078      	str	r0, [r7, #4]
  char uartMsg[150];
  for (;;)
  {
    if (dataReady)
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <canRxTask+0x78>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d02c      	beq.n	8000a70 <canRxTask+0x6c>
    {
    	 sprintf(uartMsg,"{\"LDR_DATA\":%u,\"MQ5_DATA\":%u,\"TEMPERATURE\":%u,\"HUMIDITY\":%u,\"LOCATION\":\"Lab1\"}\n",LDR_Value, MQ5_Value, Temp_Value, Hum_Value);
 8000a16:	4b1a      	ldr	r3, [pc, #104]	@ (8000a80 <canRxTask+0x7c>)
 8000a18:	881b      	ldrh	r3, [r3, #0]
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <canRxTask+0x80>)
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	461c      	mov	r4, r3
 8000a22:	4b19      	ldr	r3, [pc, #100]	@ (8000a88 <canRxTask+0x84>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	461a      	mov	r2, r3
 8000a28:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <canRxTask+0x88>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	f107 0008 	add.w	r0, r7, #8
 8000a30:	9301      	str	r3, [sp, #4]
 8000a32:	9200      	str	r2, [sp, #0]
 8000a34:	4623      	mov	r3, r4
 8000a36:	460a      	mov	r2, r1
 8000a38:	4915      	ldr	r1, [pc, #84]	@ (8000a90 <canRxTask+0x8c>)
 8000a3a:	f004 f933 	bl	8004ca4 <siprintf>
    	 HAL_UART_Transmit(&huart2, (uint8_t*)uartMsg, strlen(uartMsg), HAL_MAX_DELAY);
 8000a3e:	f107 0308 	add.w	r3, r7, #8
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fbc4 	bl	80001d0 <strlen>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	f107 0108 	add.w	r1, r7, #8
 8000a50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a54:	480f      	ldr	r0, [pc, #60]	@ (8000a94 <canRxTask+0x90>)
 8000a56:	f002 fadd 	bl	8003014 <HAL_UART_Transmit>
    	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000a5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a5e:	480e      	ldr	r0, [pc, #56]	@ (8000a98 <canRxTask+0x94>)
 8000a60:	f001 fb07 	bl	8002072 <HAL_GPIO_TogglePin>

      dataReady = 0;
 8000a64:	4b05      	ldr	r3, [pc, #20]	@ (8000a7c <canRxTask+0x78>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	701a      	strb	r2, [r3, #0]
      dataReady_1 = 1;
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <canRxTask+0x98>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	701a      	strb	r2, [r3, #0]
    }
    osDelay(10000);
 8000a70:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000a74:	f002 fef5 	bl	8003862 <osDelay>
    if (dataReady)
 8000a78:	e7c8      	b.n	8000a0c <canRxTask+0x8>
 8000a7a:	bf00      	nop
 8000a7c:	20000404 	.word	0x20000404
 8000a80:	20000406 	.word	0x20000406
 8000a84:	20000408 	.word	0x20000408
 8000a88:	2000040a 	.word	0x2000040a
 8000a8c:	2000040b 	.word	0x2000040b
 8000a90:	08005730 	.word	0x08005730
 8000a94:	20000344 	.word	0x20000344
 8000a98:	40020c00 	.word	0x40020c00
 8000a9c:	20000405 	.word	0x20000405

08000aa0 <canRxTask1>:
  }
}

void canRxTask1(void const * argument)
{
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b093      	sub	sp, #76	@ 0x4c
 8000aa4:	af02      	add	r7, sp, #8
 8000aa6:	6078      	str	r0, [r7, #4]

  char Msg2[50];
  for (;;)
  {
    if (dataReady_1)
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <canRxTask1+0x68>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d024      	beq.n	8000afc <canRxTask1+0x5c>
    {
    	sprintf(Msg2,"LDR:%u  MQ5:%u Temp:%u Humi:%u \r\n ",LDR_Value, MQ5_Value,Temp_Value,Hum_Value);
 8000ab2:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <canRxTask1+0x6c>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <canRxTask1+0x70>)
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	461c      	mov	r4, r3
 8000abe:	4b15      	ldr	r3, [pc, #84]	@ (8000b14 <canRxTask1+0x74>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <canRxTask1+0x78>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	f107 000c 	add.w	r0, r7, #12
 8000acc:	9301      	str	r3, [sp, #4]
 8000ace:	9200      	str	r2, [sp, #0]
 8000ad0:	4623      	mov	r3, r4
 8000ad2:	460a      	mov	r2, r1
 8000ad4:	4911      	ldr	r1, [pc, #68]	@ (8000b1c <canRxTask1+0x7c>)
 8000ad6:	f004 f8e5 	bl	8004ca4 <siprintf>

   	 HAL_UART_Transmit(&huart3, (uint8_t*)Msg2, strlen(Msg2), HAL_MAX_DELAY);
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fb76 	bl	80001d0 <strlen>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	f107 010c 	add.w	r1, r7, #12
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000af0:	480b      	ldr	r0, [pc, #44]	@ (8000b20 <canRxTask1+0x80>)
 8000af2:	f002 fa8f 	bl	8003014 <HAL_UART_Transmit>

      dataReady_1 = 0;
 8000af6:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <canRxTask1+0x68>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
    }
    osDelay(1000);
 8000afc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b00:	f002 feaf 	bl	8003862 <osDelay>
    if (dataReady_1)
 8000b04:	e7d0      	b.n	8000aa8 <canRxTask1+0x8>
 8000b06:	bf00      	nop
 8000b08:	20000405 	.word	0x20000405
 8000b0c:	20000406 	.word	0x20000406
 8000b10:	20000408 	.word	0x20000408
 8000b14:	2000040a 	.word	0x2000040a
 8000b18:	2000040b 	.word	0x2000040b
 8000b1c:	08005780 	.word	0x08005780
 8000b20:	2000038c 	.word	0x2000038c

08000b24 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f002 fe98 	bl	8003862 <osDelay>
 8000b32:	e7fb      	b.n	8000b2c <StartDefaultTask+0x8>

08000b34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a04      	ldr	r2, [pc, #16]	@ (8000b54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d101      	bne.n	8000b4a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b46:	f000 fa47 	bl	8000fd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40001000 	.word	0x40001000

08000b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b5c:	b672      	cpsid	i
}
 8000b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <Error_Handler+0x8>

08000b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b72:	4a11      	ldr	r2, [pc, #68]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b96:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	210f      	movs	r1, #15
 8000ba6:	f06f 0001 	mvn.w	r0, #1
 8000baa:	f001 f883 	bl	8001cb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023800 	.word	0x40023800

08000bbc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	@ 0x28
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0314 	add.w	r3, r7, #20
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c50 <HAL_CAN_MspInit+0x94>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d134      	bne.n	8000c48 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <HAL_CAN_MspInit+0x98>)
 8000be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c54 <HAL_CAN_MspInit+0x98>)
 8000be8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bee:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <HAL_CAN_MspInit+0x98>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <HAL_CAN_MspInit+0x98>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a14      	ldr	r2, [pc, #80]	@ (8000c54 <HAL_CAN_MspInit+0x98>)
 8000c04:	f043 0302 	orr.w	r3, r3, #2
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <HAL_CAN_MspInit+0x98>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c24:	2303      	movs	r3, #3
 8000c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000c28:	2309      	movs	r3, #9
 8000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4619      	mov	r1, r3
 8000c32:	4809      	ldr	r0, [pc, #36]	@ (8000c58 <HAL_CAN_MspInit+0x9c>)
 8000c34:	f001 f868 	bl	8001d08 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2105      	movs	r1, #5
 8000c3c:	2014      	movs	r0, #20
 8000c3e:	f001 f839 	bl	8001cb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000c42:	2014      	movs	r0, #20
 8000c44:	f001 f852 	bl	8001cec <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000c48:	bf00      	nop
 8000c4a:	3728      	adds	r7, #40	@ 0x28
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40006400 	.word	0x40006400
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020400 	.word	0x40020400

08000c5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08c      	sub	sp, #48	@ 0x30
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 031c 	add.w	r3, r7, #28
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a32      	ldr	r2, [pc, #200]	@ (8000d44 <HAL_UART_MspInit+0xe8>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d12c      	bne.n	8000cd8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
 8000c82:	4b31      	ldr	r3, [pc, #196]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c86:	4a30      	ldr	r2, [pc, #192]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c96:	61bb      	str	r3, [r7, #24]
 8000c98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a29      	ldr	r2, [pc, #164]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000ca4:	f043 0308 	orr.w	r3, r3, #8
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b27      	ldr	r3, [pc, #156]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0308 	and.w	r3, r3, #8
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000cb6:	2360      	movs	r3, #96	@ 0x60
 8000cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cc6:	2307      	movs	r3, #7
 8000cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cca:	f107 031c 	add.w	r3, r7, #28
 8000cce:	4619      	mov	r1, r3
 8000cd0:	481e      	ldr	r0, [pc, #120]	@ (8000d4c <HAL_UART_MspInit+0xf0>)
 8000cd2:	f001 f819 	bl	8001d08 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cd6:	e031      	b.n	8000d3c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a1c      	ldr	r2, [pc, #112]	@ (8000d50 <HAL_UART_MspInit+0xf4>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d12c      	bne.n	8000d3c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	4b18      	ldr	r3, [pc, #96]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cea:	4a17      	ldr	r2, [pc, #92]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000cec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cf2:	4b15      	ldr	r3, [pc, #84]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	4a10      	ldr	r2, [pc, #64]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <HAL_UART_MspInit+0xec>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d1a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d20:	2302      	movs	r3, #2
 8000d22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d2c:	2307      	movs	r3, #7
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d30:	f107 031c 	add.w	r3, r7, #28
 8000d34:	4619      	mov	r1, r3
 8000d36:	4807      	ldr	r0, [pc, #28]	@ (8000d54 <HAL_UART_MspInit+0xf8>)
 8000d38:	f000 ffe6 	bl	8001d08 <HAL_GPIO_Init>
}
 8000d3c:	bf00      	nop
 8000d3e:	3730      	adds	r7, #48	@ 0x30
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40004400 	.word	0x40004400
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020c00 	.word	0x40020c00
 8000d50:	40004800 	.word	0x40004800
 8000d54:	40020400 	.word	0x40020400

08000d58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08e      	sub	sp, #56	@ 0x38
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d64:	2300      	movs	r3, #0
 8000d66:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	4b33      	ldr	r3, [pc, #204]	@ (8000e3c <HAL_InitTick+0xe4>)
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d70:	4a32      	ldr	r2, [pc, #200]	@ (8000e3c <HAL_InitTick+0xe4>)
 8000d72:	f043 0310 	orr.w	r3, r3, #16
 8000d76:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d78:	4b30      	ldr	r3, [pc, #192]	@ (8000e3c <HAL_InitTick+0xe4>)
 8000d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7c:	f003 0310 	and.w	r3, r3, #16
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d84:	f107 0210 	add.w	r2, r7, #16
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 fe22 	bl	80029d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d94:	6a3b      	ldr	r3, [r7, #32]
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d103      	bne.n	8000da6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d9e:	f001 fdf3 	bl	8002988 <HAL_RCC_GetPCLK1Freq>
 8000da2:	6378      	str	r0, [r7, #52]	@ 0x34
 8000da4:	e004      	b.n	8000db0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000da6:	f001 fdef 	bl	8002988 <HAL_RCC_GetPCLK1Freq>
 8000daa:	4603      	mov	r3, r0
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000db2:	4a23      	ldr	r2, [pc, #140]	@ (8000e40 <HAL_InitTick+0xe8>)
 8000db4:	fba2 2303 	umull	r2, r3, r2, r3
 8000db8:	0c9b      	lsrs	r3, r3, #18
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dbe:	4b21      	ldr	r3, [pc, #132]	@ (8000e44 <HAL_InitTick+0xec>)
 8000dc0:	4a21      	ldr	r2, [pc, #132]	@ (8000e48 <HAL_InitTick+0xf0>)
 8000dc2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e44 <HAL_InitTick+0xec>)
 8000dc6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8000e44 <HAL_InitTick+0xec>)
 8000dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dd0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <HAL_InitTick+0xec>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <HAL_InitTick+0xec>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dde:	4b19      	ldr	r3, [pc, #100]	@ (8000e44 <HAL_InitTick+0xec>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000de4:	4817      	ldr	r0, [pc, #92]	@ (8000e44 <HAL_InitTick+0xec>)
 8000de6:	f001 fe29 	bl	8002a3c <HAL_TIM_Base_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000df0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d11b      	bne.n	8000e30 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000df8:	4812      	ldr	r0, [pc, #72]	@ (8000e44 <HAL_InitTick+0xec>)
 8000dfa:	f001 fe79 	bl	8002af0 <HAL_TIM_Base_Start_IT>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000e04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d111      	bne.n	8000e30 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e0c:	2036      	movs	r0, #54	@ 0x36
 8000e0e:	f000 ff6d 	bl	8001cec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b0f      	cmp	r3, #15
 8000e16:	d808      	bhi.n	8000e2a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	2036      	movs	r0, #54	@ 0x36
 8000e1e:	f000 ff49 	bl	8001cb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e22:	4a0a      	ldr	r2, [pc, #40]	@ (8000e4c <HAL_InitTick+0xf4>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	e002      	b.n	8000e30 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3738      	adds	r7, #56	@ 0x38
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	431bde83 	.word	0x431bde83
 8000e44:	2000040c 	.word	0x2000040c
 8000e48:	40001000 	.word	0x40001000
 8000e4c:	20000004 	.word	0x20000004

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <NMI_Handler+0x4>

08000e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <HardFault_Handler+0x4>

08000e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <MemManage_Handler+0x4>

08000e68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <BusFault_Handler+0x4>

08000e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <UsageFault_Handler+0x4>

08000e78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
	...

08000e88 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000e8c:	4802      	ldr	r0, [pc, #8]	@ (8000e98 <CAN1_RX0_IRQHandler+0x10>)
 8000e8e:	f000 fc29 	bl	80016e4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	2000031c 	.word	0x2000031c

08000e9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ea0:	4802      	ldr	r0, [pc, #8]	@ (8000eac <TIM6_DAC_IRQHandler+0x10>)
 8000ea2:	f001 fe95 	bl	8002bd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	2000040c 	.word	0x2000040c

08000eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eb8:	4a14      	ldr	r2, [pc, #80]	@ (8000f0c <_sbrk+0x5c>)
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <_sbrk+0x60>)
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ec4:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <_sbrk+0x64>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d102      	bne.n	8000ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ecc:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <_sbrk+0x64>)
 8000ece:	4a12      	ldr	r2, [pc, #72]	@ (8000f18 <_sbrk+0x68>)
 8000ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ed2:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <_sbrk+0x64>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4413      	add	r3, r2
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d207      	bcs.n	8000ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee0:	f003 ff68 	bl	8004db4 <__errno>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	220c      	movs	r2, #12
 8000ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eee:	e009      	b.n	8000f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef0:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <_sbrk+0x64>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ef6:	4b07      	ldr	r3, [pc, #28]	@ (8000f14 <_sbrk+0x64>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4413      	add	r3, r2
 8000efe:	4a05      	ldr	r2, [pc, #20]	@ (8000f14 <_sbrk+0x64>)
 8000f00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f02:	68fb      	ldr	r3, [r7, #12]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3718      	adds	r7, #24
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20020000 	.word	0x20020000
 8000f10:	00000400 	.word	0x00000400
 8000f14:	20000454 	.word	0x20000454
 8000f18:	200042f8 	.word	0x200042f8

08000f1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <SystemInit+0x20>)
 8000f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <SystemInit+0x20>)
 8000f28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f44:	f7ff ffea 	bl	8000f1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f48:	480c      	ldr	r0, [pc, #48]	@ (8000f7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f4a:	490d      	ldr	r1, [pc, #52]	@ (8000f80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f50:	e002      	b.n	8000f58 <LoopCopyDataInit>

08000f52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f56:	3304      	adds	r3, #4

08000f58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f5c:	d3f9      	bcc.n	8000f52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f60:	4c0a      	ldr	r4, [pc, #40]	@ (8000f8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f64:	e001      	b.n	8000f6a <LoopFillZerobss>

08000f66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f68:	3204      	adds	r2, #4

08000f6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f6c:	d3fb      	bcc.n	8000f66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f6e:	f003 ff27 	bl	8004dc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f72:	f7ff fb81 	bl	8000678 <main>
  bx  lr    
 8000f76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f80:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000f84:	08005808 	.word	0x08005808
  ldr r2, =_sbss
 8000f88:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000f8c:	200042f8 	.word	0x200042f8

08000f90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f90:	e7fe      	b.n	8000f90 <ADC_IRQHandler>
	...

08000f94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f98:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd4 <HAL_Init+0x40>)
 8000f9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <HAL_Init+0x40>)
 8000faa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <HAL_Init+0x40>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a07      	ldr	r2, [pc, #28]	@ (8000fd4 <HAL_Init+0x40>)
 8000fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	f000 fe6e 	bl	8001c9e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc2:	200f      	movs	r0, #15
 8000fc4:	f7ff fec8 	bl	8000d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc8:	f7ff fdcc 	bl	8000b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40023c00 	.word	0x40023c00

08000fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_IncTick+0x20>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_IncTick+0x24>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	4a04      	ldr	r2, [pc, #16]	@ (8000ffc <HAL_IncTick+0x24>)
 8000fea:	6013      	str	r3, [r2, #0]
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000008 	.word	0x20000008
 8000ffc:	20000458 	.word	0x20000458

08001000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  return uwTick;
 8001004:	4b03      	ldr	r3, [pc, #12]	@ (8001014 <HAL_GetTick+0x14>)
 8001006:	681b      	ldr	r3, [r3, #0]
}
 8001008:	4618      	mov	r0, r3
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000458 	.word	0x20000458

08001018 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e0ed      	b.n	8001206 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	d102      	bne.n	800103c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff fdc0 	bl	8000bbc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f042 0201 	orr.w	r2, r2, #1
 800104a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800104c:	f7ff ffd8 	bl	8001000 <HAL_GetTick>
 8001050:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001052:	e012      	b.n	800107a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001054:	f7ff ffd4 	bl	8001000 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b0a      	cmp	r3, #10
 8001060:	d90b      	bls.n	800107a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001066:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2205      	movs	r2, #5
 8001072:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e0c5      	b.n	8001206 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b00      	cmp	r3, #0
 8001086:	d0e5      	beq.n	8001054 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f022 0202 	bic.w	r2, r2, #2
 8001096:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001098:	f7ff ffb2 	bl	8001000 <HAL_GetTick>
 800109c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800109e:	e012      	b.n	80010c6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010a0:	f7ff ffae 	bl	8001000 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b0a      	cmp	r3, #10
 80010ac:	d90b      	bls.n	80010c6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2205      	movs	r2, #5
 80010be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e09f      	b.n	8001206 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1e5      	bne.n	80010a0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	7e1b      	ldrb	r3, [r3, #24]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d108      	bne.n	80010ee <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	e007      	b.n	80010fe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80010fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	7e5b      	ldrb	r3, [r3, #25]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d108      	bne.n	8001118 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	e007      	b.n	8001128 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001126:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	7e9b      	ldrb	r3, [r3, #26]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d108      	bne.n	8001142 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f042 0220 	orr.w	r2, r2, #32
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	e007      	b.n	8001152 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f022 0220 	bic.w	r2, r2, #32
 8001150:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7edb      	ldrb	r3, [r3, #27]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d108      	bne.n	800116c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f022 0210 	bic.w	r2, r2, #16
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	e007      	b.n	800117c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f042 0210 	orr.w	r2, r2, #16
 800117a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	7f1b      	ldrb	r3, [r3, #28]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d108      	bne.n	8001196 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f042 0208 	orr.w	r2, r2, #8
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	e007      	b.n	80011a6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f022 0208 	bic.w	r2, r2, #8
 80011a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7f5b      	ldrb	r3, [r3, #29]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d108      	bne.n	80011c0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f042 0204 	orr.w	r2, r2, #4
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	e007      	b.n	80011d0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f022 0204 	bic.w	r2, r2, #4
 80011ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689a      	ldr	r2, [r3, #8]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	431a      	orrs	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	ea42 0103 	orr.w	r1, r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	1e5a      	subs	r2, r3, #1
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	430a      	orrs	r2, r1
 80011f4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001210:	b480      	push	{r7}
 8001212:	b087      	sub	sp, #28
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001220:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001222:	7dfb      	ldrb	r3, [r7, #23]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d003      	beq.n	8001230 <HAL_CAN_ConfigFilter+0x20>
 8001228:	7dfb      	ldrb	r3, [r7, #23]
 800122a:	2b02      	cmp	r3, #2
 800122c:	f040 80be 	bne.w	80013ac <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001230:	4b65      	ldr	r3, [pc, #404]	@ (80013c8 <HAL_CAN_ConfigFilter+0x1b8>)
 8001232:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800123a:	f043 0201 	orr.w	r2, r3, #1
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800124a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	431a      	orrs	r2, r3
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	f003 031f 	and.w	r3, r3, #31
 8001270:	2201      	movs	r2, #1
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	43db      	mvns	r3, r3
 8001282:	401a      	ands	r2, r3
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d123      	bne.n	80012da <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	43db      	mvns	r3, r3
 800129c:	401a      	ands	r2, r3
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012b4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	3248      	adds	r2, #72	@ 0x48
 80012ba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012ce:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012d0:	6939      	ldr	r1, [r7, #16]
 80012d2:	3348      	adds	r3, #72	@ 0x48
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	440b      	add	r3, r1
 80012d8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d122      	bne.n	8001328 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	431a      	orrs	r2, r3
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001302:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	3248      	adds	r2, #72	@ 0x48
 8001308:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800131c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800131e:	6939      	ldr	r1, [r7, #16]
 8001320:	3348      	adds	r3, #72	@ 0x48
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	440b      	add	r3, r1
 8001326:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d109      	bne.n	8001344 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	43db      	mvns	r3, r3
 800133a:	401a      	ands	r2, r3
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001342:	e007      	b.n	8001354 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	431a      	orrs	r2, r3
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	691b      	ldr	r3, [r3, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d109      	bne.n	8001370 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	43db      	mvns	r3, r3
 8001366:	401a      	ands	r2, r3
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800136e:	e007      	b.n	8001380 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	431a      	orrs	r2, r3
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	6a1b      	ldr	r3, [r3, #32]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d107      	bne.n	8001398 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	431a      	orrs	r2, r3
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800139e:	f023 0201 	bic.w	r2, r3, #1
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	e006      	b.n	80013ba <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
  }
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	371c      	adds	r7, #28
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40006400 	.word	0x40006400

080013cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d12e      	bne.n	800143e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2202      	movs	r2, #2
 80013e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f022 0201 	bic.w	r2, r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80013f8:	f7ff fe02 	bl	8001000 <HAL_GetTick>
 80013fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013fe:	e012      	b.n	8001426 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001400:	f7ff fdfe 	bl	8001000 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b0a      	cmp	r3, #10
 800140c:	d90b      	bls.n	8001426 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001412:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2205      	movs	r2, #5
 800141e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e012      	b.n	800144c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1e5      	bne.n	8001400 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800143a:	2300      	movs	r3, #0
 800143c:	e006      	b.n	800144c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001442:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
  }
}
 800144c:	4618      	mov	r0, r3
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001454:	b480      	push	{r7}
 8001456:	b087      	sub	sp, #28
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
 8001460:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001468:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800146a:	7dfb      	ldrb	r3, [r7, #23]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d003      	beq.n	8001478 <HAL_CAN_GetRxMessage+0x24>
 8001470:	7dfb      	ldrb	r3, [r7, #23]
 8001472:	2b02      	cmp	r3, #2
 8001474:	f040 8103 	bne.w	800167e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10e      	bne.n	800149c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d116      	bne.n	80014ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001490:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e0f7      	b.n	800168c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	f003 0303 	and.w	r3, r3, #3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d107      	bne.n	80014ba <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e0e8      	b.n	800168c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	331b      	adds	r3, #27
 80014c2:	011b      	lsls	r3, r3, #4
 80014c4:	4413      	add	r3, r2
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0204 	and.w	r2, r3, #4
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d10c      	bne.n	80014f2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	331b      	adds	r3, #27
 80014e0:	011b      	lsls	r3, r3, #4
 80014e2:	4413      	add	r3, r2
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	0d5b      	lsrs	r3, r3, #21
 80014e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e00b      	b.n	800150a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	331b      	adds	r3, #27
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	4413      	add	r3, r2
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	08db      	lsrs	r3, r3, #3
 8001502:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	331b      	adds	r3, #27
 8001512:	011b      	lsls	r3, r3, #4
 8001514:	4413      	add	r3, r2
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0202 	and.w	r2, r3, #2
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	331b      	adds	r3, #27
 8001528:	011b      	lsls	r3, r3, #4
 800152a:	4413      	add	r3, r2
 800152c:	3304      	adds	r3, #4
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2208      	movs	r2, #8
 800153c:	611a      	str	r2, [r3, #16]
 800153e:	e00b      	b.n	8001558 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	331b      	adds	r3, #27
 8001548:	011b      	lsls	r3, r3, #4
 800154a:	4413      	add	r3, r2
 800154c:	3304      	adds	r3, #4
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 020f 	and.w	r2, r3, #15
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	331b      	adds	r3, #27
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	4413      	add	r3, r2
 8001564:	3304      	adds	r3, #4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	0a1b      	lsrs	r3, r3, #8
 800156a:	b2da      	uxtb	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	331b      	adds	r3, #27
 8001578:	011b      	lsls	r3, r3, #4
 800157a:	4413      	add	r3, r2
 800157c:	3304      	adds	r3, #4
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	0c1b      	lsrs	r3, r3, #16
 8001582:	b29a      	uxth	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	011b      	lsls	r3, r3, #4
 8001590:	4413      	add	r3, r2
 8001592:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	b2da      	uxtb	r2, r3
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	011b      	lsls	r3, r3, #4
 80015a6:	4413      	add	r3, r2
 80015a8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	0a1a      	lsrs	r2, r3, #8
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	3301      	adds	r3, #1
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	011b      	lsls	r3, r3, #4
 80015c0:	4413      	add	r3, r2
 80015c2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	0c1a      	lsrs	r2, r3, #16
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	3302      	adds	r3, #2
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	4413      	add	r3, r2
 80015dc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	0e1a      	lsrs	r2, r3, #24
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	3303      	adds	r3, #3
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	4413      	add	r3, r2
 80015f6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	3304      	adds	r3, #4
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	4413      	add	r3, r2
 800160e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	0a1a      	lsrs	r2, r3, #8
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	3305      	adds	r3, #5
 800161a:	b2d2      	uxtb	r2, r2
 800161c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	4413      	add	r3, r2
 8001628:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	0c1a      	lsrs	r2, r3, #16
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	3306      	adds	r3, #6
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	011b      	lsls	r3, r3, #4
 8001640:	4413      	add	r3, r2
 8001642:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	0e1a      	lsrs	r2, r3, #24
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	3307      	adds	r3, #7
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d108      	bne.n	800166a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	68da      	ldr	r2, [r3, #12]
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 0220 	orr.w	r2, r2, #32
 8001666:	60da      	str	r2, [r3, #12]
 8001668:	e007      	b.n	800167a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	691a      	ldr	r2, [r3, #16]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f042 0220 	orr.w	r2, r2, #32
 8001678:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	e006      	b.n	800168c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001682:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
  }
}
 800168c:	4618      	mov	r0, r3
 800168e:	371c      	adds	r7, #28
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016a8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d002      	beq.n	80016b6 <HAL_CAN_ActivateNotification+0x1e>
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d109      	bne.n	80016ca <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6959      	ldr	r1, [r3, #20]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	430a      	orrs	r2, r1
 80016c4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80016c6:	2300      	movs	r3, #0
 80016c8:	e006      	b.n	80016d8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
  }
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08a      	sub	sp, #40	@ 0x28
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001720:	6a3b      	ldr	r3, [r7, #32]
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	2b00      	cmp	r3, #0
 8001728:	d07c      	beq.n	8001824 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b00      	cmp	r3, #0
 8001732:	d023      	beq.n	800177c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2201      	movs	r2, #1
 800173a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f983 	bl	8001a52 <HAL_CAN_TxMailbox0CompleteCallback>
 800174c:	e016      	b.n	800177c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	f003 0304 	and.w	r3, r3, #4
 8001754:	2b00      	cmp	r3, #0
 8001756:	d004      	beq.n	8001762 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001760:	e00c      	b.n	800177c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d004      	beq.n	8001776 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
 8001774:	e002      	b.n	800177c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 f989 	bl	8001a8e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001782:	2b00      	cmp	r3, #0
 8001784:	d024      	beq.n	80017d0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800178e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 f963 	bl	8001a66 <HAL_CAN_TxMailbox1CompleteCallback>
 80017a0:	e016      	b.n	80017d0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d004      	beq.n	80017b6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017b4:	e00c      	b.n	80017d0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d004      	beq.n	80017ca <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80017c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80017c8:	e002      	b.n	80017d0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 f969 	bl	8001aa2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d024      	beq.n	8001824 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017e2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 f943 	bl	8001a7a <HAL_CAN_TxMailbox2CompleteCallback>
 80017f4:	e016      	b.n	8001824 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d004      	beq.n	800180a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001806:	627b      	str	r3, [r7, #36]	@ 0x24
 8001808:	e00c      	b.n	8001824 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d004      	beq.n	800181e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001816:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
 800181c:	e002      	b.n	8001824 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 f949 	bl	8001ab6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001824:	6a3b      	ldr	r3, [r7, #32]
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00c      	beq.n	8001848 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f003 0310 	and.w	r3, r3, #16
 8001834:	2b00      	cmp	r3, #0
 8001836:	d007      	beq.n	8001848 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800183e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2210      	movs	r2, #16
 8001846:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001848:	6a3b      	ldr	r3, [r7, #32]
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00b      	beq.n	800186a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	f003 0308 	and.w	r3, r3, #8
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2208      	movs	r2, #8
 8001862:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 f930 	bl	8001aca <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d009      	beq.n	8001888 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d002      	beq.n	8001888 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7fe feac 	bl	80005e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001888:	6a3b      	ldr	r3, [r7, #32]
 800188a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00c      	beq.n	80018ac <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	2b00      	cmp	r3, #0
 800189a:	d007      	beq.n	80018ac <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800189c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018a2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2210      	movs	r2, #16
 80018aa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80018ac:	6a3b      	ldr	r3, [r7, #32]
 80018ae:	f003 0320 	and.w	r3, r3, #32
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00b      	beq.n	80018ce <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	f003 0308 	and.w	r3, r3, #8
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2208      	movs	r2, #8
 80018c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 f912 	bl	8001af2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80018ce:	6a3b      	ldr	r3, [r7, #32]
 80018d0:	f003 0310 	and.w	r3, r3, #16
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d009      	beq.n	80018ec <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	f003 0303 	and.w	r3, r3, #3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d002      	beq.n	80018ec <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 f8f9 	bl	8001ade <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00b      	beq.n	800190e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	f003 0310 	and.w	r3, r3, #16
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d006      	beq.n	800190e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2210      	movs	r2, #16
 8001906:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f000 f8fc 	bl	8001b06 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800190e:	6a3b      	ldr	r3, [r7, #32]
 8001910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d00b      	beq.n	8001930 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2208      	movs	r2, #8
 8001928:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 f8f5 	bl	8001b1a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001930:	6a3b      	ldr	r3, [r7, #32]
 8001932:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d07b      	beq.n	8001a32 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	2b00      	cmp	r3, #0
 8001942:	d072      	beq.n	8001a2a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194a:	2b00      	cmp	r3, #0
 800194c:	d008      	beq.n	8001960 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001960:	6a3b      	ldr	r3, [r7, #32]
 8001962:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001966:	2b00      	cmp	r3, #0
 8001968:	d008      	beq.n	800197c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001970:	2b00      	cmp	r3, #0
 8001972:	d003      	beq.n	800197c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001976:	f043 0302 	orr.w	r3, r3, #2
 800197a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800197c:	6a3b      	ldr	r3, [r7, #32]
 800197e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001982:	2b00      	cmp	r3, #0
 8001984:	d008      	beq.n	8001998 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800198c:	2b00      	cmp	r3, #0
 800198e:	d003      	beq.n	8001998 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	f043 0304 	orr.w	r3, r3, #4
 8001996:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001998:	6a3b      	ldr	r3, [r7, #32]
 800199a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d043      	beq.n	8001a2a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d03e      	beq.n	8001a2a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019b2:	2b60      	cmp	r3, #96	@ 0x60
 80019b4:	d02b      	beq.n	8001a0e <HAL_CAN_IRQHandler+0x32a>
 80019b6:	2b60      	cmp	r3, #96	@ 0x60
 80019b8:	d82e      	bhi.n	8001a18 <HAL_CAN_IRQHandler+0x334>
 80019ba:	2b50      	cmp	r3, #80	@ 0x50
 80019bc:	d022      	beq.n	8001a04 <HAL_CAN_IRQHandler+0x320>
 80019be:	2b50      	cmp	r3, #80	@ 0x50
 80019c0:	d82a      	bhi.n	8001a18 <HAL_CAN_IRQHandler+0x334>
 80019c2:	2b40      	cmp	r3, #64	@ 0x40
 80019c4:	d019      	beq.n	80019fa <HAL_CAN_IRQHandler+0x316>
 80019c6:	2b40      	cmp	r3, #64	@ 0x40
 80019c8:	d826      	bhi.n	8001a18 <HAL_CAN_IRQHandler+0x334>
 80019ca:	2b30      	cmp	r3, #48	@ 0x30
 80019cc:	d010      	beq.n	80019f0 <HAL_CAN_IRQHandler+0x30c>
 80019ce:	2b30      	cmp	r3, #48	@ 0x30
 80019d0:	d822      	bhi.n	8001a18 <HAL_CAN_IRQHandler+0x334>
 80019d2:	2b10      	cmp	r3, #16
 80019d4:	d002      	beq.n	80019dc <HAL_CAN_IRQHandler+0x2f8>
 80019d6:	2b20      	cmp	r3, #32
 80019d8:	d005      	beq.n	80019e6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80019da:	e01d      	b.n	8001a18 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80019dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019de:	f043 0308 	orr.w	r3, r3, #8
 80019e2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80019e4:	e019      	b.n	8001a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80019e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e8:	f043 0310 	orr.w	r3, r3, #16
 80019ec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80019ee:	e014      	b.n	8001a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80019f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f2:	f043 0320 	orr.w	r3, r3, #32
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80019f8:	e00f      	b.n	8001a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80019fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a02:	e00a      	b.n	8001a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a0c:	e005      	b.n	8001a1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a16:	e000      	b.n	8001a1a <HAL_CAN_IRQHandler+0x336>
            break;
 8001a18:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	699a      	ldr	r2, [r3, #24]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001a28:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2204      	movs	r2, #4
 8001a30:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d008      	beq.n	8001a4a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 f872 	bl	8001b2e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3728      	adds	r7, #40	@ 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b083      	sub	sp, #12
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b083      	sub	sp, #12
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001b0e:	bf00      	nop
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
	...

08001b44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <__NVIC_SetPriorityGrouping+0x44>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b5a:	68ba      	ldr	r2, [r7, #8]
 8001b5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b60:	4013      	ands	r3, r2
 8001b62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b76:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <__NVIC_SetPriorityGrouping+0x44>)
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	60d3      	str	r3, [r2, #12]
}
 8001b7c:	bf00      	nop
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b90:	4b04      	ldr	r3, [pc, #16]	@ (8001ba4 <__NVIC_GetPriorityGrouping+0x18>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	0a1b      	lsrs	r3, r3, #8
 8001b96:	f003 0307 	and.w	r3, r3, #7
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	db0b      	blt.n	8001bd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	f003 021f 	and.w	r2, r3, #31
 8001bc0:	4907      	ldr	r1, [pc, #28]	@ (8001be0 <__NVIC_EnableIRQ+0x38>)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	095b      	lsrs	r3, r3, #5
 8001bc8:	2001      	movs	r0, #1
 8001bca:	fa00 f202 	lsl.w	r2, r0, r2
 8001bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bd2:	bf00      	nop
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000e100 	.word	0xe000e100

08001be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	6039      	str	r1, [r7, #0]
 8001bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	db0a      	blt.n	8001c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	490c      	ldr	r1, [pc, #48]	@ (8001c30 <__NVIC_SetPriority+0x4c>)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	0112      	lsls	r2, r2, #4
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	440b      	add	r3, r1
 8001c08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c0c:	e00a      	b.n	8001c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4908      	ldr	r1, [pc, #32]	@ (8001c34 <__NVIC_SetPriority+0x50>)
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	3b04      	subs	r3, #4
 8001c1c:	0112      	lsls	r2, r2, #4
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	440b      	add	r3, r1
 8001c22:	761a      	strb	r2, [r3, #24]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000e100 	.word	0xe000e100
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b089      	sub	sp, #36	@ 0x24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f1c3 0307 	rsb	r3, r3, #7
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	bf28      	it	cs
 8001c56:	2304      	movcs	r3, #4
 8001c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	2b06      	cmp	r3, #6
 8001c60:	d902      	bls.n	8001c68 <NVIC_EncodePriority+0x30>
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3b03      	subs	r3, #3
 8001c66:	e000      	b.n	8001c6a <NVIC_EncodePriority+0x32>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43da      	mvns	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43d9      	mvns	r1, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c90:	4313      	orrs	r3, r2
         );
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3724      	adds	r7, #36	@ 0x24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff ff4c 	bl	8001b44 <__NVIC_SetPriorityGrouping>
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
 8001cc0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cc6:	f7ff ff61 	bl	8001b8c <__NVIC_GetPriorityGrouping>
 8001cca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	68b9      	ldr	r1, [r7, #8]
 8001cd0:	6978      	ldr	r0, [r7, #20]
 8001cd2:	f7ff ffb1 	bl	8001c38 <NVIC_EncodePriority>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cdc:	4611      	mov	r1, r2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ff80 	bl	8001be4 <__NVIC_SetPriority>
}
 8001ce4:	bf00      	nop
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff ff54 	bl	8001ba8 <__NVIC_EnableIRQ>
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	@ 0x24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e16b      	b.n	8001ffc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	f040 815a 	bne.w	8001ff6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d130      	bne.n	8001dbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	2203      	movs	r2, #3
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d90:	2201      	movs	r2, #1
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 0201 	and.w	r2, r3, #1
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d017      	beq.n	8001df8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0303 	and.w	r3, r3, #3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d123      	bne.n	8001e4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	08da      	lsrs	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3208      	adds	r2, #8
 8001e46:	69b9      	ldr	r1, [r7, #24]
 8001e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 0203 	and.w	r2, r3, #3
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80b4 	beq.w	8001ff6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b60      	ldr	r3, [pc, #384]	@ (8002014 <HAL_GPIO_Init+0x30c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	4a5f      	ldr	r2, [pc, #380]	@ (8002014 <HAL_GPIO_Init+0x30c>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9e:	4b5d      	ldr	r3, [pc, #372]	@ (8002014 <HAL_GPIO_Init+0x30c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8002018 <HAL_GPIO_Init+0x310>)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a52      	ldr	r2, [pc, #328]	@ (800201c <HAL_GPIO_Init+0x314>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d02b      	beq.n	8001f2e <HAL_GPIO_Init+0x226>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a51      	ldr	r2, [pc, #324]	@ (8002020 <HAL_GPIO_Init+0x318>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d025      	beq.n	8001f2a <HAL_GPIO_Init+0x222>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a50      	ldr	r2, [pc, #320]	@ (8002024 <HAL_GPIO_Init+0x31c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d01f      	beq.n	8001f26 <HAL_GPIO_Init+0x21e>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4f      	ldr	r2, [pc, #316]	@ (8002028 <HAL_GPIO_Init+0x320>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d019      	beq.n	8001f22 <HAL_GPIO_Init+0x21a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4e      	ldr	r2, [pc, #312]	@ (800202c <HAL_GPIO_Init+0x324>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d013      	beq.n	8001f1e <HAL_GPIO_Init+0x216>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4d      	ldr	r2, [pc, #308]	@ (8002030 <HAL_GPIO_Init+0x328>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d00d      	beq.n	8001f1a <HAL_GPIO_Init+0x212>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4c      	ldr	r2, [pc, #304]	@ (8002034 <HAL_GPIO_Init+0x32c>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d007      	beq.n	8001f16 <HAL_GPIO_Init+0x20e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4b      	ldr	r2, [pc, #300]	@ (8002038 <HAL_GPIO_Init+0x330>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d101      	bne.n	8001f12 <HAL_GPIO_Init+0x20a>
 8001f0e:	2307      	movs	r3, #7
 8001f10:	e00e      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f12:	2308      	movs	r3, #8
 8001f14:	e00c      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f16:	2306      	movs	r3, #6
 8001f18:	e00a      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e008      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f22:	2303      	movs	r3, #3
 8001f24:	e004      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	f002 0203 	and.w	r2, r2, #3
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	4093      	lsls	r3, r2
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f40:	4935      	ldr	r1, [pc, #212]	@ (8002018 <HAL_GPIO_Init+0x310>)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	089b      	lsrs	r3, r3, #2
 8001f46:	3302      	adds	r3, #2
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f4e:	4b3b      	ldr	r3, [pc, #236]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f72:	4a32      	ldr	r2, [pc, #200]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f78:	4b30      	ldr	r3, [pc, #192]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f9c:	4a27      	ldr	r2, [pc, #156]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fa2:	4b26      	ldr	r3, [pc, #152]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff0:	4a12      	ldr	r2, [pc, #72]	@ (800203c <HAL_GPIO_Init+0x334>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	61fb      	str	r3, [r7, #28]
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b0f      	cmp	r3, #15
 8002000:	f67f ae90 	bls.w	8001d24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	3724      	adds	r7, #36	@ 0x24
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40013800 	.word	0x40013800
 800201c:	40020000 	.word	0x40020000
 8002020:	40020400 	.word	0x40020400
 8002024:	40020800 	.word	0x40020800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	40021000 	.word	0x40021000
 8002030:	40021400 	.word	0x40021400
 8002034:	40021800 	.word	0x40021800
 8002038:	40021c00 	.word	0x40021c00
 800203c:	40013c00 	.word	0x40013c00

08002040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
 800204c:	4613      	mov	r3, r2
 800204e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002050:	787b      	ldrb	r3, [r7, #1]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002056:	887a      	ldrh	r2, [r7, #2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800205c:	e003      	b.n	8002066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	041a      	lsls	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002072:	b480      	push	{r7}
 8002074:	b085      	sub	sp, #20
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	460b      	mov	r3, r1
 800207c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002084:	887a      	ldrh	r2, [r7, #2]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	4013      	ands	r3, r2
 800208a:	041a      	lsls	r2, r3, #16
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	43d9      	mvns	r1, r3
 8002090:	887b      	ldrh	r3, [r7, #2]
 8002092:	400b      	ands	r3, r1
 8002094:	431a      	orrs	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	619a      	str	r2, [r3, #24]
}
 800209a:	bf00      	nop
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e267      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d075      	beq.n	80021b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020c6:	4b88      	ldr	r3, [pc, #544]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	d00c      	beq.n	80020ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020d2:	4b85      	ldr	r3, [pc, #532]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d112      	bne.n	8002104 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020de:	4b82      	ldr	r3, [pc, #520]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020ea:	d10b      	bne.n	8002104 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ec:	4b7e      	ldr	r3, [pc, #504]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d05b      	beq.n	80021b0 <HAL_RCC_OscConfig+0x108>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d157      	bne.n	80021b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e242      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800210c:	d106      	bne.n	800211c <HAL_RCC_OscConfig+0x74>
 800210e:	4b76      	ldr	r3, [pc, #472]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a75      	ldr	r2, [pc, #468]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002114:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002118:	6013      	str	r3, [r2, #0]
 800211a:	e01d      	b.n	8002158 <HAL_RCC_OscConfig+0xb0>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002124:	d10c      	bne.n	8002140 <HAL_RCC_OscConfig+0x98>
 8002126:	4b70      	ldr	r3, [pc, #448]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a6f      	ldr	r2, [pc, #444]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 800212c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	4b6d      	ldr	r3, [pc, #436]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a6c      	ldr	r2, [pc, #432]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800213c:	6013      	str	r3, [r2, #0]
 800213e:	e00b      	b.n	8002158 <HAL_RCC_OscConfig+0xb0>
 8002140:	4b69      	ldr	r3, [pc, #420]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a68      	ldr	r2, [pc, #416]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	4b66      	ldr	r3, [pc, #408]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a65      	ldr	r2, [pc, #404]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002156:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d013      	beq.n	8002188 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002160:	f7fe ff4e 	bl	8001000 <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002168:	f7fe ff4a 	bl	8001000 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b64      	cmp	r3, #100	@ 0x64
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e207      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217a:	4b5b      	ldr	r3, [pc, #364]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d0f0      	beq.n	8002168 <HAL_RCC_OscConfig+0xc0>
 8002186:	e014      	b.n	80021b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002188:	f7fe ff3a 	bl	8001000 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002190:	f7fe ff36 	bl	8001000 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b64      	cmp	r3, #100	@ 0x64
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e1f3      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a2:	4b51      	ldr	r3, [pc, #324]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f0      	bne.n	8002190 <HAL_RCC_OscConfig+0xe8>
 80021ae:	e000      	b.n	80021b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d063      	beq.n	8002286 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021be:	4b4a      	ldr	r3, [pc, #296]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 030c 	and.w	r3, r3, #12
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00b      	beq.n	80021e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021ca:	4b47      	ldr	r3, [pc, #284]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021d2:	2b08      	cmp	r3, #8
 80021d4:	d11c      	bne.n	8002210 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021d6:	4b44      	ldr	r3, [pc, #272]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d116      	bne.n	8002210 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021e2:	4b41      	ldr	r3, [pc, #260]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d005      	beq.n	80021fa <HAL_RCC_OscConfig+0x152>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d001      	beq.n	80021fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e1c7      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021fa:	4b3b      	ldr	r3, [pc, #236]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	4937      	ldr	r1, [pc, #220]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220e:	e03a      	b.n	8002286 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d020      	beq.n	800225a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002218:	4b34      	ldr	r3, [pc, #208]	@ (80022ec <HAL_RCC_OscConfig+0x244>)
 800221a:	2201      	movs	r2, #1
 800221c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221e:	f7fe feef 	bl	8001000 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002226:	f7fe feeb 	bl	8001000 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e1a8      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002238:	4b2b      	ldr	r3, [pc, #172]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002244:	4b28      	ldr	r3, [pc, #160]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	4925      	ldr	r1, [pc, #148]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]
 8002258:	e015      	b.n	8002286 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800225a:	4b24      	ldr	r3, [pc, #144]	@ (80022ec <HAL_RCC_OscConfig+0x244>)
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002260:	f7fe fece 	bl	8001000 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002268:	f7fe feca 	bl	8001000 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e187      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800227a:	4b1b      	ldr	r3, [pc, #108]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0308 	and.w	r3, r3, #8
 800228e:	2b00      	cmp	r3, #0
 8002290:	d036      	beq.n	8002300 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d016      	beq.n	80022c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800229a:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <HAL_RCC_OscConfig+0x248>)
 800229c:	2201      	movs	r2, #1
 800229e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a0:	f7fe feae 	bl	8001000 <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022a8:	f7fe feaa 	bl	8001000 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e167      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ba:	4b0b      	ldr	r3, [pc, #44]	@ (80022e8 <HAL_RCC_OscConfig+0x240>)
 80022bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0x200>
 80022c6:	e01b      	b.n	8002300 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c8:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <HAL_RCC_OscConfig+0x248>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ce:	f7fe fe97 	bl	8001000 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022d4:	e00e      	b.n	80022f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d6:	f7fe fe93 	bl	8001000 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d907      	bls.n	80022f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e150      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
 80022e8:	40023800 	.word	0x40023800
 80022ec:	42470000 	.word	0x42470000
 80022f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022f4:	4b88      	ldr	r3, [pc, #544]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80022f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1ea      	bne.n	80022d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 8097 	beq.w	800243c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800230e:	2300      	movs	r3, #0
 8002310:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002312:	4b81      	ldr	r3, [pc, #516]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10f      	bne.n	800233e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	4b7d      	ldr	r3, [pc, #500]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a7c      	ldr	r2, [pc, #496]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b7a      	ldr	r3, [pc, #488]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800233a:	2301      	movs	r3, #1
 800233c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233e:	4b77      	ldr	r3, [pc, #476]	@ (800251c <HAL_RCC_OscConfig+0x474>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002346:	2b00      	cmp	r3, #0
 8002348:	d118      	bne.n	800237c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800234a:	4b74      	ldr	r3, [pc, #464]	@ (800251c <HAL_RCC_OscConfig+0x474>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a73      	ldr	r2, [pc, #460]	@ (800251c <HAL_RCC_OscConfig+0x474>)
 8002350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002354:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002356:	f7fe fe53 	bl	8001000 <HAL_GetTick>
 800235a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800235c:	e008      	b.n	8002370 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800235e:	f7fe fe4f 	bl	8001000 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e10c      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002370:	4b6a      	ldr	r3, [pc, #424]	@ (800251c <HAL_RCC_OscConfig+0x474>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002378:	2b00      	cmp	r3, #0
 800237a:	d0f0      	beq.n	800235e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d106      	bne.n	8002392 <HAL_RCC_OscConfig+0x2ea>
 8002384:	4b64      	ldr	r3, [pc, #400]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002388:	4a63      	ldr	r2, [pc, #396]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 800238a:	f043 0301 	orr.w	r3, r3, #1
 800238e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002390:	e01c      	b.n	80023cc <HAL_RCC_OscConfig+0x324>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	2b05      	cmp	r3, #5
 8002398:	d10c      	bne.n	80023b4 <HAL_RCC_OscConfig+0x30c>
 800239a:	4b5f      	ldr	r3, [pc, #380]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 800239c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800239e:	4a5e      	ldr	r2, [pc, #376]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80023a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80023b2:	e00b      	b.n	80023cc <HAL_RCC_OscConfig+0x324>
 80023b4:	4b58      	ldr	r3, [pc, #352]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b8:	4a57      	ldr	r2, [pc, #348]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	6713      	str	r3, [r2, #112]	@ 0x70
 80023c0:	4b55      	ldr	r3, [pc, #340]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023c4:	4a54      	ldr	r2, [pc, #336]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023c6:	f023 0304 	bic.w	r3, r3, #4
 80023ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d015      	beq.n	8002400 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d4:	f7fe fe14 	bl	8001000 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023dc:	f7fe fe10 	bl	8001000 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e0cb      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f2:	4b49      	ldr	r3, [pc, #292]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80023f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0ee      	beq.n	80023dc <HAL_RCC_OscConfig+0x334>
 80023fe:	e014      	b.n	800242a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002400:	f7fe fdfe 	bl	8001000 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002406:	e00a      	b.n	800241e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002408:	f7fe fdfa 	bl	8001000 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002416:	4293      	cmp	r3, r2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e0b5      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800241e:	4b3e      	ldr	r3, [pc, #248]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1ee      	bne.n	8002408 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800242a:	7dfb      	ldrb	r3, [r7, #23]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d105      	bne.n	800243c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002430:	4b39      	ldr	r3, [pc, #228]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	4a38      	ldr	r2, [pc, #224]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002436:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800243a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 80a1 	beq.w	8002588 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002446:	4b34      	ldr	r3, [pc, #208]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 030c 	and.w	r3, r3, #12
 800244e:	2b08      	cmp	r3, #8
 8002450:	d05c      	beq.n	800250c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	699b      	ldr	r3, [r3, #24]
 8002456:	2b02      	cmp	r3, #2
 8002458:	d141      	bne.n	80024de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245a:	4b31      	ldr	r3, [pc, #196]	@ (8002520 <HAL_RCC_OscConfig+0x478>)
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7fe fdce 	bl	8001000 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002468:	f7fe fdca 	bl	8001000 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e087      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800247a:	4b27      	ldr	r3, [pc, #156]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f0      	bne.n	8002468 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69da      	ldr	r2, [r3, #28]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002494:	019b      	lsls	r3, r3, #6
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249c:	085b      	lsrs	r3, r3, #1
 800249e:	3b01      	subs	r3, #1
 80024a0:	041b      	lsls	r3, r3, #16
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a8:	061b      	lsls	r3, r3, #24
 80024aa:	491b      	ldr	r1, [pc, #108]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002520 <HAL_RCC_OscConfig+0x478>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b6:	f7fe fda3 	bl	8001000 <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024be:	f7fe fd9f 	bl	8001000 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e05c      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024d0:	4b11      	ldr	r3, [pc, #68]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x416>
 80024dc:	e054      	b.n	8002588 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024de:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <HAL_RCC_OscConfig+0x478>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e4:	f7fe fd8c 	bl	8001000 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ec:	f7fe fd88 	bl	8001000 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e045      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <HAL_RCC_OscConfig+0x470>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x444>
 800250a:	e03d      	b.n	8002588 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d107      	bne.n	8002524 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e038      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
 8002518:	40023800 	.word	0x40023800
 800251c:	40007000 	.word	0x40007000
 8002520:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002524:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <HAL_RCC_OscConfig+0x4ec>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d028      	beq.n	8002584 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800253c:	429a      	cmp	r2, r3
 800253e:	d121      	bne.n	8002584 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800254a:	429a      	cmp	r2, r3
 800254c:	d11a      	bne.n	8002584 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002554:	4013      	ands	r3, r2
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800255a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800255c:	4293      	cmp	r3, r2
 800255e:	d111      	bne.n	8002584 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256a:	085b      	lsrs	r3, r3, #1
 800256c:	3b01      	subs	r3, #1
 800256e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002570:	429a      	cmp	r2, r3
 8002572:	d107      	bne.n	8002584 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002580:	429a      	cmp	r2, r3
 8002582:	d001      	beq.n	8002588 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e000      	b.n	800258a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40023800 	.word	0x40023800

08002598 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0cc      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025ac:	4b68      	ldr	r3, [pc, #416]	@ (8002750 <HAL_RCC_ClockConfig+0x1b8>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d90c      	bls.n	80025d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ba:	4b65      	ldr	r3, [pc, #404]	@ (8002750 <HAL_RCC_ClockConfig+0x1b8>)
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025c2:	4b63      	ldr	r3, [pc, #396]	@ (8002750 <HAL_RCC_ClockConfig+0x1b8>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d001      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e0b8      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d020      	beq.n	8002622 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d005      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025ec:	4b59      	ldr	r3, [pc, #356]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	4a58      	ldr	r2, [pc, #352]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0308 	and.w	r3, r3, #8
 8002600:	2b00      	cmp	r3, #0
 8002602:	d005      	beq.n	8002610 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002604:	4b53      	ldr	r3, [pc, #332]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	4a52      	ldr	r2, [pc, #328]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 800260a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800260e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002610:	4b50      	ldr	r3, [pc, #320]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	494d      	ldr	r1, [pc, #308]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 800261e:	4313      	orrs	r3, r2
 8002620:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d044      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d107      	bne.n	8002646 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002636:	4b47      	ldr	r3, [pc, #284]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d119      	bne.n	8002676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e07f      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d003      	beq.n	8002656 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002652:	2b03      	cmp	r3, #3
 8002654:	d107      	bne.n	8002666 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002656:	4b3f      	ldr	r3, [pc, #252]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e06f      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002666:	4b3b      	ldr	r3, [pc, #236]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e067      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002676:	4b37      	ldr	r3, [pc, #220]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f023 0203 	bic.w	r2, r3, #3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	4934      	ldr	r1, [pc, #208]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002684:	4313      	orrs	r3, r2
 8002686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002688:	f7fe fcba 	bl	8001000 <HAL_GetTick>
 800268c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268e:	e00a      	b.n	80026a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002690:	f7fe fcb6 	bl	8001000 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269e:	4293      	cmp	r3, r2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e04f      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 020c 	and.w	r2, r3, #12
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d1eb      	bne.n	8002690 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026b8:	4b25      	ldr	r3, [pc, #148]	@ (8002750 <HAL_RCC_ClockConfig+0x1b8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d20c      	bcs.n	80026e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c6:	4b22      	ldr	r3, [pc, #136]	@ (8002750 <HAL_RCC_ClockConfig+0x1b8>)
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ce:	4b20      	ldr	r3, [pc, #128]	@ (8002750 <HAL_RCC_ClockConfig+0x1b8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d001      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e032      	b.n	8002746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d008      	beq.n	80026fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026ec:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	4916      	ldr	r1, [pc, #88]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b00      	cmp	r3, #0
 8002708:	d009      	beq.n	800271e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800270a:	4b12      	ldr	r3, [pc, #72]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	490e      	ldr	r1, [pc, #56]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 800271a:	4313      	orrs	r3, r2
 800271c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800271e:	f000 f821 	bl	8002764 <HAL_RCC_GetSysClockFreq>
 8002722:	4602      	mov	r2, r0
 8002724:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <HAL_RCC_ClockConfig+0x1bc>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	490a      	ldr	r1, [pc, #40]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 8002730:	5ccb      	ldrb	r3, [r1, r3]
 8002732:	fa22 f303 	lsr.w	r3, r2, r3
 8002736:	4a09      	ldr	r2, [pc, #36]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800273a:	4b09      	ldr	r3, [pc, #36]	@ (8002760 <HAL_RCC_ClockConfig+0x1c8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fb0a 	bl	8000d58 <HAL_InitTick>

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40023c00 	.word	0x40023c00
 8002754:	40023800 	.word	0x40023800
 8002758:	080057ac 	.word	0x080057ac
 800275c:	20000000 	.word	0x20000000
 8002760:	20000004 	.word	0x20000004

08002764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002768:	b094      	sub	sp, #80	@ 0x50
 800276a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800276c:	2300      	movs	r3, #0
 800276e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002774:	2300      	movs	r3, #0
 8002776:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800277c:	4b79      	ldr	r3, [pc, #484]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x200>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 030c 	and.w	r3, r3, #12
 8002784:	2b08      	cmp	r3, #8
 8002786:	d00d      	beq.n	80027a4 <HAL_RCC_GetSysClockFreq+0x40>
 8002788:	2b08      	cmp	r3, #8
 800278a:	f200 80e1 	bhi.w	8002950 <HAL_RCC_GetSysClockFreq+0x1ec>
 800278e:	2b00      	cmp	r3, #0
 8002790:	d002      	beq.n	8002798 <HAL_RCC_GetSysClockFreq+0x34>
 8002792:	2b04      	cmp	r3, #4
 8002794:	d003      	beq.n	800279e <HAL_RCC_GetSysClockFreq+0x3a>
 8002796:	e0db      	b.n	8002950 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002798:	4b73      	ldr	r3, [pc, #460]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x204>)
 800279a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800279c:	e0db      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800279e:	4b73      	ldr	r3, [pc, #460]	@ (800296c <HAL_RCC_GetSysClockFreq+0x208>)
 80027a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027a2:	e0d8      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x200>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x200>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d063      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x200>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	099b      	lsrs	r3, r3, #6
 80027c0:	2200      	movs	r2, #0
 80027c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80027c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80027ce:	2300      	movs	r3, #0
 80027d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80027d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80027d6:	4622      	mov	r2, r4
 80027d8:	462b      	mov	r3, r5
 80027da:	f04f 0000 	mov.w	r0, #0
 80027de:	f04f 0100 	mov.w	r1, #0
 80027e2:	0159      	lsls	r1, r3, #5
 80027e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027e8:	0150      	lsls	r0, r2, #5
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	4621      	mov	r1, r4
 80027f0:	1a51      	subs	r1, r2, r1
 80027f2:	6139      	str	r1, [r7, #16]
 80027f4:	4629      	mov	r1, r5
 80027f6:	eb63 0301 	sbc.w	r3, r3, r1
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	f04f 0200 	mov.w	r2, #0
 8002800:	f04f 0300 	mov.w	r3, #0
 8002804:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002808:	4659      	mov	r1, fp
 800280a:	018b      	lsls	r3, r1, #6
 800280c:	4651      	mov	r1, sl
 800280e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002812:	4651      	mov	r1, sl
 8002814:	018a      	lsls	r2, r1, #6
 8002816:	4651      	mov	r1, sl
 8002818:	ebb2 0801 	subs.w	r8, r2, r1
 800281c:	4659      	mov	r1, fp
 800281e:	eb63 0901 	sbc.w	r9, r3, r1
 8002822:	f04f 0200 	mov.w	r2, #0
 8002826:	f04f 0300 	mov.w	r3, #0
 800282a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800282e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002832:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002836:	4690      	mov	r8, r2
 8002838:	4699      	mov	r9, r3
 800283a:	4623      	mov	r3, r4
 800283c:	eb18 0303 	adds.w	r3, r8, r3
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	462b      	mov	r3, r5
 8002844:	eb49 0303 	adc.w	r3, r9, r3
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002856:	4629      	mov	r1, r5
 8002858:	024b      	lsls	r3, r1, #9
 800285a:	4621      	mov	r1, r4
 800285c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002860:	4621      	mov	r1, r4
 8002862:	024a      	lsls	r2, r1, #9
 8002864:	4610      	mov	r0, r2
 8002866:	4619      	mov	r1, r3
 8002868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800286a:	2200      	movs	r2, #0
 800286c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800286e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002870:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002874:	f7fd fd04 	bl	8000280 <__aeabi_uldivmod>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	4613      	mov	r3, r2
 800287e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002880:	e058      	b.n	8002934 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002882:	4b38      	ldr	r3, [pc, #224]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x200>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	099b      	lsrs	r3, r3, #6
 8002888:	2200      	movs	r2, #0
 800288a:	4618      	mov	r0, r3
 800288c:	4611      	mov	r1, r2
 800288e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002892:	623b      	str	r3, [r7, #32]
 8002894:	2300      	movs	r3, #0
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
 8002898:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800289c:	4642      	mov	r2, r8
 800289e:	464b      	mov	r3, r9
 80028a0:	f04f 0000 	mov.w	r0, #0
 80028a4:	f04f 0100 	mov.w	r1, #0
 80028a8:	0159      	lsls	r1, r3, #5
 80028aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028ae:	0150      	lsls	r0, r2, #5
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4641      	mov	r1, r8
 80028b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80028ba:	4649      	mov	r1, r9
 80028bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	f04f 0300 	mov.w	r3, #0
 80028c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028d4:	ebb2 040a 	subs.w	r4, r2, sl
 80028d8:	eb63 050b 	sbc.w	r5, r3, fp
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	00eb      	lsls	r3, r5, #3
 80028e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028ea:	00e2      	lsls	r2, r4, #3
 80028ec:	4614      	mov	r4, r2
 80028ee:	461d      	mov	r5, r3
 80028f0:	4643      	mov	r3, r8
 80028f2:	18e3      	adds	r3, r4, r3
 80028f4:	603b      	str	r3, [r7, #0]
 80028f6:	464b      	mov	r3, r9
 80028f8:	eb45 0303 	adc.w	r3, r5, r3
 80028fc:	607b      	str	r3, [r7, #4]
 80028fe:	f04f 0200 	mov.w	r2, #0
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	e9d7 4500 	ldrd	r4, r5, [r7]
 800290a:	4629      	mov	r1, r5
 800290c:	028b      	lsls	r3, r1, #10
 800290e:	4621      	mov	r1, r4
 8002910:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002914:	4621      	mov	r1, r4
 8002916:	028a      	lsls	r2, r1, #10
 8002918:	4610      	mov	r0, r2
 800291a:	4619      	mov	r1, r3
 800291c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800291e:	2200      	movs	r2, #0
 8002920:	61bb      	str	r3, [r7, #24]
 8002922:	61fa      	str	r2, [r7, #28]
 8002924:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002928:	f7fd fcaa 	bl	8000280 <__aeabi_uldivmod>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4613      	mov	r3, r2
 8002932:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002934:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x200>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	0c1b      	lsrs	r3, r3, #16
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	3301      	adds	r3, #1
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002944:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002948:	fbb2 f3f3 	udiv	r3, r2, r3
 800294c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800294e:	e002      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <HAL_RCC_GetSysClockFreq+0x204>)
 8002952:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002954:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002958:	4618      	mov	r0, r3
 800295a:	3750      	adds	r7, #80	@ 0x50
 800295c:	46bd      	mov	sp, r7
 800295e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002962:	bf00      	nop
 8002964:	40023800 	.word	0x40023800
 8002968:	00f42400 	.word	0x00f42400
 800296c:	007a1200 	.word	0x007a1200

08002970 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002974:	4b03      	ldr	r3, [pc, #12]	@ (8002984 <HAL_RCC_GetHCLKFreq+0x14>)
 8002976:	681b      	ldr	r3, [r3, #0]
}
 8002978:	4618      	mov	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000000 	.word	0x20000000

08002988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800298c:	f7ff fff0 	bl	8002970 <HAL_RCC_GetHCLKFreq>
 8002990:	4602      	mov	r2, r0
 8002992:	4b05      	ldr	r3, [pc, #20]	@ (80029a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	0a9b      	lsrs	r3, r3, #10
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	4903      	ldr	r1, [pc, #12]	@ (80029ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800299e:	5ccb      	ldrb	r3, [r1, r3]
 80029a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40023800 	.word	0x40023800
 80029ac:	080057bc 	.word	0x080057bc

080029b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029b4:	f7ff ffdc 	bl	8002970 <HAL_RCC_GetHCLKFreq>
 80029b8:	4602      	mov	r2, r0
 80029ba:	4b05      	ldr	r3, [pc, #20]	@ (80029d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	0b5b      	lsrs	r3, r3, #13
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	4903      	ldr	r1, [pc, #12]	@ (80029d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029c6:	5ccb      	ldrb	r3, [r1, r3]
 80029c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40023800 	.word	0x40023800
 80029d4:	080057bc 	.word	0x080057bc

080029d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	220f      	movs	r2, #15
 80029e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80029e8:	4b12      	ldr	r3, [pc, #72]	@ (8002a34 <HAL_RCC_GetClockConfig+0x5c>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 0203 	and.w	r2, r3, #3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80029f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <HAL_RCC_GetClockConfig+0x5c>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <HAL_RCC_GetClockConfig+0x5c>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <HAL_RCC_GetClockConfig+0x5c>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	08db      	lsrs	r3, r3, #3
 8002a12:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a1a:	4b07      	ldr	r3, [pc, #28]	@ (8002a38 <HAL_RCC_GetClockConfig+0x60>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0207 	and.w	r2, r3, #7
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	601a      	str	r2, [r3, #0]
}
 8002a26:	bf00      	nop
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800
 8002a38:	40023c00 	.word	0x40023c00

08002a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e041      	b.n	8002ad2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d106      	bne.n	8002a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f839 	bl	8002ada <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2202      	movs	r2, #2
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3304      	adds	r3, #4
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	f000 f9c0 	bl	8002e00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
	...

08002af0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d001      	beq.n	8002b08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04e      	b.n	8002ba6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 0201 	orr.w	r2, r2, #1
 8002b1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a23      	ldr	r2, [pc, #140]	@ (8002bb4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d022      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b32:	d01d      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a1f      	ldr	r2, [pc, #124]	@ (8002bb8 <HAL_TIM_Base_Start_IT+0xc8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d018      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a1e      	ldr	r2, [pc, #120]	@ (8002bbc <HAL_TIM_Base_Start_IT+0xcc>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d013      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8002bc0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d00e      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a1b      	ldr	r2, [pc, #108]	@ (8002bc4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d009      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a19      	ldr	r2, [pc, #100]	@ (8002bc8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d004      	beq.n	8002b70 <HAL_TIM_Base_Start_IT+0x80>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a18      	ldr	r2, [pc, #96]	@ (8002bcc <HAL_TIM_Base_Start_IT+0xdc>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d111      	bne.n	8002b94 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2b06      	cmp	r3, #6
 8002b80:	d010      	beq.n	8002ba4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f042 0201 	orr.w	r2, r2, #1
 8002b90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b92:	e007      	b.n	8002ba4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0201 	orr.w	r2, r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40010000 	.word	0x40010000
 8002bb8:	40000400 	.word	0x40000400
 8002bbc:	40000800 	.word	0x40000800
 8002bc0:	40000c00 	.word	0x40000c00
 8002bc4:	40010400 	.word	0x40010400
 8002bc8:	40014000 	.word	0x40014000
 8002bcc:	40001800 	.word	0x40001800

08002bd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d020      	beq.n	8002c34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d01b      	beq.n	8002c34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f06f 0202 	mvn.w	r2, #2
 8002c04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f8d2 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002c20:	e005      	b.n	8002c2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f8c4 	bl	8002db0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f8d5 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d020      	beq.n	8002c80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d01b      	beq.n	8002c80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f06f 0204 	mvn.w	r2, #4
 8002c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2202      	movs	r2, #2
 8002c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f8ac 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002c6c:	e005      	b.n	8002c7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f89e 	bl	8002db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f8af 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d020      	beq.n	8002ccc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f003 0308 	and.w	r3, r3, #8
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d01b      	beq.n	8002ccc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f06f 0208 	mvn.w	r2, #8
 8002c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2204      	movs	r2, #4
 8002ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	f003 0303 	and.w	r3, r3, #3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d003      	beq.n	8002cba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f886 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002cb8:	e005      	b.n	8002cc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f878 	bl	8002db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f889 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f003 0310 	and.w	r3, r3, #16
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d020      	beq.n	8002d18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d01b      	beq.n	8002d18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f06f 0210 	mvn.w	r2, #16
 8002ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2208      	movs	r2, #8
 8002cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f000 f860 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002d04:	e005      	b.n	8002d12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f852 	bl	8002db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f000 f863 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00c      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d007      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f06f 0201 	mvn.w	r2, #1
 8002d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fd fefc 	bl	8000b34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00c      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d007      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f900 	bl	8002f60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00c      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d007      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f834 	bl	8002dec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 0320 	and.w	r3, r3, #32
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00c      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0320 	and.w	r3, r3, #32
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0220 	mvn.w	r2, #32
 8002da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f8d2 	bl	8002f4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002da8:	bf00      	nop
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a43      	ldr	r2, [pc, #268]	@ (8002f20 <TIM_Base_SetConfig+0x120>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d013      	beq.n	8002e40 <TIM_Base_SetConfig+0x40>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e1e:	d00f      	beq.n	8002e40 <TIM_Base_SetConfig+0x40>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a40      	ldr	r2, [pc, #256]	@ (8002f24 <TIM_Base_SetConfig+0x124>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d00b      	beq.n	8002e40 <TIM_Base_SetConfig+0x40>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a3f      	ldr	r2, [pc, #252]	@ (8002f28 <TIM_Base_SetConfig+0x128>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d007      	beq.n	8002e40 <TIM_Base_SetConfig+0x40>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a3e      	ldr	r2, [pc, #248]	@ (8002f2c <TIM_Base_SetConfig+0x12c>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d003      	beq.n	8002e40 <TIM_Base_SetConfig+0x40>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a3d      	ldr	r2, [pc, #244]	@ (8002f30 <TIM_Base_SetConfig+0x130>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d108      	bne.n	8002e52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a32      	ldr	r2, [pc, #200]	@ (8002f20 <TIM_Base_SetConfig+0x120>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d02b      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e60:	d027      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a2f      	ldr	r2, [pc, #188]	@ (8002f24 <TIM_Base_SetConfig+0x124>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d023      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8002f28 <TIM_Base_SetConfig+0x128>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d01f      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a2d      	ldr	r2, [pc, #180]	@ (8002f2c <TIM_Base_SetConfig+0x12c>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d01b      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002f30 <TIM_Base_SetConfig+0x130>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d017      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a2b      	ldr	r2, [pc, #172]	@ (8002f34 <TIM_Base_SetConfig+0x134>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d013      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8002f38 <TIM_Base_SetConfig+0x138>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00f      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a29      	ldr	r2, [pc, #164]	@ (8002f3c <TIM_Base_SetConfig+0x13c>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d00b      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a28      	ldr	r2, [pc, #160]	@ (8002f40 <TIM_Base_SetConfig+0x140>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d007      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a27      	ldr	r2, [pc, #156]	@ (8002f44 <TIM_Base_SetConfig+0x144>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d003      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb2>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a26      	ldr	r2, [pc, #152]	@ (8002f48 <TIM_Base_SetConfig+0x148>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d108      	bne.n	8002ec4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	689a      	ldr	r2, [r3, #8]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8002f20 <TIM_Base_SetConfig+0x120>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d003      	beq.n	8002ef2 <TIM_Base_SetConfig+0xf2>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a10      	ldr	r2, [pc, #64]	@ (8002f30 <TIM_Base_SetConfig+0x130>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d103      	bne.n	8002efa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	691a      	ldr	r2, [r3, #16]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f043 0204 	orr.w	r2, r3, #4
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	601a      	str	r2, [r3, #0]
}
 8002f12:	bf00      	nop
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40010000 	.word	0x40010000
 8002f24:	40000400 	.word	0x40000400
 8002f28:	40000800 	.word	0x40000800
 8002f2c:	40000c00 	.word	0x40000c00
 8002f30:	40010400 	.word	0x40010400
 8002f34:	40014000 	.word	0x40014000
 8002f38:	40014400 	.word	0x40014400
 8002f3c:	40014800 	.word	0x40014800
 8002f40:	40001800 	.word	0x40001800
 8002f44:	40001c00 	.word	0x40001c00
 8002f48:	40002000 	.word	0x40002000

08002f4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e042      	b.n	800300c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fd fe5e 	bl	8000c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2224      	movs	r2, #36	@ 0x24
 8002fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f000 f973 	bl	80032a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	691a      	ldr	r2, [r3, #16]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695a      	ldr	r2, [r3, #20]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68da      	ldr	r2, [r3, #12]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b08a      	sub	sp, #40	@ 0x28
 8003018:	af02      	add	r7, sp, #8
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	603b      	str	r3, [r7, #0]
 8003020:	4613      	mov	r3, r2
 8003022:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b20      	cmp	r3, #32
 8003032:	d175      	bne.n	8003120 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_UART_Transmit+0x2c>
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e06e      	b.n	8003122 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2221      	movs	r2, #33	@ 0x21
 800304e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003052:	f7fd ffd5 	bl	8001000 <HAL_GetTick>
 8003056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	88fa      	ldrh	r2, [r7, #6]
 800305c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	88fa      	ldrh	r2, [r7, #6]
 8003062:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800306c:	d108      	bne.n	8003080 <HAL_UART_Transmit+0x6c>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d104      	bne.n	8003080 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003076:	2300      	movs	r3, #0
 8003078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	61bb      	str	r3, [r7, #24]
 800307e:	e003      	b.n	8003088 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003088:	e02e      	b.n	80030e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	2200      	movs	r2, #0
 8003092:	2180      	movs	r1, #128	@ 0x80
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 f848 	bl	800312a <UART_WaitOnFlagUntilTimeout>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e03a      	b.n	8003122 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10b      	bne.n	80030ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	3302      	adds	r3, #2
 80030c6:	61bb      	str	r3, [r7, #24]
 80030c8:	e007      	b.n	80030da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	781a      	ldrb	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	3301      	adds	r3, #1
 80030d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030de:	b29b      	uxth	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1cb      	bne.n	800308a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2200      	movs	r2, #0
 80030fa:	2140      	movs	r1, #64	@ 0x40
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 f814 	bl	800312a <UART_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2220      	movs	r2, #32
 800310c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e006      	b.n	8003122 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2220      	movs	r2, #32
 8003118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	e000      	b.n	8003122 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003120:	2302      	movs	r3, #2
  }
}
 8003122:	4618      	mov	r0, r3
 8003124:	3720      	adds	r7, #32
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b086      	sub	sp, #24
 800312e:	af00      	add	r7, sp, #0
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	603b      	str	r3, [r7, #0]
 8003136:	4613      	mov	r3, r2
 8003138:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313a:	e03b      	b.n	80031b4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003142:	d037      	beq.n	80031b4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003144:	f7fd ff5c 	bl	8001000 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	6a3a      	ldr	r2, [r7, #32]
 8003150:	429a      	cmp	r2, r3
 8003152:	d302      	bcc.n	800315a <UART_WaitOnFlagUntilTimeout+0x30>
 8003154:	6a3b      	ldr	r3, [r7, #32]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e03a      	b.n	80031d4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	d023      	beq.n	80031b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	2b80      	cmp	r3, #128	@ 0x80
 8003170:	d020      	beq.n	80031b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2b40      	cmp	r3, #64	@ 0x40
 8003176:	d01d      	beq.n	80031b4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b08      	cmp	r3, #8
 8003184:	d116      	bne.n	80031b4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003186:	2300      	movs	r3, #0
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 f81d 	bl	80031dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2208      	movs	r2, #8
 80031a6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e00f      	b.n	80031d4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	4013      	ands	r3, r2
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	bf0c      	ite	eq
 80031c4:	2301      	moveq	r3, #1
 80031c6:	2300      	movne	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	461a      	mov	r2, r3
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d0b4      	beq.n	800313c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031dc:	b480      	push	{r7}
 80031de:	b095      	sub	sp, #84	@ 0x54
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	330c      	adds	r3, #12
 80031ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031ee:	e853 3f00 	ldrex	r3, [r3]
 80031f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	330c      	adds	r3, #12
 8003202:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003204:	643a      	str	r2, [r7, #64]	@ 0x40
 8003206:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003208:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800320a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800320c:	e841 2300 	strex	r3, r2, [r1]
 8003210:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1e5      	bne.n	80031e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	3314      	adds	r3, #20
 800321e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	e853 3f00 	ldrex	r3, [r3]
 8003226:	61fb      	str	r3, [r7, #28]
   return(result);
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f023 0301 	bic.w	r3, r3, #1
 800322e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	3314      	adds	r3, #20
 8003236:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003238:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800323a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800323e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003240:	e841 2300 	strex	r3, r2, [r1]
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e5      	bne.n	8003218 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003250:	2b01      	cmp	r3, #1
 8003252:	d119      	bne.n	8003288 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	330c      	adds	r3, #12
 800325a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	e853 3f00 	ldrex	r3, [r3]
 8003262:	60bb      	str	r3, [r7, #8]
   return(result);
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f023 0310 	bic.w	r3, r3, #16
 800326a:	647b      	str	r3, [r7, #68]	@ 0x44
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	330c      	adds	r3, #12
 8003272:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003274:	61ba      	str	r2, [r7, #24]
 8003276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003278:	6979      	ldr	r1, [r7, #20]
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	e841 2300 	strex	r3, r2, [r1]
 8003280:	613b      	str	r3, [r7, #16]
   return(result);
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1e5      	bne.n	8003254 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003296:	bf00      	nop
 8003298:	3754      	adds	r7, #84	@ 0x54
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032a8:	b0c0      	sub	sp, #256	@ 0x100
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c0:	68d9      	ldr	r1, [r3, #12]
 80032c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	ea40 0301 	orr.w	r3, r0, r1
 80032cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	431a      	orrs	r2, r3
 80032dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80032f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80032fc:	f021 010c 	bic.w	r1, r1, #12
 8003300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800330a:	430b      	orrs	r3, r1
 800330c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800330e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800331a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331e:	6999      	ldr	r1, [r3, #24]
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	ea40 0301 	orr.w	r3, r0, r1
 800332a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800332c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	4b8f      	ldr	r3, [pc, #572]	@ (8003570 <UART_SetConfig+0x2cc>)
 8003334:	429a      	cmp	r2, r3
 8003336:	d005      	beq.n	8003344 <UART_SetConfig+0xa0>
 8003338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b8d      	ldr	r3, [pc, #564]	@ (8003574 <UART_SetConfig+0x2d0>)
 8003340:	429a      	cmp	r2, r3
 8003342:	d104      	bne.n	800334e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003344:	f7ff fb34 	bl	80029b0 <HAL_RCC_GetPCLK2Freq>
 8003348:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800334c:	e003      	b.n	8003356 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800334e:	f7ff fb1b 	bl	8002988 <HAL_RCC_GetPCLK1Freq>
 8003352:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003360:	f040 810c 	bne.w	800357c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003364:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003368:	2200      	movs	r2, #0
 800336a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800336e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003372:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003376:	4622      	mov	r2, r4
 8003378:	462b      	mov	r3, r5
 800337a:	1891      	adds	r1, r2, r2
 800337c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800337e:	415b      	adcs	r3, r3
 8003380:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003382:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003386:	4621      	mov	r1, r4
 8003388:	eb12 0801 	adds.w	r8, r2, r1
 800338c:	4629      	mov	r1, r5
 800338e:	eb43 0901 	adc.w	r9, r3, r1
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800339e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033a6:	4690      	mov	r8, r2
 80033a8:	4699      	mov	r9, r3
 80033aa:	4623      	mov	r3, r4
 80033ac:	eb18 0303 	adds.w	r3, r8, r3
 80033b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033b4:	462b      	mov	r3, r5
 80033b6:	eb49 0303 	adc.w	r3, r9, r3
 80033ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80033ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033d2:	460b      	mov	r3, r1
 80033d4:	18db      	adds	r3, r3, r3
 80033d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80033d8:	4613      	mov	r3, r2
 80033da:	eb42 0303 	adc.w	r3, r2, r3
 80033de:	657b      	str	r3, [r7, #84]	@ 0x54
 80033e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80033e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80033e8:	f7fc ff4a 	bl	8000280 <__aeabi_uldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4b61      	ldr	r3, [pc, #388]	@ (8003578 <UART_SetConfig+0x2d4>)
 80033f2:	fba3 2302 	umull	r2, r3, r3, r2
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	011c      	lsls	r4, r3, #4
 80033fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033fe:	2200      	movs	r2, #0
 8003400:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003404:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003408:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800340c:	4642      	mov	r2, r8
 800340e:	464b      	mov	r3, r9
 8003410:	1891      	adds	r1, r2, r2
 8003412:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003414:	415b      	adcs	r3, r3
 8003416:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003418:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800341c:	4641      	mov	r1, r8
 800341e:	eb12 0a01 	adds.w	sl, r2, r1
 8003422:	4649      	mov	r1, r9
 8003424:	eb43 0b01 	adc.w	fp, r3, r1
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003434:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003438:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800343c:	4692      	mov	sl, r2
 800343e:	469b      	mov	fp, r3
 8003440:	4643      	mov	r3, r8
 8003442:	eb1a 0303 	adds.w	r3, sl, r3
 8003446:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800344a:	464b      	mov	r3, r9
 800344c:	eb4b 0303 	adc.w	r3, fp, r3
 8003450:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003460:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003464:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003468:	460b      	mov	r3, r1
 800346a:	18db      	adds	r3, r3, r3
 800346c:	643b      	str	r3, [r7, #64]	@ 0x40
 800346e:	4613      	mov	r3, r2
 8003470:	eb42 0303 	adc.w	r3, r2, r3
 8003474:	647b      	str	r3, [r7, #68]	@ 0x44
 8003476:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800347a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800347e:	f7fc feff 	bl	8000280 <__aeabi_uldivmod>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	4611      	mov	r1, r2
 8003488:	4b3b      	ldr	r3, [pc, #236]	@ (8003578 <UART_SetConfig+0x2d4>)
 800348a:	fba3 2301 	umull	r2, r3, r3, r1
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	2264      	movs	r2, #100	@ 0x64
 8003492:	fb02 f303 	mul.w	r3, r2, r3
 8003496:	1acb      	subs	r3, r1, r3
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800349e:	4b36      	ldr	r3, [pc, #216]	@ (8003578 <UART_SetConfig+0x2d4>)
 80034a0:	fba3 2302 	umull	r2, r3, r3, r2
 80034a4:	095b      	lsrs	r3, r3, #5
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034ac:	441c      	add	r4, r3
 80034ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034b2:	2200      	movs	r2, #0
 80034b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80034c0:	4642      	mov	r2, r8
 80034c2:	464b      	mov	r3, r9
 80034c4:	1891      	adds	r1, r2, r2
 80034c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80034c8:	415b      	adcs	r3, r3
 80034ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80034d0:	4641      	mov	r1, r8
 80034d2:	1851      	adds	r1, r2, r1
 80034d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80034d6:	4649      	mov	r1, r9
 80034d8:	414b      	adcs	r3, r1
 80034da:	637b      	str	r3, [r7, #52]	@ 0x34
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	f04f 0300 	mov.w	r3, #0
 80034e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80034e8:	4659      	mov	r1, fp
 80034ea:	00cb      	lsls	r3, r1, #3
 80034ec:	4651      	mov	r1, sl
 80034ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034f2:	4651      	mov	r1, sl
 80034f4:	00ca      	lsls	r2, r1, #3
 80034f6:	4610      	mov	r0, r2
 80034f8:	4619      	mov	r1, r3
 80034fa:	4603      	mov	r3, r0
 80034fc:	4642      	mov	r2, r8
 80034fe:	189b      	adds	r3, r3, r2
 8003500:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003504:	464b      	mov	r3, r9
 8003506:	460a      	mov	r2, r1
 8003508:	eb42 0303 	adc.w	r3, r2, r3
 800350c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800351c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003520:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003524:	460b      	mov	r3, r1
 8003526:	18db      	adds	r3, r3, r3
 8003528:	62bb      	str	r3, [r7, #40]	@ 0x28
 800352a:	4613      	mov	r3, r2
 800352c:	eb42 0303 	adc.w	r3, r2, r3
 8003530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003532:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003536:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800353a:	f7fc fea1 	bl	8000280 <__aeabi_uldivmod>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <UART_SetConfig+0x2d4>)
 8003544:	fba3 1302 	umull	r1, r3, r3, r2
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	2164      	movs	r1, #100	@ 0x64
 800354c:	fb01 f303 	mul.w	r3, r1, r3
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	3332      	adds	r3, #50	@ 0x32
 8003556:	4a08      	ldr	r2, [pc, #32]	@ (8003578 <UART_SetConfig+0x2d4>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	095b      	lsrs	r3, r3, #5
 800355e:	f003 0207 	and.w	r2, r3, #7
 8003562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4422      	add	r2, r4
 800356a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800356c:	e106      	b.n	800377c <UART_SetConfig+0x4d8>
 800356e:	bf00      	nop
 8003570:	40011000 	.word	0x40011000
 8003574:	40011400 	.word	0x40011400
 8003578:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800357c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003580:	2200      	movs	r2, #0
 8003582:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003586:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800358a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800358e:	4642      	mov	r2, r8
 8003590:	464b      	mov	r3, r9
 8003592:	1891      	adds	r1, r2, r2
 8003594:	6239      	str	r1, [r7, #32]
 8003596:	415b      	adcs	r3, r3
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
 800359a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800359e:	4641      	mov	r1, r8
 80035a0:	1854      	adds	r4, r2, r1
 80035a2:	4649      	mov	r1, r9
 80035a4:	eb43 0501 	adc.w	r5, r3, r1
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	00eb      	lsls	r3, r5, #3
 80035b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035b6:	00e2      	lsls	r2, r4, #3
 80035b8:	4614      	mov	r4, r2
 80035ba:	461d      	mov	r5, r3
 80035bc:	4643      	mov	r3, r8
 80035be:	18e3      	adds	r3, r4, r3
 80035c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035c4:	464b      	mov	r3, r9
 80035c6:	eb45 0303 	adc.w	r3, r5, r3
 80035ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	f04f 0300 	mov.w	r3, #0
 80035e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80035ea:	4629      	mov	r1, r5
 80035ec:	008b      	lsls	r3, r1, #2
 80035ee:	4621      	mov	r1, r4
 80035f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035f4:	4621      	mov	r1, r4
 80035f6:	008a      	lsls	r2, r1, #2
 80035f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80035fc:	f7fc fe40 	bl	8000280 <__aeabi_uldivmod>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	4b60      	ldr	r3, [pc, #384]	@ (8003788 <UART_SetConfig+0x4e4>)
 8003606:	fba3 2302 	umull	r2, r3, r3, r2
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	011c      	lsls	r4, r3, #4
 800360e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003612:	2200      	movs	r2, #0
 8003614:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003618:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800361c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003620:	4642      	mov	r2, r8
 8003622:	464b      	mov	r3, r9
 8003624:	1891      	adds	r1, r2, r2
 8003626:	61b9      	str	r1, [r7, #24]
 8003628:	415b      	adcs	r3, r3
 800362a:	61fb      	str	r3, [r7, #28]
 800362c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003630:	4641      	mov	r1, r8
 8003632:	1851      	adds	r1, r2, r1
 8003634:	6139      	str	r1, [r7, #16]
 8003636:	4649      	mov	r1, r9
 8003638:	414b      	adcs	r3, r1
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	f04f 0200 	mov.w	r2, #0
 8003640:	f04f 0300 	mov.w	r3, #0
 8003644:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003648:	4659      	mov	r1, fp
 800364a:	00cb      	lsls	r3, r1, #3
 800364c:	4651      	mov	r1, sl
 800364e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003652:	4651      	mov	r1, sl
 8003654:	00ca      	lsls	r2, r1, #3
 8003656:	4610      	mov	r0, r2
 8003658:	4619      	mov	r1, r3
 800365a:	4603      	mov	r3, r0
 800365c:	4642      	mov	r2, r8
 800365e:	189b      	adds	r3, r3, r2
 8003660:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003664:	464b      	mov	r3, r9
 8003666:	460a      	mov	r2, r1
 8003668:	eb42 0303 	adc.w	r3, r2, r3
 800366c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	67bb      	str	r3, [r7, #120]	@ 0x78
 800367a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003688:	4649      	mov	r1, r9
 800368a:	008b      	lsls	r3, r1, #2
 800368c:	4641      	mov	r1, r8
 800368e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003692:	4641      	mov	r1, r8
 8003694:	008a      	lsls	r2, r1, #2
 8003696:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800369a:	f7fc fdf1 	bl	8000280 <__aeabi_uldivmod>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	4611      	mov	r1, r2
 80036a4:	4b38      	ldr	r3, [pc, #224]	@ (8003788 <UART_SetConfig+0x4e4>)
 80036a6:	fba3 2301 	umull	r2, r3, r3, r1
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	2264      	movs	r2, #100	@ 0x64
 80036ae:	fb02 f303 	mul.w	r3, r2, r3
 80036b2:	1acb      	subs	r3, r1, r3
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	3332      	adds	r3, #50	@ 0x32
 80036b8:	4a33      	ldr	r2, [pc, #204]	@ (8003788 <UART_SetConfig+0x4e4>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036c4:	441c      	add	r4, r3
 80036c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ca:	2200      	movs	r2, #0
 80036cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80036ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80036d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80036d4:	4642      	mov	r2, r8
 80036d6:	464b      	mov	r3, r9
 80036d8:	1891      	adds	r1, r2, r2
 80036da:	60b9      	str	r1, [r7, #8]
 80036dc:	415b      	adcs	r3, r3
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036e4:	4641      	mov	r1, r8
 80036e6:	1851      	adds	r1, r2, r1
 80036e8:	6039      	str	r1, [r7, #0]
 80036ea:	4649      	mov	r1, r9
 80036ec:	414b      	adcs	r3, r1
 80036ee:	607b      	str	r3, [r7, #4]
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80036fc:	4659      	mov	r1, fp
 80036fe:	00cb      	lsls	r3, r1, #3
 8003700:	4651      	mov	r1, sl
 8003702:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003706:	4651      	mov	r1, sl
 8003708:	00ca      	lsls	r2, r1, #3
 800370a:	4610      	mov	r0, r2
 800370c:	4619      	mov	r1, r3
 800370e:	4603      	mov	r3, r0
 8003710:	4642      	mov	r2, r8
 8003712:	189b      	adds	r3, r3, r2
 8003714:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003716:	464b      	mov	r3, r9
 8003718:	460a      	mov	r2, r1
 800371a:	eb42 0303 	adc.w	r3, r2, r3
 800371e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	663b      	str	r3, [r7, #96]	@ 0x60
 800372a:	667a      	str	r2, [r7, #100]	@ 0x64
 800372c:	f04f 0200 	mov.w	r2, #0
 8003730:	f04f 0300 	mov.w	r3, #0
 8003734:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003738:	4649      	mov	r1, r9
 800373a:	008b      	lsls	r3, r1, #2
 800373c:	4641      	mov	r1, r8
 800373e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003742:	4641      	mov	r1, r8
 8003744:	008a      	lsls	r2, r1, #2
 8003746:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800374a:	f7fc fd99 	bl	8000280 <__aeabi_uldivmod>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4b0d      	ldr	r3, [pc, #52]	@ (8003788 <UART_SetConfig+0x4e4>)
 8003754:	fba3 1302 	umull	r1, r3, r3, r2
 8003758:	095b      	lsrs	r3, r3, #5
 800375a:	2164      	movs	r1, #100	@ 0x64
 800375c:	fb01 f303 	mul.w	r3, r1, r3
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	3332      	adds	r3, #50	@ 0x32
 8003766:	4a08      	ldr	r2, [pc, #32]	@ (8003788 <UART_SetConfig+0x4e4>)
 8003768:	fba2 2303 	umull	r2, r3, r2, r3
 800376c:	095b      	lsrs	r3, r3, #5
 800376e:	f003 020f 	and.w	r2, r3, #15
 8003772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4422      	add	r2, r4
 800377a:	609a      	str	r2, [r3, #8]
}
 800377c:	bf00      	nop
 800377e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003782:	46bd      	mov	sp, r7
 8003784:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003788:	51eb851f 	.word	0x51eb851f

0800378c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	4603      	mov	r3, r0
 8003794:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800379a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800379e:	2b84      	cmp	r3, #132	@ 0x84
 80037a0:	d005      	beq.n	80037ae <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80037a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4413      	add	r3, r2
 80037aa:	3303      	adds	r3, #3
 80037ac:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80037ae:	68fb      	ldr	r3, [r7, #12]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80037c0:	f000 fafc 	bl	8003dbc <vTaskStartScheduler>
  
  return osOK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	bd80      	pop	{r7, pc}

080037ca <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80037ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037cc:	b089      	sub	sp, #36	@ 0x24
 80037ce:	af04      	add	r7, sp, #16
 80037d0:	6078      	str	r0, [r7, #4]
 80037d2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d020      	beq.n	800381e <osThreadCreate+0x54>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d01c      	beq.n	800381e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685c      	ldr	r4, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691e      	ldr	r6, [r3, #16]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff ffc8 	bl	800378c <makeFreeRtosPriority>
 80037fc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003806:	9202      	str	r2, [sp, #8]
 8003808:	9301      	str	r3, [sp, #4]
 800380a:	9100      	str	r1, [sp, #0]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	4632      	mov	r2, r6
 8003810:	4629      	mov	r1, r5
 8003812:	4620      	mov	r0, r4
 8003814:	f000 f8ed 	bl	80039f2 <xTaskCreateStatic>
 8003818:	4603      	mov	r3, r0
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	e01c      	b.n	8003858 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685c      	ldr	r4, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800382a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff ffaa 	bl	800378c <makeFreeRtosPriority>
 8003838:	4602      	mov	r2, r0
 800383a:	f107 030c 	add.w	r3, r7, #12
 800383e:	9301      	str	r3, [sp, #4]
 8003840:	9200      	str	r2, [sp, #0]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	4632      	mov	r2, r6
 8003846:	4629      	mov	r1, r5
 8003848:	4620      	mov	r0, r4
 800384a:	f000 f932 	bl	8003ab2 <xTaskCreate>
 800384e:	4603      	mov	r3, r0
 8003850:	2b01      	cmp	r3, #1
 8003852:	d001      	beq.n	8003858 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003854:	2300      	movs	r3, #0
 8003856:	e000      	b.n	800385a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003858:	68fb      	ldr	r3, [r7, #12]
}
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003862 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	b084      	sub	sp, #16
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <osDelay+0x16>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	e000      	b.n	800387a <osDelay+0x18>
 8003878:	2301      	movs	r3, #1
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fa68 	bl	8003d50 <vTaskDelay>
  
  return osOK;
 8003880:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003882:	4618      	mov	r0, r3
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800388a:	b480      	push	{r7}
 800388c:	b083      	sub	sp, #12
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f103 0208 	add.w	r2, r3, #8
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038a2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f103 0208 	add.w	r2, r3, #8
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f103 0208 	add.w	r2, r3, #8
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80038be:	bf00      	nop
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	1c5a      	adds	r2, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	601a      	str	r2, [r3, #0]
}
 8003920:	bf00      	nop
 8003922:	3714      	adds	r7, #20
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003942:	d103      	bne.n	800394c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	e00c      	b.n	8003966 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	3308      	adds	r3, #8
 8003950:	60fb      	str	r3, [r7, #12]
 8003952:	e002      	b.n	800395a <vListInsert+0x2e>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	429a      	cmp	r2, r3
 8003964:	d2f6      	bcs.n	8003954 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	601a      	str	r2, [r3, #0]
}
 8003992:	bf00      	nop
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800399e:	b480      	push	{r7}
 80039a0:	b085      	sub	sp, #20
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6892      	ldr	r2, [r2, #8]
 80039b4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6852      	ldr	r2, [r2, #4]
 80039be:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d103      	bne.n	80039d2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	1e5a      	subs	r2, r3, #1
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b08e      	sub	sp, #56	@ 0x38
 80039f6:	af04      	add	r7, sp, #16
 80039f8:	60f8      	str	r0, [r7, #12]
 80039fa:	60b9      	str	r1, [r7, #8]
 80039fc:	607a      	str	r2, [r7, #4]
 80039fe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10b      	bne.n	8003a1e <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a0a:	f383 8811 	msr	BASEPRI, r3
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f3bf 8f4f 	dsb	sy
 8003a16:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	e7fd      	b.n	8003a1a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10b      	bne.n	8003a3c <xTaskCreateStatic+0x4a>
	__asm volatile
 8003a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a28:	f383 8811 	msr	BASEPRI, r3
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	61fb      	str	r3, [r7, #28]
}
 8003a36:	bf00      	nop
 8003a38:	bf00      	nop
 8003a3a:	e7fd      	b.n	8003a38 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003a3c:	23a0      	movs	r3, #160	@ 0xa0
 8003a3e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a44:	d00b      	beq.n	8003a5e <xTaskCreateStatic+0x6c>
	__asm volatile
 8003a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a4a:	f383 8811 	msr	BASEPRI, r3
 8003a4e:	f3bf 8f6f 	isb	sy
 8003a52:	f3bf 8f4f 	dsb	sy
 8003a56:	61bb      	str	r3, [r7, #24]
}
 8003a58:	bf00      	nop
 8003a5a:	bf00      	nop
 8003a5c:	e7fd      	b.n	8003a5a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003a5e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d01e      	beq.n	8003aa4 <xTaskCreateStatic+0xb2>
 8003a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d01b      	beq.n	8003aa4 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a6e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a74:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003a7e:	2300      	movs	r3, #0
 8003a80:	9303      	str	r3, [sp, #12]
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	9302      	str	r3, [sp, #8]
 8003a86:	f107 0314 	add.w	r3, r7, #20
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	68b9      	ldr	r1, [r7, #8]
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f850 	bl	8003b3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003a9e:	f000 f8ed 	bl	8003c7c <prvAddNewTaskToReadyList>
 8003aa2:	e001      	b.n	8003aa8 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003aa8:	697b      	ldr	r3, [r7, #20]
	}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3728      	adds	r7, #40	@ 0x28
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b08c      	sub	sp, #48	@ 0x30
 8003ab6:	af04      	add	r7, sp, #16
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	603b      	str	r3, [r7, #0]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 fefe 	bl	80048c8 <pvPortMalloc>
 8003acc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00e      	beq.n	8003af2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003ad4:	20a0      	movs	r0, #160	@ 0xa0
 8003ad6:	f000 fef7 	bl	80048c8 <pvPortMalloc>
 8003ada:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ae8:	e005      	b.n	8003af6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003aea:	6978      	ldr	r0, [r7, #20]
 8003aec:	f000 ffba 	bl	8004a64 <vPortFree>
 8003af0:	e001      	b.n	8003af6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d017      	beq.n	8003b2c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b04:	88fa      	ldrh	r2, [r7, #6]
 8003b06:	2300      	movs	r3, #0
 8003b08:	9303      	str	r3, [sp, #12]
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	9302      	str	r3, [sp, #8]
 8003b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b10:	9301      	str	r3, [sp, #4]
 8003b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	68b9      	ldr	r1, [r7, #8]
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 f80e 	bl	8003b3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b20:	69f8      	ldr	r0, [r7, #28]
 8003b22:	f000 f8ab 	bl	8003c7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003b26:	2301      	movs	r3, #1
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	e002      	b.n	8003b32 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b30:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b32:	69bb      	ldr	r3, [r7, #24]
	}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3720      	adds	r7, #32
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b088      	sub	sp, #32
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b54:	3b01      	subs	r3, #1
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	f023 0307 	bic.w	r3, r3, #7
 8003b62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	f003 0307 	and.w	r3, r3, #7
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00b      	beq.n	8003b86 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b72:	f383 8811 	msr	BASEPRI, r3
 8003b76:	f3bf 8f6f 	isb	sy
 8003b7a:	f3bf 8f4f 	dsb	sy
 8003b7e:	617b      	str	r3, [r7, #20]
}
 8003b80:	bf00      	nop
 8003b82:	bf00      	nop
 8003b84:	e7fd      	b.n	8003b82 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d01f      	beq.n	8003bcc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	61fb      	str	r3, [r7, #28]
 8003b90:	e012      	b.n	8003bb8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	7819      	ldrb	r1, [r3, #0]
 8003b9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	3334      	adds	r3, #52	@ 0x34
 8003ba2:	460a      	mov	r2, r1
 8003ba4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	4413      	add	r3, r2
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d006      	beq.n	8003bc0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	2b0f      	cmp	r3, #15
 8003bbc:	d9e9      	bls.n	8003b92 <prvInitialiseNewTask+0x56>
 8003bbe:	e000      	b.n	8003bc2 <prvInitialiseNewTask+0x86>
			{
				break;
 8003bc0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003bca:	e003      	b.n	8003bd4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd6:	2b06      	cmp	r3, #6
 8003bd8:	d901      	bls.n	8003bde <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003bda:	2306      	movs	r3, #6
 8003bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003be2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003be8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bec:	2200      	movs	r2, #0
 8003bee:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf2:	3304      	adds	r3, #4
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff fe68 	bl	80038ca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bfc:	3318      	adds	r3, #24
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff fe63 	bl	80038ca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c08:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c0c:	f1c3 0207 	rsb	r2, r3, #7
 8003c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c12:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c18:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2c:	334c      	adds	r3, #76	@ 0x4c
 8003c2e:	224c      	movs	r2, #76	@ 0x4c
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f001 f858 	bl	8004ce8 <memset>
 8003c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3a:	4a0d      	ldr	r2, [pc, #52]	@ (8003c70 <prvInitialiseNewTask+0x134>)
 8003c3c:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c40:	4a0c      	ldr	r2, [pc, #48]	@ (8003c74 <prvInitialiseNewTask+0x138>)
 8003c42:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c46:	4a0c      	ldr	r2, [pc, #48]	@ (8003c78 <prvInitialiseNewTask+0x13c>)
 8003c48:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	68f9      	ldr	r1, [r7, #12]
 8003c4e:	69b8      	ldr	r0, [r7, #24]
 8003c50:	f000 fc2a 	bl	80044a8 <pxPortInitialiseStack>
 8003c54:	4602      	mov	r2, r0
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c66:	bf00      	nop
 8003c68:	3720      	adds	r7, #32
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	200041b0 	.word	0x200041b0
 8003c74:	20004218 	.word	0x20004218
 8003c78:	20004280 	.word	0x20004280

08003c7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003c84:	f000 fd40 	bl	8004708 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003c88:	4b2a      	ldr	r3, [pc, #168]	@ (8003d34 <prvAddNewTaskToReadyList+0xb8>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	4a29      	ldr	r2, [pc, #164]	@ (8003d34 <prvAddNewTaskToReadyList+0xb8>)
 8003c90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003c92:	4b29      	ldr	r3, [pc, #164]	@ (8003d38 <prvAddNewTaskToReadyList+0xbc>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d109      	bne.n	8003cae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003c9a:	4a27      	ldr	r2, [pc, #156]	@ (8003d38 <prvAddNewTaskToReadyList+0xbc>)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ca0:	4b24      	ldr	r3, [pc, #144]	@ (8003d34 <prvAddNewTaskToReadyList+0xb8>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d110      	bne.n	8003cca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ca8:	f000 fad4 	bl	8004254 <prvInitialiseTaskLists>
 8003cac:	e00d      	b.n	8003cca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003cae:	4b23      	ldr	r3, [pc, #140]	@ (8003d3c <prvAddNewTaskToReadyList+0xc0>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d109      	bne.n	8003cca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003cb6:	4b20      	ldr	r3, [pc, #128]	@ (8003d38 <prvAddNewTaskToReadyList+0xbc>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d802      	bhi.n	8003cca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8003d38 <prvAddNewTaskToReadyList+0xbc>)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003cca:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <prvAddNewTaskToReadyList+0xc4>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	3301      	adds	r3, #1
 8003cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d40 <prvAddNewTaskToReadyList+0xc4>)
 8003cd2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd8:	2201      	movs	r2, #1
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <prvAddNewTaskToReadyList+0xc8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	4a18      	ldr	r2, [pc, #96]	@ (8003d44 <prvAddNewTaskToReadyList+0xc8>)
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cea:	4613      	mov	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	4a15      	ldr	r2, [pc, #84]	@ (8003d48 <prvAddNewTaskToReadyList+0xcc>)
 8003cf4:	441a      	add	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4610      	mov	r0, r2
 8003cfe:	f7ff fdf1 	bl	80038e4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d02:	f000 fd33 	bl	800476c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d06:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <prvAddNewTaskToReadyList+0xc0>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00e      	beq.n	8003d2c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d38 <prvAddNewTaskToReadyList+0xbc>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d207      	bcs.n	8003d2c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d4c <prvAddNewTaskToReadyList+0xd0>)
 8003d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	f3bf 8f4f 	dsb	sy
 8003d28:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d2c:	bf00      	nop
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	2000055c 	.word	0x2000055c
 8003d38:	2000045c 	.word	0x2000045c
 8003d3c:	20000568 	.word	0x20000568
 8003d40:	20000578 	.word	0x20000578
 8003d44:	20000564 	.word	0x20000564
 8003d48:	20000460 	.word	0x20000460
 8003d4c:	e000ed04 	.word	0xe000ed04

08003d50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d018      	beq.n	8003d94 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d62:	4b14      	ldr	r3, [pc, #80]	@ (8003db4 <vTaskDelay+0x64>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00b      	beq.n	8003d82 <vTaskDelay+0x32>
	__asm volatile
 8003d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6e:	f383 8811 	msr	BASEPRI, r3
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	f3bf 8f4f 	dsb	sy
 8003d7a:	60bb      	str	r3, [r7, #8]
}
 8003d7c:	bf00      	nop
 8003d7e:	bf00      	nop
 8003d80:	e7fd      	b.n	8003d7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003d82:	f000 f885 	bl	8003e90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003d86:	2100      	movs	r1, #0
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 fb27 	bl	80043dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003d8e:	f000 f88d 	bl	8003eac <xTaskResumeAll>
 8003d92:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d107      	bne.n	8003daa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003d9a:	4b07      	ldr	r3, [pc, #28]	@ (8003db8 <vTaskDelay+0x68>)
 8003d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	f3bf 8f4f 	dsb	sy
 8003da6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003daa:	bf00      	nop
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	20000584 	.word	0x20000584
 8003db8:	e000ed04 	.word	0xe000ed04

08003dbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08a      	sub	sp, #40	@ 0x28
 8003dc0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003dca:	463a      	mov	r2, r7
 8003dcc:	1d39      	adds	r1, r7, #4
 8003dce:	f107 0308 	add.w	r3, r7, #8
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc fbea 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003dd8:	6839      	ldr	r1, [r7, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	9202      	str	r2, [sp, #8]
 8003de0:	9301      	str	r3, [sp, #4]
 8003de2:	2300      	movs	r3, #0
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	2300      	movs	r3, #0
 8003de8:	460a      	mov	r2, r1
 8003dea:	4921      	ldr	r1, [pc, #132]	@ (8003e70 <vTaskStartScheduler+0xb4>)
 8003dec:	4821      	ldr	r0, [pc, #132]	@ (8003e74 <vTaskStartScheduler+0xb8>)
 8003dee:	f7ff fe00 	bl	80039f2 <xTaskCreateStatic>
 8003df2:	4603      	mov	r3, r0
 8003df4:	4a20      	ldr	r2, [pc, #128]	@ (8003e78 <vTaskStartScheduler+0xbc>)
 8003df6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003df8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e78 <vTaskStartScheduler+0xbc>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e00:	2301      	movs	r3, #1
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	e001      	b.n	8003e0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d11b      	bne.n	8003e48 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e14:	f383 8811 	msr	BASEPRI, r3
 8003e18:	f3bf 8f6f 	isb	sy
 8003e1c:	f3bf 8f4f 	dsb	sy
 8003e20:	613b      	str	r3, [r7, #16]
}
 8003e22:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e24:	4b15      	ldr	r3, [pc, #84]	@ (8003e7c <vTaskStartScheduler+0xc0>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	334c      	adds	r3, #76	@ 0x4c
 8003e2a:	4a15      	ldr	r2, [pc, #84]	@ (8003e80 <vTaskStartScheduler+0xc4>)
 8003e2c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003e2e:	4b15      	ldr	r3, [pc, #84]	@ (8003e84 <vTaskStartScheduler+0xc8>)
 8003e30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e36:	4b14      	ldr	r3, [pc, #80]	@ (8003e88 <vTaskStartScheduler+0xcc>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e3c:	4b13      	ldr	r3, [pc, #76]	@ (8003e8c <vTaskStartScheduler+0xd0>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003e42:	f000 fbbd 	bl	80045c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003e46:	e00f      	b.n	8003e68 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e4e:	d10b      	bne.n	8003e68 <vTaskStartScheduler+0xac>
	__asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	60fb      	str	r3, [r7, #12]
}
 8003e62:	bf00      	nop
 8003e64:	bf00      	nop
 8003e66:	e7fd      	b.n	8003e64 <vTaskStartScheduler+0xa8>
}
 8003e68:	bf00      	nop
 8003e6a:	3718      	adds	r7, #24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	080057a4 	.word	0x080057a4
 8003e74:	08004225 	.word	0x08004225
 8003e78:	20000580 	.word	0x20000580
 8003e7c:	2000045c 	.word	0x2000045c
 8003e80:	20000010 	.word	0x20000010
 8003e84:	2000057c 	.word	0x2000057c
 8003e88:	20000568 	.word	0x20000568
 8003e8c:	20000560 	.word	0x20000560

08003e90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003e94:	4b04      	ldr	r3, [pc, #16]	@ (8003ea8 <vTaskSuspendAll+0x18>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	4a03      	ldr	r2, [pc, #12]	@ (8003ea8 <vTaskSuspendAll+0x18>)
 8003e9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003e9e:	bf00      	nop
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	20000584 	.word	0x20000584

08003eac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003eba:	4b42      	ldr	r3, [pc, #264]	@ (8003fc4 <xTaskResumeAll+0x118>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10b      	bne.n	8003eda <xTaskResumeAll+0x2e>
	__asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	603b      	str	r3, [r7, #0]
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	e7fd      	b.n	8003ed6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003eda:	f000 fc15 	bl	8004708 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003ede:	4b39      	ldr	r3, [pc, #228]	@ (8003fc4 <xTaskResumeAll+0x118>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	4a37      	ldr	r2, [pc, #220]	@ (8003fc4 <xTaskResumeAll+0x118>)
 8003ee6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ee8:	4b36      	ldr	r3, [pc, #216]	@ (8003fc4 <xTaskResumeAll+0x118>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d161      	bne.n	8003fb4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ef0:	4b35      	ldr	r3, [pc, #212]	@ (8003fc8 <xTaskResumeAll+0x11c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d05d      	beq.n	8003fb4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ef8:	e02e      	b.n	8003f58 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003efa:	4b34      	ldr	r3, [pc, #208]	@ (8003fcc <xTaskResumeAll+0x120>)
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	3318      	adds	r3, #24
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fd49 	bl	800399e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7ff fd44 	bl	800399e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	409a      	lsls	r2, r3
 8003f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8003fd0 <xTaskResumeAll+0x124>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	4a2a      	ldr	r2, [pc, #168]	@ (8003fd0 <xTaskResumeAll+0x124>)
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4a27      	ldr	r2, [pc, #156]	@ (8003fd4 <xTaskResumeAll+0x128>)
 8003f36:	441a      	add	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	4610      	mov	r0, r2
 8003f40:	f7ff fcd0 	bl	80038e4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f48:	4b23      	ldr	r3, [pc, #140]	@ (8003fd8 <xTaskResumeAll+0x12c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d302      	bcc.n	8003f58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003f52:	4b22      	ldr	r3, [pc, #136]	@ (8003fdc <xTaskResumeAll+0x130>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f58:	4b1c      	ldr	r3, [pc, #112]	@ (8003fcc <xTaskResumeAll+0x120>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1cc      	bne.n	8003efa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003f66:	f000 fa19 	bl	800439c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe0 <xTaskResumeAll+0x134>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d010      	beq.n	8003f98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003f76:	f000 f837 	bl	8003fe8 <xTaskIncrementTick>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003f80:	4b16      	ldr	r3, [pc, #88]	@ (8003fdc <xTaskResumeAll+0x130>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f1      	bne.n	8003f76 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003f92:	4b13      	ldr	r3, [pc, #76]	@ (8003fe0 <xTaskResumeAll+0x134>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003f98:	4b10      	ldr	r3, [pc, #64]	@ (8003fdc <xTaskResumeAll+0x130>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d009      	beq.n	8003fb4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe4 <xTaskResumeAll+0x138>)
 8003fa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003fb4:	f000 fbda 	bl	800476c <vPortExitCritical>

	return xAlreadyYielded;
 8003fb8:	68bb      	ldr	r3, [r7, #8]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20000584 	.word	0x20000584
 8003fc8:	2000055c 	.word	0x2000055c
 8003fcc:	2000051c 	.word	0x2000051c
 8003fd0:	20000564 	.word	0x20000564
 8003fd4:	20000460 	.word	0x20000460
 8003fd8:	2000045c 	.word	0x2000045c
 8003fdc:	20000570 	.word	0x20000570
 8003fe0:	2000056c 	.word	0x2000056c
 8003fe4:	e000ed04 	.word	0xe000ed04

08003fe8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ff2:	4b4f      	ldr	r3, [pc, #316]	@ (8004130 <xTaskIncrementTick+0x148>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f040 808f 	bne.w	800411a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ffc:	4b4d      	ldr	r3, [pc, #308]	@ (8004134 <xTaskIncrementTick+0x14c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	3301      	adds	r3, #1
 8004002:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004004:	4a4b      	ldr	r2, [pc, #300]	@ (8004134 <xTaskIncrementTick+0x14c>)
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d121      	bne.n	8004054 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004010:	4b49      	ldr	r3, [pc, #292]	@ (8004138 <xTaskIncrementTick+0x150>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <xTaskIncrementTick+0x4a>
	__asm volatile
 800401a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800401e:	f383 8811 	msr	BASEPRI, r3
 8004022:	f3bf 8f6f 	isb	sy
 8004026:	f3bf 8f4f 	dsb	sy
 800402a:	603b      	str	r3, [r7, #0]
}
 800402c:	bf00      	nop
 800402e:	bf00      	nop
 8004030:	e7fd      	b.n	800402e <xTaskIncrementTick+0x46>
 8004032:	4b41      	ldr	r3, [pc, #260]	@ (8004138 <xTaskIncrementTick+0x150>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	4b40      	ldr	r3, [pc, #256]	@ (800413c <xTaskIncrementTick+0x154>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a3e      	ldr	r2, [pc, #248]	@ (8004138 <xTaskIncrementTick+0x150>)
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	4a3e      	ldr	r2, [pc, #248]	@ (800413c <xTaskIncrementTick+0x154>)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6013      	str	r3, [r2, #0]
 8004046:	4b3e      	ldr	r3, [pc, #248]	@ (8004140 <xTaskIncrementTick+0x158>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	3301      	adds	r3, #1
 800404c:	4a3c      	ldr	r2, [pc, #240]	@ (8004140 <xTaskIncrementTick+0x158>)
 800404e:	6013      	str	r3, [r2, #0]
 8004050:	f000 f9a4 	bl	800439c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004054:	4b3b      	ldr	r3, [pc, #236]	@ (8004144 <xTaskIncrementTick+0x15c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	429a      	cmp	r2, r3
 800405c:	d348      	bcc.n	80040f0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800405e:	4b36      	ldr	r3, [pc, #216]	@ (8004138 <xTaskIncrementTick+0x150>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d104      	bne.n	8004072 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004068:	4b36      	ldr	r3, [pc, #216]	@ (8004144 <xTaskIncrementTick+0x15c>)
 800406a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800406e:	601a      	str	r2, [r3, #0]
					break;
 8004070:	e03e      	b.n	80040f0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004072:	4b31      	ldr	r3, [pc, #196]	@ (8004138 <xTaskIncrementTick+0x150>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	429a      	cmp	r2, r3
 8004088:	d203      	bcs.n	8004092 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800408a:	4a2e      	ldr	r2, [pc, #184]	@ (8004144 <xTaskIncrementTick+0x15c>)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004090:	e02e      	b.n	80040f0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	3304      	adds	r3, #4
 8004096:	4618      	mov	r0, r3
 8004098:	f7ff fc81 	bl	800399e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d004      	beq.n	80040ae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	3318      	adds	r3, #24
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff fc78 	bl	800399e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b2:	2201      	movs	r2, #1
 80040b4:	409a      	lsls	r2, r3
 80040b6:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <xTaskIncrementTick+0x160>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	4a22      	ldr	r2, [pc, #136]	@ (8004148 <xTaskIncrementTick+0x160>)
 80040be:	6013      	str	r3, [r2, #0]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040c4:	4613      	mov	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	4a1f      	ldr	r2, [pc, #124]	@ (800414c <xTaskIncrementTick+0x164>)
 80040ce:	441a      	add	r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4619      	mov	r1, r3
 80040d6:	4610      	mov	r0, r2
 80040d8:	f7ff fc04 	bl	80038e4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004150 <xTaskIncrementTick+0x168>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d3b9      	bcc.n	800405e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80040ea:	2301      	movs	r3, #1
 80040ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040ee:	e7b6      	b.n	800405e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80040f0:	4b17      	ldr	r3, [pc, #92]	@ (8004150 <xTaskIncrementTick+0x168>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f6:	4915      	ldr	r1, [pc, #84]	@ (800414c <xTaskIncrementTick+0x164>)
 80040f8:	4613      	mov	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	440b      	add	r3, r1
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d901      	bls.n	800410c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004108:	2301      	movs	r3, #1
 800410a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800410c:	4b11      	ldr	r3, [pc, #68]	@ (8004154 <xTaskIncrementTick+0x16c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004114:	2301      	movs	r3, #1
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	e004      	b.n	8004124 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800411a:	4b0f      	ldr	r3, [pc, #60]	@ (8004158 <xTaskIncrementTick+0x170>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	3301      	adds	r3, #1
 8004120:	4a0d      	ldr	r2, [pc, #52]	@ (8004158 <xTaskIncrementTick+0x170>)
 8004122:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004124:	697b      	ldr	r3, [r7, #20]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	20000584 	.word	0x20000584
 8004134:	20000560 	.word	0x20000560
 8004138:	20000514 	.word	0x20000514
 800413c:	20000518 	.word	0x20000518
 8004140:	20000574 	.word	0x20000574
 8004144:	2000057c 	.word	0x2000057c
 8004148:	20000564 	.word	0x20000564
 800414c:	20000460 	.word	0x20000460
 8004150:	2000045c 	.word	0x2000045c
 8004154:	20000570 	.word	0x20000570
 8004158:	2000056c 	.word	0x2000056c

0800415c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004162:	4b2a      	ldr	r3, [pc, #168]	@ (800420c <vTaskSwitchContext+0xb0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800416a:	4b29      	ldr	r3, [pc, #164]	@ (8004210 <vTaskSwitchContext+0xb4>)
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004170:	e045      	b.n	80041fe <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004172:	4b27      	ldr	r3, [pc, #156]	@ (8004210 <vTaskSwitchContext+0xb4>)
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004178:	4b26      	ldr	r3, [pc, #152]	@ (8004214 <vTaskSwitchContext+0xb8>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	fab3 f383 	clz	r3, r3
 8004184:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004186:	7afb      	ldrb	r3, [r7, #11]
 8004188:	f1c3 031f 	rsb	r3, r3, #31
 800418c:	617b      	str	r3, [r7, #20]
 800418e:	4922      	ldr	r1, [pc, #136]	@ (8004218 <vTaskSwitchContext+0xbc>)
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	4613      	mov	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4413      	add	r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	440b      	add	r3, r1
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10b      	bne.n	80041ba <vTaskSwitchContext+0x5e>
	__asm volatile
 80041a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a6:	f383 8811 	msr	BASEPRI, r3
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	607b      	str	r3, [r7, #4]
}
 80041b4:	bf00      	nop
 80041b6:	bf00      	nop
 80041b8:	e7fd      	b.n	80041b6 <vTaskSwitchContext+0x5a>
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4a14      	ldr	r2, [pc, #80]	@ (8004218 <vTaskSwitchContext+0xbc>)
 80041c6:	4413      	add	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	605a      	str	r2, [r3, #4]
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	3308      	adds	r3, #8
 80041dc:	429a      	cmp	r2, r3
 80041de:	d104      	bne.n	80041ea <vTaskSwitchContext+0x8e>
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	605a      	str	r2, [r3, #4]
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	4a0a      	ldr	r2, [pc, #40]	@ (800421c <vTaskSwitchContext+0xc0>)
 80041f2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80041f4:	4b09      	ldr	r3, [pc, #36]	@ (800421c <vTaskSwitchContext+0xc0>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	334c      	adds	r3, #76	@ 0x4c
 80041fa:	4a09      	ldr	r2, [pc, #36]	@ (8004220 <vTaskSwitchContext+0xc4>)
 80041fc:	6013      	str	r3, [r2, #0]
}
 80041fe:	bf00      	nop
 8004200:	371c      	adds	r7, #28
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	20000584 	.word	0x20000584
 8004210:	20000570 	.word	0x20000570
 8004214:	20000564 	.word	0x20000564
 8004218:	20000460 	.word	0x20000460
 800421c:	2000045c 	.word	0x2000045c
 8004220:	20000010 	.word	0x20000010

08004224 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800422c:	f000 f852 	bl	80042d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004230:	4b06      	ldr	r3, [pc, #24]	@ (800424c <prvIdleTask+0x28>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d9f9      	bls.n	800422c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004238:	4b05      	ldr	r3, [pc, #20]	@ (8004250 <prvIdleTask+0x2c>)
 800423a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800423e:	601a      	str	r2, [r3, #0]
 8004240:	f3bf 8f4f 	dsb	sy
 8004244:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004248:	e7f0      	b.n	800422c <prvIdleTask+0x8>
 800424a:	bf00      	nop
 800424c:	20000460 	.word	0x20000460
 8004250:	e000ed04 	.word	0xe000ed04

08004254 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800425a:	2300      	movs	r3, #0
 800425c:	607b      	str	r3, [r7, #4]
 800425e:	e00c      	b.n	800427a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4a12      	ldr	r2, [pc, #72]	@ (80042b4 <prvInitialiseTaskLists+0x60>)
 800426c:	4413      	add	r3, r2
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff fb0b 	bl	800388a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3301      	adds	r3, #1
 8004278:	607b      	str	r3, [r7, #4]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b06      	cmp	r3, #6
 800427e:	d9ef      	bls.n	8004260 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004280:	480d      	ldr	r0, [pc, #52]	@ (80042b8 <prvInitialiseTaskLists+0x64>)
 8004282:	f7ff fb02 	bl	800388a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004286:	480d      	ldr	r0, [pc, #52]	@ (80042bc <prvInitialiseTaskLists+0x68>)
 8004288:	f7ff faff 	bl	800388a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800428c:	480c      	ldr	r0, [pc, #48]	@ (80042c0 <prvInitialiseTaskLists+0x6c>)
 800428e:	f7ff fafc 	bl	800388a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004292:	480c      	ldr	r0, [pc, #48]	@ (80042c4 <prvInitialiseTaskLists+0x70>)
 8004294:	f7ff faf9 	bl	800388a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004298:	480b      	ldr	r0, [pc, #44]	@ (80042c8 <prvInitialiseTaskLists+0x74>)
 800429a:	f7ff faf6 	bl	800388a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800429e:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <prvInitialiseTaskLists+0x78>)
 80042a0:	4a05      	ldr	r2, [pc, #20]	@ (80042b8 <prvInitialiseTaskLists+0x64>)
 80042a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042a4:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <prvInitialiseTaskLists+0x7c>)
 80042a6:	4a05      	ldr	r2, [pc, #20]	@ (80042bc <prvInitialiseTaskLists+0x68>)
 80042a8:	601a      	str	r2, [r3, #0]
}
 80042aa:	bf00      	nop
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	20000460 	.word	0x20000460
 80042b8:	200004ec 	.word	0x200004ec
 80042bc:	20000500 	.word	0x20000500
 80042c0:	2000051c 	.word	0x2000051c
 80042c4:	20000530 	.word	0x20000530
 80042c8:	20000548 	.word	0x20000548
 80042cc:	20000514 	.word	0x20000514
 80042d0:	20000518 	.word	0x20000518

080042d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042da:	e019      	b.n	8004310 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80042dc:	f000 fa14 	bl	8004708 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e0:	4b10      	ldr	r3, [pc, #64]	@ (8004324 <prvCheckTasksWaitingTermination+0x50>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	3304      	adds	r3, #4
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff fb56 	bl	800399e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <prvCheckTasksWaitingTermination+0x54>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	4a0b      	ldr	r2, [pc, #44]	@ (8004328 <prvCheckTasksWaitingTermination+0x54>)
 80042fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80042fc:	4b0b      	ldr	r3, [pc, #44]	@ (800432c <prvCheckTasksWaitingTermination+0x58>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3b01      	subs	r3, #1
 8004302:	4a0a      	ldr	r2, [pc, #40]	@ (800432c <prvCheckTasksWaitingTermination+0x58>)
 8004304:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004306:	f000 fa31 	bl	800476c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f810 	bl	8004330 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004310:	4b06      	ldr	r3, [pc, #24]	@ (800432c <prvCheckTasksWaitingTermination+0x58>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e1      	bne.n	80042dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004318:	bf00      	nop
 800431a:	bf00      	nop
 800431c:	3708      	adds	r7, #8
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	20000530 	.word	0x20000530
 8004328:	2000055c 	.word	0x2000055c
 800432c:	20000544 	.word	0x20000544

08004330 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	334c      	adds	r3, #76	@ 0x4c
 800433c:	4618      	mov	r0, r3
 800433e:	f000 fcdb 	bl	8004cf8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004348:	2b00      	cmp	r3, #0
 800434a:	d108      	bne.n	800435e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004350:	4618      	mov	r0, r3
 8004352:	f000 fb87 	bl	8004a64 <vPortFree>
				vPortFree( pxTCB );
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 fb84 	bl	8004a64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800435c:	e019      	b.n	8004392 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004364:	2b01      	cmp	r3, #1
 8004366:	d103      	bne.n	8004370 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 fb7b 	bl	8004a64 <vPortFree>
	}
 800436e:	e010      	b.n	8004392 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004376:	2b02      	cmp	r3, #2
 8004378:	d00b      	beq.n	8004392 <prvDeleteTCB+0x62>
	__asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	60fb      	str	r3, [r7, #12]
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	e7fd      	b.n	800438e <prvDeleteTCB+0x5e>
	}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
	...

0800439c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043a2:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <prvResetNextTaskUnblockTime+0x38>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d104      	bne.n	80043b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043ac:	4b0a      	ldr	r3, [pc, #40]	@ (80043d8 <prvResetNextTaskUnblockTime+0x3c>)
 80043ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043b4:	e008      	b.n	80043c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043b6:	4b07      	ldr	r3, [pc, #28]	@ (80043d4 <prvResetNextTaskUnblockTime+0x38>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	4a04      	ldr	r2, [pc, #16]	@ (80043d8 <prvResetNextTaskUnblockTime+0x3c>)
 80043c6:	6013      	str	r3, [r2, #0]
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	20000514 	.word	0x20000514
 80043d8:	2000057c 	.word	0x2000057c

080043dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80043e6:	4b29      	ldr	r3, [pc, #164]	@ (800448c <prvAddCurrentTaskToDelayedList+0xb0>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043ec:	4b28      	ldr	r3, [pc, #160]	@ (8004490 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3304      	adds	r3, #4
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7ff fad3 	bl	800399e <uxListRemove>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10b      	bne.n	8004416 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80043fe:	4b24      	ldr	r3, [pc, #144]	@ (8004490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004404:	2201      	movs	r2, #1
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43da      	mvns	r2, r3
 800440c:	4b21      	ldr	r3, [pc, #132]	@ (8004494 <prvAddCurrentTaskToDelayedList+0xb8>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4013      	ands	r3, r2
 8004412:	4a20      	ldr	r2, [pc, #128]	@ (8004494 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004414:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800441c:	d10a      	bne.n	8004434 <prvAddCurrentTaskToDelayedList+0x58>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d007      	beq.n	8004434 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004424:	4b1a      	ldr	r3, [pc, #104]	@ (8004490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	3304      	adds	r3, #4
 800442a:	4619      	mov	r1, r3
 800442c:	481a      	ldr	r0, [pc, #104]	@ (8004498 <prvAddCurrentTaskToDelayedList+0xbc>)
 800442e:	f7ff fa59 	bl	80038e4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004432:	e026      	b.n	8004482 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4413      	add	r3, r2
 800443a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800443c:	4b14      	ldr	r3, [pc, #80]	@ (8004490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	429a      	cmp	r2, r3
 800444a:	d209      	bcs.n	8004460 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800444c:	4b13      	ldr	r3, [pc, #76]	@ (800449c <prvAddCurrentTaskToDelayedList+0xc0>)
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	4b0f      	ldr	r3, [pc, #60]	@ (8004490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3304      	adds	r3, #4
 8004456:	4619      	mov	r1, r3
 8004458:	4610      	mov	r0, r2
 800445a:	f7ff fa67 	bl	800392c <vListInsert>
}
 800445e:	e010      	b.n	8004482 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004460:	4b0f      	ldr	r3, [pc, #60]	@ (80044a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	4b0a      	ldr	r3, [pc, #40]	@ (8004490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	3304      	adds	r3, #4
 800446a:	4619      	mov	r1, r3
 800446c:	4610      	mov	r0, r2
 800446e:	f7ff fa5d 	bl	800392c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004472:	4b0c      	ldr	r3, [pc, #48]	@ (80044a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	429a      	cmp	r2, r3
 800447a:	d202      	bcs.n	8004482 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800447c:	4a09      	ldr	r2, [pc, #36]	@ (80044a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	6013      	str	r3, [r2, #0]
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20000560 	.word	0x20000560
 8004490:	2000045c 	.word	0x2000045c
 8004494:	20000564 	.word	0x20000564
 8004498:	20000548 	.word	0x20000548
 800449c:	20000518 	.word	0x20000518
 80044a0:	20000514 	.word	0x20000514
 80044a4:	2000057c 	.word	0x2000057c

080044a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3b04      	subs	r3, #4
 80044b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80044c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	3b04      	subs	r3, #4
 80044c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f023 0201 	bic.w	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	3b04      	subs	r3, #4
 80044d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80044d8:	4a0c      	ldr	r2, [pc, #48]	@ (800450c <pxPortInitialiseStack+0x64>)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	3b14      	subs	r3, #20
 80044e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	3b04      	subs	r3, #4
 80044ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f06f 0202 	mvn.w	r2, #2
 80044f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	3b20      	subs	r3, #32
 80044fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80044fe:	68fb      	ldr	r3, [r7, #12]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	08004511 	.word	0x08004511

08004510 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004516:	2300      	movs	r3, #0
 8004518:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800451a:	4b13      	ldr	r3, [pc, #76]	@ (8004568 <prvTaskExitError+0x58>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004522:	d00b      	beq.n	800453c <prvTaskExitError+0x2c>
	__asm volatile
 8004524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004528:	f383 8811 	msr	BASEPRI, r3
 800452c:	f3bf 8f6f 	isb	sy
 8004530:	f3bf 8f4f 	dsb	sy
 8004534:	60fb      	str	r3, [r7, #12]
}
 8004536:	bf00      	nop
 8004538:	bf00      	nop
 800453a:	e7fd      	b.n	8004538 <prvTaskExitError+0x28>
	__asm volatile
 800453c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	60bb      	str	r3, [r7, #8]
}
 800454e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004550:	bf00      	nop
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0fc      	beq.n	8004552 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004558:	bf00      	nop
 800455a:	bf00      	nop
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	2000000c 	.word	0x2000000c
 800456c:	00000000 	.word	0x00000000

08004570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004570:	4b07      	ldr	r3, [pc, #28]	@ (8004590 <pxCurrentTCBConst2>)
 8004572:	6819      	ldr	r1, [r3, #0]
 8004574:	6808      	ldr	r0, [r1, #0]
 8004576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800457a:	f380 8809 	msr	PSP, r0
 800457e:	f3bf 8f6f 	isb	sy
 8004582:	f04f 0000 	mov.w	r0, #0
 8004586:	f380 8811 	msr	BASEPRI, r0
 800458a:	4770      	bx	lr
 800458c:	f3af 8000 	nop.w

08004590 <pxCurrentTCBConst2>:
 8004590:	2000045c 	.word	0x2000045c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004594:	bf00      	nop
 8004596:	bf00      	nop

08004598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004598:	4808      	ldr	r0, [pc, #32]	@ (80045bc <prvPortStartFirstTask+0x24>)
 800459a:	6800      	ldr	r0, [r0, #0]
 800459c:	6800      	ldr	r0, [r0, #0]
 800459e:	f380 8808 	msr	MSP, r0
 80045a2:	f04f 0000 	mov.w	r0, #0
 80045a6:	f380 8814 	msr	CONTROL, r0
 80045aa:	b662      	cpsie	i
 80045ac:	b661      	cpsie	f
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	df00      	svc	0
 80045b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80045ba:	bf00      	nop
 80045bc:	e000ed08 	.word	0xe000ed08

080045c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80045c6:	4b47      	ldr	r3, [pc, #284]	@ (80046e4 <xPortStartScheduler+0x124>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a47      	ldr	r2, [pc, #284]	@ (80046e8 <xPortStartScheduler+0x128>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d10b      	bne.n	80045e8 <xPortStartScheduler+0x28>
	__asm volatile
 80045d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d4:	f383 8811 	msr	BASEPRI, r3
 80045d8:	f3bf 8f6f 	isb	sy
 80045dc:	f3bf 8f4f 	dsb	sy
 80045e0:	60fb      	str	r3, [r7, #12]
}
 80045e2:	bf00      	nop
 80045e4:	bf00      	nop
 80045e6:	e7fd      	b.n	80045e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80045e8:	4b3e      	ldr	r3, [pc, #248]	@ (80046e4 <xPortStartScheduler+0x124>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a3f      	ldr	r2, [pc, #252]	@ (80046ec <xPortStartScheduler+0x12c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d10b      	bne.n	800460a <xPortStartScheduler+0x4a>
	__asm volatile
 80045f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f6:	f383 8811 	msr	BASEPRI, r3
 80045fa:	f3bf 8f6f 	isb	sy
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	613b      	str	r3, [r7, #16]
}
 8004604:	bf00      	nop
 8004606:	bf00      	nop
 8004608:	e7fd      	b.n	8004606 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800460a:	4b39      	ldr	r3, [pc, #228]	@ (80046f0 <xPortStartScheduler+0x130>)
 800460c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	22ff      	movs	r2, #255	@ 0xff
 800461a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800462c:	b2da      	uxtb	r2, r3
 800462e:	4b31      	ldr	r3, [pc, #196]	@ (80046f4 <xPortStartScheduler+0x134>)
 8004630:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004632:	4b31      	ldr	r3, [pc, #196]	@ (80046f8 <xPortStartScheduler+0x138>)
 8004634:	2207      	movs	r2, #7
 8004636:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004638:	e009      	b.n	800464e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800463a:	4b2f      	ldr	r3, [pc, #188]	@ (80046f8 <xPortStartScheduler+0x138>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	3b01      	subs	r3, #1
 8004640:	4a2d      	ldr	r2, [pc, #180]	@ (80046f8 <xPortStartScheduler+0x138>)
 8004642:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004644:	78fb      	ldrb	r3, [r7, #3]
 8004646:	b2db      	uxtb	r3, r3
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	b2db      	uxtb	r3, r3
 800464c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800464e:	78fb      	ldrb	r3, [r7, #3]
 8004650:	b2db      	uxtb	r3, r3
 8004652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004656:	2b80      	cmp	r3, #128	@ 0x80
 8004658:	d0ef      	beq.n	800463a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800465a:	4b27      	ldr	r3, [pc, #156]	@ (80046f8 <xPortStartScheduler+0x138>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f1c3 0307 	rsb	r3, r3, #7
 8004662:	2b04      	cmp	r3, #4
 8004664:	d00b      	beq.n	800467e <xPortStartScheduler+0xbe>
	__asm volatile
 8004666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800466a:	f383 8811 	msr	BASEPRI, r3
 800466e:	f3bf 8f6f 	isb	sy
 8004672:	f3bf 8f4f 	dsb	sy
 8004676:	60bb      	str	r3, [r7, #8]
}
 8004678:	bf00      	nop
 800467a:	bf00      	nop
 800467c:	e7fd      	b.n	800467a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800467e:	4b1e      	ldr	r3, [pc, #120]	@ (80046f8 <xPortStartScheduler+0x138>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	021b      	lsls	r3, r3, #8
 8004684:	4a1c      	ldr	r2, [pc, #112]	@ (80046f8 <xPortStartScheduler+0x138>)
 8004686:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004688:	4b1b      	ldr	r3, [pc, #108]	@ (80046f8 <xPortStartScheduler+0x138>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004690:	4a19      	ldr	r2, [pc, #100]	@ (80046f8 <xPortStartScheduler+0x138>)
 8004692:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	b2da      	uxtb	r2, r3
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800469c:	4b17      	ldr	r3, [pc, #92]	@ (80046fc <xPortStartScheduler+0x13c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a16      	ldr	r2, [pc, #88]	@ (80046fc <xPortStartScheduler+0x13c>)
 80046a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80046a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80046a8:	4b14      	ldr	r3, [pc, #80]	@ (80046fc <xPortStartScheduler+0x13c>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a13      	ldr	r2, [pc, #76]	@ (80046fc <xPortStartScheduler+0x13c>)
 80046ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80046b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80046b4:	f000 f8da 	bl	800486c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80046b8:	4b11      	ldr	r3, [pc, #68]	@ (8004700 <xPortStartScheduler+0x140>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80046be:	f000 f8f9 	bl	80048b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80046c2:	4b10      	ldr	r3, [pc, #64]	@ (8004704 <xPortStartScheduler+0x144>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004704 <xPortStartScheduler+0x144>)
 80046c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80046cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80046ce:	f7ff ff63 	bl	8004598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80046d2:	f7ff fd43 	bl	800415c <vTaskSwitchContext>
	prvTaskExitError();
 80046d6:	f7ff ff1b 	bl	8004510 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	e000ed00 	.word	0xe000ed00
 80046e8:	410fc271 	.word	0x410fc271
 80046ec:	410fc270 	.word	0x410fc270
 80046f0:	e000e400 	.word	0xe000e400
 80046f4:	20000588 	.word	0x20000588
 80046f8:	2000058c 	.word	0x2000058c
 80046fc:	e000ed20 	.word	0xe000ed20
 8004700:	2000000c 	.word	0x2000000c
 8004704:	e000ef34 	.word	0xe000ef34

08004708 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
	__asm volatile
 800470e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004712:	f383 8811 	msr	BASEPRI, r3
 8004716:	f3bf 8f6f 	isb	sy
 800471a:	f3bf 8f4f 	dsb	sy
 800471e:	607b      	str	r3, [r7, #4]
}
 8004720:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004722:	4b10      	ldr	r3, [pc, #64]	@ (8004764 <vPortEnterCritical+0x5c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	3301      	adds	r3, #1
 8004728:	4a0e      	ldr	r2, [pc, #56]	@ (8004764 <vPortEnterCritical+0x5c>)
 800472a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800472c:	4b0d      	ldr	r3, [pc, #52]	@ (8004764 <vPortEnterCritical+0x5c>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d110      	bne.n	8004756 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004734:	4b0c      	ldr	r3, [pc, #48]	@ (8004768 <vPortEnterCritical+0x60>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00b      	beq.n	8004756 <vPortEnterCritical+0x4e>
	__asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	603b      	str	r3, [r7, #0]
}
 8004750:	bf00      	nop
 8004752:	bf00      	nop
 8004754:	e7fd      	b.n	8004752 <vPortEnterCritical+0x4a>
	}
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	2000000c 	.word	0x2000000c
 8004768:	e000ed04 	.word	0xe000ed04

0800476c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004772:	4b12      	ldr	r3, [pc, #72]	@ (80047bc <vPortExitCritical+0x50>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10b      	bne.n	8004792 <vPortExitCritical+0x26>
	__asm volatile
 800477a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477e:	f383 8811 	msr	BASEPRI, r3
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	607b      	str	r3, [r7, #4]
}
 800478c:	bf00      	nop
 800478e:	bf00      	nop
 8004790:	e7fd      	b.n	800478e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004792:	4b0a      	ldr	r3, [pc, #40]	@ (80047bc <vPortExitCritical+0x50>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	3b01      	subs	r3, #1
 8004798:	4a08      	ldr	r2, [pc, #32]	@ (80047bc <vPortExitCritical+0x50>)
 800479a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800479c:	4b07      	ldr	r3, [pc, #28]	@ (80047bc <vPortExitCritical+0x50>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d105      	bne.n	80047b0 <vPortExitCritical+0x44>
 80047a4:	2300      	movs	r3, #0
 80047a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80047ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	2000000c 	.word	0x2000000c

080047c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80047c0:	f3ef 8009 	mrs	r0, PSP
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	4b15      	ldr	r3, [pc, #84]	@ (8004820 <pxCurrentTCBConst>)
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	f01e 0f10 	tst.w	lr, #16
 80047d0:	bf08      	it	eq
 80047d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80047d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047da:	6010      	str	r0, [r2, #0]
 80047dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80047e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80047e4:	f380 8811 	msr	BASEPRI, r0
 80047e8:	f3bf 8f4f 	dsb	sy
 80047ec:	f3bf 8f6f 	isb	sy
 80047f0:	f7ff fcb4 	bl	800415c <vTaskSwitchContext>
 80047f4:	f04f 0000 	mov.w	r0, #0
 80047f8:	f380 8811 	msr	BASEPRI, r0
 80047fc:	bc09      	pop	{r0, r3}
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	6808      	ldr	r0, [r1, #0]
 8004802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004806:	f01e 0f10 	tst.w	lr, #16
 800480a:	bf08      	it	eq
 800480c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004810:	f380 8809 	msr	PSP, r0
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	f3af 8000 	nop.w

08004820 <pxCurrentTCBConst>:
 8004820:	2000045c 	.word	0x2000045c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004824:	bf00      	nop
 8004826:	bf00      	nop

08004828 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
	__asm volatile
 800482e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	607b      	str	r3, [r7, #4]
}
 8004840:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004842:	f7ff fbd1 	bl	8003fe8 <xTaskIncrementTick>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800484c:	4b06      	ldr	r3, [pc, #24]	@ (8004868 <SysTick_Handler+0x40>)
 800484e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	2300      	movs	r3, #0
 8004856:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	f383 8811 	msr	BASEPRI, r3
}
 800485e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004860:	bf00      	nop
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	e000ed04 	.word	0xe000ed04

0800486c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004870:	4b0b      	ldr	r3, [pc, #44]	@ (80048a0 <vPortSetupTimerInterrupt+0x34>)
 8004872:	2200      	movs	r2, #0
 8004874:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004876:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <vPortSetupTimerInterrupt+0x38>)
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800487c:	4b0a      	ldr	r3, [pc, #40]	@ (80048a8 <vPortSetupTimerInterrupt+0x3c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a0a      	ldr	r2, [pc, #40]	@ (80048ac <vPortSetupTimerInterrupt+0x40>)
 8004882:	fba2 2303 	umull	r2, r3, r2, r3
 8004886:	099b      	lsrs	r3, r3, #6
 8004888:	4a09      	ldr	r2, [pc, #36]	@ (80048b0 <vPortSetupTimerInterrupt+0x44>)
 800488a:	3b01      	subs	r3, #1
 800488c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800488e:	4b04      	ldr	r3, [pc, #16]	@ (80048a0 <vPortSetupTimerInterrupt+0x34>)
 8004890:	2207      	movs	r2, #7
 8004892:	601a      	str	r2, [r3, #0]
}
 8004894:	bf00      	nop
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	e000e010 	.word	0xe000e010
 80048a4:	e000e018 	.word	0xe000e018
 80048a8:	20000000 	.word	0x20000000
 80048ac:	10624dd3 	.word	0x10624dd3
 80048b0:	e000e014 	.word	0xe000e014

080048b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80048b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80048c4 <vPortEnableVFP+0x10>
 80048b8:	6801      	ldr	r1, [r0, #0]
 80048ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80048be:	6001      	str	r1, [r0, #0]
 80048c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80048c2:	bf00      	nop
 80048c4:	e000ed88 	.word	0xe000ed88

080048c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b08a      	sub	sp, #40	@ 0x28
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80048d4:	f7ff fadc 	bl	8003e90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80048d8:	4b5c      	ldr	r3, [pc, #368]	@ (8004a4c <pvPortMalloc+0x184>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d101      	bne.n	80048e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80048e0:	f000 f924 	bl	8004b2c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048e4:	4b5a      	ldr	r3, [pc, #360]	@ (8004a50 <pvPortMalloc+0x188>)
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4013      	ands	r3, r2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f040 8095 	bne.w	8004a1c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d01e      	beq.n	8004936 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80048f8:	2208      	movs	r2, #8
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4413      	add	r3, r2
 80048fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	2b00      	cmp	r3, #0
 8004908:	d015      	beq.n	8004936 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f023 0307 	bic.w	r3, r3, #7
 8004910:	3308      	adds	r3, #8
 8004912:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f003 0307 	and.w	r3, r3, #7
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00b      	beq.n	8004936 <pvPortMalloc+0x6e>
	__asm volatile
 800491e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004922:	f383 8811 	msr	BASEPRI, r3
 8004926:	f3bf 8f6f 	isb	sy
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	617b      	str	r3, [r7, #20]
}
 8004930:	bf00      	nop
 8004932:	bf00      	nop
 8004934:	e7fd      	b.n	8004932 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d06f      	beq.n	8004a1c <pvPortMalloc+0x154>
 800493c:	4b45      	ldr	r3, [pc, #276]	@ (8004a54 <pvPortMalloc+0x18c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	429a      	cmp	r2, r3
 8004944:	d86a      	bhi.n	8004a1c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004946:	4b44      	ldr	r3, [pc, #272]	@ (8004a58 <pvPortMalloc+0x190>)
 8004948:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800494a:	4b43      	ldr	r3, [pc, #268]	@ (8004a58 <pvPortMalloc+0x190>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004950:	e004      	b.n	800495c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004954:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	429a      	cmp	r2, r3
 8004964:	d903      	bls.n	800496e <pvPortMalloc+0xa6>
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1f1      	bne.n	8004952 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800496e:	4b37      	ldr	r3, [pc, #220]	@ (8004a4c <pvPortMalloc+0x184>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004974:	429a      	cmp	r2, r3
 8004976:	d051      	beq.n	8004a1c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2208      	movs	r2, #8
 800497e:	4413      	add	r3, r2
 8004980:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	6a3b      	ldr	r3, [r7, #32]
 8004988:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	1ad2      	subs	r2, r2, r3
 8004992:	2308      	movs	r3, #8
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	429a      	cmp	r2, r3
 8004998:	d920      	bls.n	80049dc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800499a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4413      	add	r3, r2
 80049a0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <pvPortMalloc+0xfc>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	613b      	str	r3, [r7, #16]
}
 80049be:	bf00      	nop
 80049c0:	bf00      	nop
 80049c2:	e7fd      	b.n	80049c0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	1ad2      	subs	r2, r2, r3
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80049d6:	69b8      	ldr	r0, [r7, #24]
 80049d8:	f000 f90a 	bl	8004bf0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004a54 <pvPortMalloc+0x18c>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004a54 <pvPortMalloc+0x18c>)
 80049e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004a54 <pvPortMalloc+0x18c>)
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <pvPortMalloc+0x194>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d203      	bcs.n	80049fe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049f6:	4b17      	ldr	r3, [pc, #92]	@ (8004a54 <pvPortMalloc+0x18c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a18      	ldr	r2, [pc, #96]	@ (8004a5c <pvPortMalloc+0x194>)
 80049fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	4b13      	ldr	r3, [pc, #76]	@ (8004a50 <pvPortMalloc+0x188>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	431a      	orrs	r2, r3
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	2200      	movs	r2, #0
 8004a10:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004a12:	4b13      	ldr	r3, [pc, #76]	@ (8004a60 <pvPortMalloc+0x198>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	3301      	adds	r3, #1
 8004a18:	4a11      	ldr	r2, [pc, #68]	@ (8004a60 <pvPortMalloc+0x198>)
 8004a1a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004a1c:	f7ff fa46 	bl	8003eac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00b      	beq.n	8004a42 <pvPortMalloc+0x17a>
	__asm volatile
 8004a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2e:	f383 8811 	msr	BASEPRI, r3
 8004a32:	f3bf 8f6f 	isb	sy
 8004a36:	f3bf 8f4f 	dsb	sy
 8004a3a:	60fb      	str	r3, [r7, #12]
}
 8004a3c:	bf00      	nop
 8004a3e:	bf00      	nop
 8004a40:	e7fd      	b.n	8004a3e <pvPortMalloc+0x176>
	return pvReturn;
 8004a42:	69fb      	ldr	r3, [r7, #28]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3728      	adds	r7, #40	@ 0x28
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	20004198 	.word	0x20004198
 8004a50:	200041ac 	.word	0x200041ac
 8004a54:	2000419c 	.word	0x2000419c
 8004a58:	20004190 	.word	0x20004190
 8004a5c:	200041a0 	.word	0x200041a0
 8004a60:	200041a4 	.word	0x200041a4

08004a64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d04f      	beq.n	8004b16 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004a76:	2308      	movs	r3, #8
 8004a78:	425b      	negs	r3, r3
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	4b25      	ldr	r3, [pc, #148]	@ (8004b20 <vPortFree+0xbc>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10b      	bne.n	8004aaa <vPortFree+0x46>
	__asm volatile
 8004a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a96:	f383 8811 	msr	BASEPRI, r3
 8004a9a:	f3bf 8f6f 	isb	sy
 8004a9e:	f3bf 8f4f 	dsb	sy
 8004aa2:	60fb      	str	r3, [r7, #12]
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop
 8004aa8:	e7fd      	b.n	8004aa6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00b      	beq.n	8004aca <vPortFree+0x66>
	__asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	60bb      	str	r3, [r7, #8]
}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	e7fd      	b.n	8004ac6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	4b14      	ldr	r3, [pc, #80]	@ (8004b20 <vPortFree+0xbc>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d01e      	beq.n	8004b16 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d11a      	bne.n	8004b16 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <vPortFree+0xbc>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	401a      	ands	r2, r3
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004af0:	f7ff f9ce 	bl	8003e90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b24 <vPortFree+0xc0>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4413      	add	r3, r2
 8004afe:	4a09      	ldr	r2, [pc, #36]	@ (8004b24 <vPortFree+0xc0>)
 8004b00:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b02:	6938      	ldr	r0, [r7, #16]
 8004b04:	f000 f874 	bl	8004bf0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004b08:	4b07      	ldr	r3, [pc, #28]	@ (8004b28 <vPortFree+0xc4>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	4a06      	ldr	r2, [pc, #24]	@ (8004b28 <vPortFree+0xc4>)
 8004b10:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004b12:	f7ff f9cb 	bl	8003eac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004b16:	bf00      	nop
 8004b18:	3718      	adds	r7, #24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	200041ac 	.word	0x200041ac
 8004b24:	2000419c 	.word	0x2000419c
 8004b28:	200041a8 	.word	0x200041a8

08004b2c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b32:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004b36:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004b38:	4b27      	ldr	r3, [pc, #156]	@ (8004bd8 <prvHeapInit+0xac>)
 8004b3a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00c      	beq.n	8004b60 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	3307      	adds	r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f023 0307 	bic.w	r3, r3, #7
 8004b52:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd8 <prvHeapInit+0xac>)
 8004b5c:	4413      	add	r3, r2
 8004b5e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b64:	4a1d      	ldr	r2, [pc, #116]	@ (8004bdc <prvHeapInit+0xb0>)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004bdc <prvHeapInit+0xb0>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	4413      	add	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004b78:	2208      	movs	r2, #8
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	1a9b      	subs	r3, r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 0307 	bic.w	r3, r3, #7
 8004b86:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a15      	ldr	r2, [pc, #84]	@ (8004be0 <prvHeapInit+0xb4>)
 8004b8c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004b8e:	4b14      	ldr	r3, [pc, #80]	@ (8004be0 <prvHeapInit+0xb4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2200      	movs	r2, #0
 8004b94:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004b96:	4b12      	ldr	r3, [pc, #72]	@ (8004be0 <prvHeapInit+0xb4>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	1ad2      	subs	r2, r2, r3
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004bac:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <prvHeapInit+0xb4>)
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8004be4 <prvHeapInit+0xb8>)
 8004bba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	4a09      	ldr	r2, [pc, #36]	@ (8004be8 <prvHeapInit+0xbc>)
 8004bc2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004bc4:	4b09      	ldr	r3, [pc, #36]	@ (8004bec <prvHeapInit+0xc0>)
 8004bc6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004bca:	601a      	str	r2, [r3, #0]
}
 8004bcc:	bf00      	nop
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	20000590 	.word	0x20000590
 8004bdc:	20004190 	.word	0x20004190
 8004be0:	20004198 	.word	0x20004198
 8004be4:	200041a0 	.word	0x200041a0
 8004be8:	2000419c 	.word	0x2000419c
 8004bec:	200041ac 	.word	0x200041ac

08004bf0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004bf8:	4b28      	ldr	r3, [pc, #160]	@ (8004c9c <prvInsertBlockIntoFreeList+0xac>)
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	e002      	b.n	8004c04 <prvInsertBlockIntoFreeList+0x14>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d8f7      	bhi.n	8004bfe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	4413      	add	r3, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d108      	bne.n	8004c32 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	441a      	add	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	68ba      	ldr	r2, [r7, #8]
 8004c3c:	441a      	add	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d118      	bne.n	8004c78 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	4b15      	ldr	r3, [pc, #84]	@ (8004ca0 <prvInsertBlockIntoFreeList+0xb0>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d00d      	beq.n	8004c6e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	441a      	add	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	e008      	b.n	8004c80 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <prvInsertBlockIntoFreeList+0xb0>)
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	601a      	str	r2, [r3, #0]
 8004c76:	e003      	b.n	8004c80 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d002      	beq.n	8004c8e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c8e:	bf00      	nop
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	20004190 	.word	0x20004190
 8004ca0:	20004198 	.word	0x20004198

08004ca4 <siprintf>:
 8004ca4:	b40e      	push	{r1, r2, r3}
 8004ca6:	b510      	push	{r4, lr}
 8004ca8:	b09d      	sub	sp, #116	@ 0x74
 8004caa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004cac:	9002      	str	r0, [sp, #8]
 8004cae:	9006      	str	r0, [sp, #24]
 8004cb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004cb4:	480a      	ldr	r0, [pc, #40]	@ (8004ce0 <siprintf+0x3c>)
 8004cb6:	9107      	str	r1, [sp, #28]
 8004cb8:	9104      	str	r1, [sp, #16]
 8004cba:	490a      	ldr	r1, [pc, #40]	@ (8004ce4 <siprintf+0x40>)
 8004cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cc0:	9105      	str	r1, [sp, #20]
 8004cc2:	2400      	movs	r4, #0
 8004cc4:	a902      	add	r1, sp, #8
 8004cc6:	6800      	ldr	r0, [r0, #0]
 8004cc8:	9301      	str	r3, [sp, #4]
 8004cca:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004ccc:	f000 fa00 	bl	80050d0 <_svfiprintf_r>
 8004cd0:	9b02      	ldr	r3, [sp, #8]
 8004cd2:	701c      	strb	r4, [r3, #0]
 8004cd4:	b01d      	add	sp, #116	@ 0x74
 8004cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cda:	b003      	add	sp, #12
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	20000010 	.word	0x20000010
 8004ce4:	ffff0208 	.word	0xffff0208

08004ce8 <memset>:
 8004ce8:	4402      	add	r2, r0
 8004cea:	4603      	mov	r3, r0
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d100      	bne.n	8004cf2 <memset+0xa>
 8004cf0:	4770      	bx	lr
 8004cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8004cf6:	e7f9      	b.n	8004cec <memset+0x4>

08004cf8 <_reclaim_reent>:
 8004cf8:	4b2d      	ldr	r3, [pc, #180]	@ (8004db0 <_reclaim_reent+0xb8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4283      	cmp	r3, r0
 8004cfe:	b570      	push	{r4, r5, r6, lr}
 8004d00:	4604      	mov	r4, r0
 8004d02:	d053      	beq.n	8004dac <_reclaim_reent+0xb4>
 8004d04:	69c3      	ldr	r3, [r0, #28]
 8004d06:	b31b      	cbz	r3, 8004d50 <_reclaim_reent+0x58>
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	b163      	cbz	r3, 8004d26 <_reclaim_reent+0x2e>
 8004d0c:	2500      	movs	r5, #0
 8004d0e:	69e3      	ldr	r3, [r4, #28]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	5959      	ldr	r1, [r3, r5]
 8004d14:	b9b1      	cbnz	r1, 8004d44 <_reclaim_reent+0x4c>
 8004d16:	3504      	adds	r5, #4
 8004d18:	2d80      	cmp	r5, #128	@ 0x80
 8004d1a:	d1f8      	bne.n	8004d0e <_reclaim_reent+0x16>
 8004d1c:	69e3      	ldr	r3, [r4, #28]
 8004d1e:	4620      	mov	r0, r4
 8004d20:	68d9      	ldr	r1, [r3, #12]
 8004d22:	f000 f881 	bl	8004e28 <_free_r>
 8004d26:	69e3      	ldr	r3, [r4, #28]
 8004d28:	6819      	ldr	r1, [r3, #0]
 8004d2a:	b111      	cbz	r1, 8004d32 <_reclaim_reent+0x3a>
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f000 f87b 	bl	8004e28 <_free_r>
 8004d32:	69e3      	ldr	r3, [r4, #28]
 8004d34:	689d      	ldr	r5, [r3, #8]
 8004d36:	b15d      	cbz	r5, 8004d50 <_reclaim_reent+0x58>
 8004d38:	4629      	mov	r1, r5
 8004d3a:	4620      	mov	r0, r4
 8004d3c:	682d      	ldr	r5, [r5, #0]
 8004d3e:	f000 f873 	bl	8004e28 <_free_r>
 8004d42:	e7f8      	b.n	8004d36 <_reclaim_reent+0x3e>
 8004d44:	680e      	ldr	r6, [r1, #0]
 8004d46:	4620      	mov	r0, r4
 8004d48:	f000 f86e 	bl	8004e28 <_free_r>
 8004d4c:	4631      	mov	r1, r6
 8004d4e:	e7e1      	b.n	8004d14 <_reclaim_reent+0x1c>
 8004d50:	6961      	ldr	r1, [r4, #20]
 8004d52:	b111      	cbz	r1, 8004d5a <_reclaim_reent+0x62>
 8004d54:	4620      	mov	r0, r4
 8004d56:	f000 f867 	bl	8004e28 <_free_r>
 8004d5a:	69e1      	ldr	r1, [r4, #28]
 8004d5c:	b111      	cbz	r1, 8004d64 <_reclaim_reent+0x6c>
 8004d5e:	4620      	mov	r0, r4
 8004d60:	f000 f862 	bl	8004e28 <_free_r>
 8004d64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004d66:	b111      	cbz	r1, 8004d6e <_reclaim_reent+0x76>
 8004d68:	4620      	mov	r0, r4
 8004d6a:	f000 f85d 	bl	8004e28 <_free_r>
 8004d6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d70:	b111      	cbz	r1, 8004d78 <_reclaim_reent+0x80>
 8004d72:	4620      	mov	r0, r4
 8004d74:	f000 f858 	bl	8004e28 <_free_r>
 8004d78:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004d7a:	b111      	cbz	r1, 8004d82 <_reclaim_reent+0x8a>
 8004d7c:	4620      	mov	r0, r4
 8004d7e:	f000 f853 	bl	8004e28 <_free_r>
 8004d82:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004d84:	b111      	cbz	r1, 8004d8c <_reclaim_reent+0x94>
 8004d86:	4620      	mov	r0, r4
 8004d88:	f000 f84e 	bl	8004e28 <_free_r>
 8004d8c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004d8e:	b111      	cbz	r1, 8004d96 <_reclaim_reent+0x9e>
 8004d90:	4620      	mov	r0, r4
 8004d92:	f000 f849 	bl	8004e28 <_free_r>
 8004d96:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004d98:	b111      	cbz	r1, 8004da0 <_reclaim_reent+0xa8>
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	f000 f844 	bl	8004e28 <_free_r>
 8004da0:	6a23      	ldr	r3, [r4, #32]
 8004da2:	b11b      	cbz	r3, 8004dac <_reclaim_reent+0xb4>
 8004da4:	4620      	mov	r0, r4
 8004da6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004daa:	4718      	bx	r3
 8004dac:	bd70      	pop	{r4, r5, r6, pc}
 8004dae:	bf00      	nop
 8004db0:	20000010 	.word	0x20000010

08004db4 <__errno>:
 8004db4:	4b01      	ldr	r3, [pc, #4]	@ (8004dbc <__errno+0x8>)
 8004db6:	6818      	ldr	r0, [r3, #0]
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	20000010 	.word	0x20000010

08004dc0 <__libc_init_array>:
 8004dc0:	b570      	push	{r4, r5, r6, lr}
 8004dc2:	4d0d      	ldr	r5, [pc, #52]	@ (8004df8 <__libc_init_array+0x38>)
 8004dc4:	4c0d      	ldr	r4, [pc, #52]	@ (8004dfc <__libc_init_array+0x3c>)
 8004dc6:	1b64      	subs	r4, r4, r5
 8004dc8:	10a4      	asrs	r4, r4, #2
 8004dca:	2600      	movs	r6, #0
 8004dcc:	42a6      	cmp	r6, r4
 8004dce:	d109      	bne.n	8004de4 <__libc_init_array+0x24>
 8004dd0:	4d0b      	ldr	r5, [pc, #44]	@ (8004e00 <__libc_init_array+0x40>)
 8004dd2:	4c0c      	ldr	r4, [pc, #48]	@ (8004e04 <__libc_init_array+0x44>)
 8004dd4:	f000 fc64 	bl	80056a0 <_init>
 8004dd8:	1b64      	subs	r4, r4, r5
 8004dda:	10a4      	asrs	r4, r4, #2
 8004ddc:	2600      	movs	r6, #0
 8004dde:	42a6      	cmp	r6, r4
 8004de0:	d105      	bne.n	8004dee <__libc_init_array+0x2e>
 8004de2:	bd70      	pop	{r4, r5, r6, pc}
 8004de4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004de8:	4798      	blx	r3
 8004dea:	3601      	adds	r6, #1
 8004dec:	e7ee      	b.n	8004dcc <__libc_init_array+0xc>
 8004dee:	f855 3b04 	ldr.w	r3, [r5], #4
 8004df2:	4798      	blx	r3
 8004df4:	3601      	adds	r6, #1
 8004df6:	e7f2      	b.n	8004dde <__libc_init_array+0x1e>
 8004df8:	08005800 	.word	0x08005800
 8004dfc:	08005800 	.word	0x08005800
 8004e00:	08005800 	.word	0x08005800
 8004e04:	08005804 	.word	0x08005804

08004e08 <__retarget_lock_acquire_recursive>:
 8004e08:	4770      	bx	lr

08004e0a <__retarget_lock_release_recursive>:
 8004e0a:	4770      	bx	lr

08004e0c <memcpy>:
 8004e0c:	440a      	add	r2, r1
 8004e0e:	4291      	cmp	r1, r2
 8004e10:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004e14:	d100      	bne.n	8004e18 <memcpy+0xc>
 8004e16:	4770      	bx	lr
 8004e18:	b510      	push	{r4, lr}
 8004e1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e22:	4291      	cmp	r1, r2
 8004e24:	d1f9      	bne.n	8004e1a <memcpy+0xe>
 8004e26:	bd10      	pop	{r4, pc}

08004e28 <_free_r>:
 8004e28:	b538      	push	{r3, r4, r5, lr}
 8004e2a:	4605      	mov	r5, r0
 8004e2c:	2900      	cmp	r1, #0
 8004e2e:	d041      	beq.n	8004eb4 <_free_r+0x8c>
 8004e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e34:	1f0c      	subs	r4, r1, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	bfb8      	it	lt
 8004e3a:	18e4      	addlt	r4, r4, r3
 8004e3c:	f000 f8e0 	bl	8005000 <__malloc_lock>
 8004e40:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb8 <_free_r+0x90>)
 8004e42:	6813      	ldr	r3, [r2, #0]
 8004e44:	b933      	cbnz	r3, 8004e54 <_free_r+0x2c>
 8004e46:	6063      	str	r3, [r4, #4]
 8004e48:	6014      	str	r4, [r2, #0]
 8004e4a:	4628      	mov	r0, r5
 8004e4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e50:	f000 b8dc 	b.w	800500c <__malloc_unlock>
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	d908      	bls.n	8004e6a <_free_r+0x42>
 8004e58:	6820      	ldr	r0, [r4, #0]
 8004e5a:	1821      	adds	r1, r4, r0
 8004e5c:	428b      	cmp	r3, r1
 8004e5e:	bf01      	itttt	eq
 8004e60:	6819      	ldreq	r1, [r3, #0]
 8004e62:	685b      	ldreq	r3, [r3, #4]
 8004e64:	1809      	addeq	r1, r1, r0
 8004e66:	6021      	streq	r1, [r4, #0]
 8004e68:	e7ed      	b.n	8004e46 <_free_r+0x1e>
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	b10b      	cbz	r3, 8004e74 <_free_r+0x4c>
 8004e70:	42a3      	cmp	r3, r4
 8004e72:	d9fa      	bls.n	8004e6a <_free_r+0x42>
 8004e74:	6811      	ldr	r1, [r2, #0]
 8004e76:	1850      	adds	r0, r2, r1
 8004e78:	42a0      	cmp	r0, r4
 8004e7a:	d10b      	bne.n	8004e94 <_free_r+0x6c>
 8004e7c:	6820      	ldr	r0, [r4, #0]
 8004e7e:	4401      	add	r1, r0
 8004e80:	1850      	adds	r0, r2, r1
 8004e82:	4283      	cmp	r3, r0
 8004e84:	6011      	str	r1, [r2, #0]
 8004e86:	d1e0      	bne.n	8004e4a <_free_r+0x22>
 8004e88:	6818      	ldr	r0, [r3, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	6053      	str	r3, [r2, #4]
 8004e8e:	4408      	add	r0, r1
 8004e90:	6010      	str	r0, [r2, #0]
 8004e92:	e7da      	b.n	8004e4a <_free_r+0x22>
 8004e94:	d902      	bls.n	8004e9c <_free_r+0x74>
 8004e96:	230c      	movs	r3, #12
 8004e98:	602b      	str	r3, [r5, #0]
 8004e9a:	e7d6      	b.n	8004e4a <_free_r+0x22>
 8004e9c:	6820      	ldr	r0, [r4, #0]
 8004e9e:	1821      	adds	r1, r4, r0
 8004ea0:	428b      	cmp	r3, r1
 8004ea2:	bf04      	itt	eq
 8004ea4:	6819      	ldreq	r1, [r3, #0]
 8004ea6:	685b      	ldreq	r3, [r3, #4]
 8004ea8:	6063      	str	r3, [r4, #4]
 8004eaa:	bf04      	itt	eq
 8004eac:	1809      	addeq	r1, r1, r0
 8004eae:	6021      	streq	r1, [r4, #0]
 8004eb0:	6054      	str	r4, [r2, #4]
 8004eb2:	e7ca      	b.n	8004e4a <_free_r+0x22>
 8004eb4:	bd38      	pop	{r3, r4, r5, pc}
 8004eb6:	bf00      	nop
 8004eb8:	200042f4 	.word	0x200042f4

08004ebc <sbrk_aligned>:
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	4e0f      	ldr	r6, [pc, #60]	@ (8004efc <sbrk_aligned+0x40>)
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	6831      	ldr	r1, [r6, #0]
 8004ec4:	4605      	mov	r5, r0
 8004ec6:	b911      	cbnz	r1, 8004ece <sbrk_aligned+0x12>
 8004ec8:	f000 fba4 	bl	8005614 <_sbrk_r>
 8004ecc:	6030      	str	r0, [r6, #0]
 8004ece:	4621      	mov	r1, r4
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	f000 fb9f 	bl	8005614 <_sbrk_r>
 8004ed6:	1c43      	adds	r3, r0, #1
 8004ed8:	d103      	bne.n	8004ee2 <sbrk_aligned+0x26>
 8004eda:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004ede:	4620      	mov	r0, r4
 8004ee0:	bd70      	pop	{r4, r5, r6, pc}
 8004ee2:	1cc4      	adds	r4, r0, #3
 8004ee4:	f024 0403 	bic.w	r4, r4, #3
 8004ee8:	42a0      	cmp	r0, r4
 8004eea:	d0f8      	beq.n	8004ede <sbrk_aligned+0x22>
 8004eec:	1a21      	subs	r1, r4, r0
 8004eee:	4628      	mov	r0, r5
 8004ef0:	f000 fb90 	bl	8005614 <_sbrk_r>
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	d1f2      	bne.n	8004ede <sbrk_aligned+0x22>
 8004ef8:	e7ef      	b.n	8004eda <sbrk_aligned+0x1e>
 8004efa:	bf00      	nop
 8004efc:	200042f0 	.word	0x200042f0

08004f00 <_malloc_r>:
 8004f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f04:	1ccd      	adds	r5, r1, #3
 8004f06:	f025 0503 	bic.w	r5, r5, #3
 8004f0a:	3508      	adds	r5, #8
 8004f0c:	2d0c      	cmp	r5, #12
 8004f0e:	bf38      	it	cc
 8004f10:	250c      	movcc	r5, #12
 8004f12:	2d00      	cmp	r5, #0
 8004f14:	4606      	mov	r6, r0
 8004f16:	db01      	blt.n	8004f1c <_malloc_r+0x1c>
 8004f18:	42a9      	cmp	r1, r5
 8004f1a:	d904      	bls.n	8004f26 <_malloc_r+0x26>
 8004f1c:	230c      	movs	r3, #12
 8004f1e:	6033      	str	r3, [r6, #0]
 8004f20:	2000      	movs	r0, #0
 8004f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ffc <_malloc_r+0xfc>
 8004f2a:	f000 f869 	bl	8005000 <__malloc_lock>
 8004f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8004f32:	461c      	mov	r4, r3
 8004f34:	bb44      	cbnz	r4, 8004f88 <_malloc_r+0x88>
 8004f36:	4629      	mov	r1, r5
 8004f38:	4630      	mov	r0, r6
 8004f3a:	f7ff ffbf 	bl	8004ebc <sbrk_aligned>
 8004f3e:	1c43      	adds	r3, r0, #1
 8004f40:	4604      	mov	r4, r0
 8004f42:	d158      	bne.n	8004ff6 <_malloc_r+0xf6>
 8004f44:	f8d8 4000 	ldr.w	r4, [r8]
 8004f48:	4627      	mov	r7, r4
 8004f4a:	2f00      	cmp	r7, #0
 8004f4c:	d143      	bne.n	8004fd6 <_malloc_r+0xd6>
 8004f4e:	2c00      	cmp	r4, #0
 8004f50:	d04b      	beq.n	8004fea <_malloc_r+0xea>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	4639      	mov	r1, r7
 8004f56:	4630      	mov	r0, r6
 8004f58:	eb04 0903 	add.w	r9, r4, r3
 8004f5c:	f000 fb5a 	bl	8005614 <_sbrk_r>
 8004f60:	4581      	cmp	r9, r0
 8004f62:	d142      	bne.n	8004fea <_malloc_r+0xea>
 8004f64:	6821      	ldr	r1, [r4, #0]
 8004f66:	1a6d      	subs	r5, r5, r1
 8004f68:	4629      	mov	r1, r5
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	f7ff ffa6 	bl	8004ebc <sbrk_aligned>
 8004f70:	3001      	adds	r0, #1
 8004f72:	d03a      	beq.n	8004fea <_malloc_r+0xea>
 8004f74:	6823      	ldr	r3, [r4, #0]
 8004f76:	442b      	add	r3, r5
 8004f78:	6023      	str	r3, [r4, #0]
 8004f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	bb62      	cbnz	r2, 8004fdc <_malloc_r+0xdc>
 8004f82:	f8c8 7000 	str.w	r7, [r8]
 8004f86:	e00f      	b.n	8004fa8 <_malloc_r+0xa8>
 8004f88:	6822      	ldr	r2, [r4, #0]
 8004f8a:	1b52      	subs	r2, r2, r5
 8004f8c:	d420      	bmi.n	8004fd0 <_malloc_r+0xd0>
 8004f8e:	2a0b      	cmp	r2, #11
 8004f90:	d917      	bls.n	8004fc2 <_malloc_r+0xc2>
 8004f92:	1961      	adds	r1, r4, r5
 8004f94:	42a3      	cmp	r3, r4
 8004f96:	6025      	str	r5, [r4, #0]
 8004f98:	bf18      	it	ne
 8004f9a:	6059      	strne	r1, [r3, #4]
 8004f9c:	6863      	ldr	r3, [r4, #4]
 8004f9e:	bf08      	it	eq
 8004fa0:	f8c8 1000 	streq.w	r1, [r8]
 8004fa4:	5162      	str	r2, [r4, r5]
 8004fa6:	604b      	str	r3, [r1, #4]
 8004fa8:	4630      	mov	r0, r6
 8004faa:	f000 f82f 	bl	800500c <__malloc_unlock>
 8004fae:	f104 000b 	add.w	r0, r4, #11
 8004fb2:	1d23      	adds	r3, r4, #4
 8004fb4:	f020 0007 	bic.w	r0, r0, #7
 8004fb8:	1ac2      	subs	r2, r0, r3
 8004fba:	bf1c      	itt	ne
 8004fbc:	1a1b      	subne	r3, r3, r0
 8004fbe:	50a3      	strne	r3, [r4, r2]
 8004fc0:	e7af      	b.n	8004f22 <_malloc_r+0x22>
 8004fc2:	6862      	ldr	r2, [r4, #4]
 8004fc4:	42a3      	cmp	r3, r4
 8004fc6:	bf0c      	ite	eq
 8004fc8:	f8c8 2000 	streq.w	r2, [r8]
 8004fcc:	605a      	strne	r2, [r3, #4]
 8004fce:	e7eb      	b.n	8004fa8 <_malloc_r+0xa8>
 8004fd0:	4623      	mov	r3, r4
 8004fd2:	6864      	ldr	r4, [r4, #4]
 8004fd4:	e7ae      	b.n	8004f34 <_malloc_r+0x34>
 8004fd6:	463c      	mov	r4, r7
 8004fd8:	687f      	ldr	r7, [r7, #4]
 8004fda:	e7b6      	b.n	8004f4a <_malloc_r+0x4a>
 8004fdc:	461a      	mov	r2, r3
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	42a3      	cmp	r3, r4
 8004fe2:	d1fb      	bne.n	8004fdc <_malloc_r+0xdc>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	6053      	str	r3, [r2, #4]
 8004fe8:	e7de      	b.n	8004fa8 <_malloc_r+0xa8>
 8004fea:	230c      	movs	r3, #12
 8004fec:	6033      	str	r3, [r6, #0]
 8004fee:	4630      	mov	r0, r6
 8004ff0:	f000 f80c 	bl	800500c <__malloc_unlock>
 8004ff4:	e794      	b.n	8004f20 <_malloc_r+0x20>
 8004ff6:	6005      	str	r5, [r0, #0]
 8004ff8:	e7d6      	b.n	8004fa8 <_malloc_r+0xa8>
 8004ffa:	bf00      	nop
 8004ffc:	200042f4 	.word	0x200042f4

08005000 <__malloc_lock>:
 8005000:	4801      	ldr	r0, [pc, #4]	@ (8005008 <__malloc_lock+0x8>)
 8005002:	f7ff bf01 	b.w	8004e08 <__retarget_lock_acquire_recursive>
 8005006:	bf00      	nop
 8005008:	200042ec 	.word	0x200042ec

0800500c <__malloc_unlock>:
 800500c:	4801      	ldr	r0, [pc, #4]	@ (8005014 <__malloc_unlock+0x8>)
 800500e:	f7ff befc 	b.w	8004e0a <__retarget_lock_release_recursive>
 8005012:	bf00      	nop
 8005014:	200042ec 	.word	0x200042ec

08005018 <__ssputs_r>:
 8005018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800501c:	688e      	ldr	r6, [r1, #8]
 800501e:	461f      	mov	r7, r3
 8005020:	42be      	cmp	r6, r7
 8005022:	680b      	ldr	r3, [r1, #0]
 8005024:	4682      	mov	sl, r0
 8005026:	460c      	mov	r4, r1
 8005028:	4690      	mov	r8, r2
 800502a:	d82d      	bhi.n	8005088 <__ssputs_r+0x70>
 800502c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005030:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005034:	d026      	beq.n	8005084 <__ssputs_r+0x6c>
 8005036:	6965      	ldr	r5, [r4, #20]
 8005038:	6909      	ldr	r1, [r1, #16]
 800503a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800503e:	eba3 0901 	sub.w	r9, r3, r1
 8005042:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005046:	1c7b      	adds	r3, r7, #1
 8005048:	444b      	add	r3, r9
 800504a:	106d      	asrs	r5, r5, #1
 800504c:	429d      	cmp	r5, r3
 800504e:	bf38      	it	cc
 8005050:	461d      	movcc	r5, r3
 8005052:	0553      	lsls	r3, r2, #21
 8005054:	d527      	bpl.n	80050a6 <__ssputs_r+0x8e>
 8005056:	4629      	mov	r1, r5
 8005058:	f7ff ff52 	bl	8004f00 <_malloc_r>
 800505c:	4606      	mov	r6, r0
 800505e:	b360      	cbz	r0, 80050ba <__ssputs_r+0xa2>
 8005060:	6921      	ldr	r1, [r4, #16]
 8005062:	464a      	mov	r2, r9
 8005064:	f7ff fed2 	bl	8004e0c <memcpy>
 8005068:	89a3      	ldrh	r3, [r4, #12]
 800506a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800506e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005072:	81a3      	strh	r3, [r4, #12]
 8005074:	6126      	str	r6, [r4, #16]
 8005076:	6165      	str	r5, [r4, #20]
 8005078:	444e      	add	r6, r9
 800507a:	eba5 0509 	sub.w	r5, r5, r9
 800507e:	6026      	str	r6, [r4, #0]
 8005080:	60a5      	str	r5, [r4, #8]
 8005082:	463e      	mov	r6, r7
 8005084:	42be      	cmp	r6, r7
 8005086:	d900      	bls.n	800508a <__ssputs_r+0x72>
 8005088:	463e      	mov	r6, r7
 800508a:	6820      	ldr	r0, [r4, #0]
 800508c:	4632      	mov	r2, r6
 800508e:	4641      	mov	r1, r8
 8005090:	f000 faa6 	bl	80055e0 <memmove>
 8005094:	68a3      	ldr	r3, [r4, #8]
 8005096:	1b9b      	subs	r3, r3, r6
 8005098:	60a3      	str	r3, [r4, #8]
 800509a:	6823      	ldr	r3, [r4, #0]
 800509c:	4433      	add	r3, r6
 800509e:	6023      	str	r3, [r4, #0]
 80050a0:	2000      	movs	r0, #0
 80050a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a6:	462a      	mov	r2, r5
 80050a8:	f000 fac4 	bl	8005634 <_realloc_r>
 80050ac:	4606      	mov	r6, r0
 80050ae:	2800      	cmp	r0, #0
 80050b0:	d1e0      	bne.n	8005074 <__ssputs_r+0x5c>
 80050b2:	6921      	ldr	r1, [r4, #16]
 80050b4:	4650      	mov	r0, sl
 80050b6:	f7ff feb7 	bl	8004e28 <_free_r>
 80050ba:	230c      	movs	r3, #12
 80050bc:	f8ca 3000 	str.w	r3, [sl]
 80050c0:	89a3      	ldrh	r3, [r4, #12]
 80050c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050c6:	81a3      	strh	r3, [r4, #12]
 80050c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050cc:	e7e9      	b.n	80050a2 <__ssputs_r+0x8a>
	...

080050d0 <_svfiprintf_r>:
 80050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d4:	4698      	mov	r8, r3
 80050d6:	898b      	ldrh	r3, [r1, #12]
 80050d8:	061b      	lsls	r3, r3, #24
 80050da:	b09d      	sub	sp, #116	@ 0x74
 80050dc:	4607      	mov	r7, r0
 80050de:	460d      	mov	r5, r1
 80050e0:	4614      	mov	r4, r2
 80050e2:	d510      	bpl.n	8005106 <_svfiprintf_r+0x36>
 80050e4:	690b      	ldr	r3, [r1, #16]
 80050e6:	b973      	cbnz	r3, 8005106 <_svfiprintf_r+0x36>
 80050e8:	2140      	movs	r1, #64	@ 0x40
 80050ea:	f7ff ff09 	bl	8004f00 <_malloc_r>
 80050ee:	6028      	str	r0, [r5, #0]
 80050f0:	6128      	str	r0, [r5, #16]
 80050f2:	b930      	cbnz	r0, 8005102 <_svfiprintf_r+0x32>
 80050f4:	230c      	movs	r3, #12
 80050f6:	603b      	str	r3, [r7, #0]
 80050f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050fc:	b01d      	add	sp, #116	@ 0x74
 80050fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005102:	2340      	movs	r3, #64	@ 0x40
 8005104:	616b      	str	r3, [r5, #20]
 8005106:	2300      	movs	r3, #0
 8005108:	9309      	str	r3, [sp, #36]	@ 0x24
 800510a:	2320      	movs	r3, #32
 800510c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005110:	f8cd 800c 	str.w	r8, [sp, #12]
 8005114:	2330      	movs	r3, #48	@ 0x30
 8005116:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80052b4 <_svfiprintf_r+0x1e4>
 800511a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800511e:	f04f 0901 	mov.w	r9, #1
 8005122:	4623      	mov	r3, r4
 8005124:	469a      	mov	sl, r3
 8005126:	f813 2b01 	ldrb.w	r2, [r3], #1
 800512a:	b10a      	cbz	r2, 8005130 <_svfiprintf_r+0x60>
 800512c:	2a25      	cmp	r2, #37	@ 0x25
 800512e:	d1f9      	bne.n	8005124 <_svfiprintf_r+0x54>
 8005130:	ebba 0b04 	subs.w	fp, sl, r4
 8005134:	d00b      	beq.n	800514e <_svfiprintf_r+0x7e>
 8005136:	465b      	mov	r3, fp
 8005138:	4622      	mov	r2, r4
 800513a:	4629      	mov	r1, r5
 800513c:	4638      	mov	r0, r7
 800513e:	f7ff ff6b 	bl	8005018 <__ssputs_r>
 8005142:	3001      	adds	r0, #1
 8005144:	f000 80a7 	beq.w	8005296 <_svfiprintf_r+0x1c6>
 8005148:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800514a:	445a      	add	r2, fp
 800514c:	9209      	str	r2, [sp, #36]	@ 0x24
 800514e:	f89a 3000 	ldrb.w	r3, [sl]
 8005152:	2b00      	cmp	r3, #0
 8005154:	f000 809f 	beq.w	8005296 <_svfiprintf_r+0x1c6>
 8005158:	2300      	movs	r3, #0
 800515a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800515e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005162:	f10a 0a01 	add.w	sl, sl, #1
 8005166:	9304      	str	r3, [sp, #16]
 8005168:	9307      	str	r3, [sp, #28]
 800516a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800516e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005170:	4654      	mov	r4, sl
 8005172:	2205      	movs	r2, #5
 8005174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005178:	484e      	ldr	r0, [pc, #312]	@ (80052b4 <_svfiprintf_r+0x1e4>)
 800517a:	f7fb f831 	bl	80001e0 <memchr>
 800517e:	9a04      	ldr	r2, [sp, #16]
 8005180:	b9d8      	cbnz	r0, 80051ba <_svfiprintf_r+0xea>
 8005182:	06d0      	lsls	r0, r2, #27
 8005184:	bf44      	itt	mi
 8005186:	2320      	movmi	r3, #32
 8005188:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800518c:	0711      	lsls	r1, r2, #28
 800518e:	bf44      	itt	mi
 8005190:	232b      	movmi	r3, #43	@ 0x2b
 8005192:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005196:	f89a 3000 	ldrb.w	r3, [sl]
 800519a:	2b2a      	cmp	r3, #42	@ 0x2a
 800519c:	d015      	beq.n	80051ca <_svfiprintf_r+0xfa>
 800519e:	9a07      	ldr	r2, [sp, #28]
 80051a0:	4654      	mov	r4, sl
 80051a2:	2000      	movs	r0, #0
 80051a4:	f04f 0c0a 	mov.w	ip, #10
 80051a8:	4621      	mov	r1, r4
 80051aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051ae:	3b30      	subs	r3, #48	@ 0x30
 80051b0:	2b09      	cmp	r3, #9
 80051b2:	d94b      	bls.n	800524c <_svfiprintf_r+0x17c>
 80051b4:	b1b0      	cbz	r0, 80051e4 <_svfiprintf_r+0x114>
 80051b6:	9207      	str	r2, [sp, #28]
 80051b8:	e014      	b.n	80051e4 <_svfiprintf_r+0x114>
 80051ba:	eba0 0308 	sub.w	r3, r0, r8
 80051be:	fa09 f303 	lsl.w	r3, r9, r3
 80051c2:	4313      	orrs	r3, r2
 80051c4:	9304      	str	r3, [sp, #16]
 80051c6:	46a2      	mov	sl, r4
 80051c8:	e7d2      	b.n	8005170 <_svfiprintf_r+0xa0>
 80051ca:	9b03      	ldr	r3, [sp, #12]
 80051cc:	1d19      	adds	r1, r3, #4
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	9103      	str	r1, [sp, #12]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	bfbb      	ittet	lt
 80051d6:	425b      	neglt	r3, r3
 80051d8:	f042 0202 	orrlt.w	r2, r2, #2
 80051dc:	9307      	strge	r3, [sp, #28]
 80051de:	9307      	strlt	r3, [sp, #28]
 80051e0:	bfb8      	it	lt
 80051e2:	9204      	strlt	r2, [sp, #16]
 80051e4:	7823      	ldrb	r3, [r4, #0]
 80051e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80051e8:	d10a      	bne.n	8005200 <_svfiprintf_r+0x130>
 80051ea:	7863      	ldrb	r3, [r4, #1]
 80051ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80051ee:	d132      	bne.n	8005256 <_svfiprintf_r+0x186>
 80051f0:	9b03      	ldr	r3, [sp, #12]
 80051f2:	1d1a      	adds	r2, r3, #4
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	9203      	str	r2, [sp, #12]
 80051f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051fc:	3402      	adds	r4, #2
 80051fe:	9305      	str	r3, [sp, #20]
 8005200:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80052c4 <_svfiprintf_r+0x1f4>
 8005204:	7821      	ldrb	r1, [r4, #0]
 8005206:	2203      	movs	r2, #3
 8005208:	4650      	mov	r0, sl
 800520a:	f7fa ffe9 	bl	80001e0 <memchr>
 800520e:	b138      	cbz	r0, 8005220 <_svfiprintf_r+0x150>
 8005210:	9b04      	ldr	r3, [sp, #16]
 8005212:	eba0 000a 	sub.w	r0, r0, sl
 8005216:	2240      	movs	r2, #64	@ 0x40
 8005218:	4082      	lsls	r2, r0
 800521a:	4313      	orrs	r3, r2
 800521c:	3401      	adds	r4, #1
 800521e:	9304      	str	r3, [sp, #16]
 8005220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005224:	4824      	ldr	r0, [pc, #144]	@ (80052b8 <_svfiprintf_r+0x1e8>)
 8005226:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800522a:	2206      	movs	r2, #6
 800522c:	f7fa ffd8 	bl	80001e0 <memchr>
 8005230:	2800      	cmp	r0, #0
 8005232:	d036      	beq.n	80052a2 <_svfiprintf_r+0x1d2>
 8005234:	4b21      	ldr	r3, [pc, #132]	@ (80052bc <_svfiprintf_r+0x1ec>)
 8005236:	bb1b      	cbnz	r3, 8005280 <_svfiprintf_r+0x1b0>
 8005238:	9b03      	ldr	r3, [sp, #12]
 800523a:	3307      	adds	r3, #7
 800523c:	f023 0307 	bic.w	r3, r3, #7
 8005240:	3308      	adds	r3, #8
 8005242:	9303      	str	r3, [sp, #12]
 8005244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005246:	4433      	add	r3, r6
 8005248:	9309      	str	r3, [sp, #36]	@ 0x24
 800524a:	e76a      	b.n	8005122 <_svfiprintf_r+0x52>
 800524c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005250:	460c      	mov	r4, r1
 8005252:	2001      	movs	r0, #1
 8005254:	e7a8      	b.n	80051a8 <_svfiprintf_r+0xd8>
 8005256:	2300      	movs	r3, #0
 8005258:	3401      	adds	r4, #1
 800525a:	9305      	str	r3, [sp, #20]
 800525c:	4619      	mov	r1, r3
 800525e:	f04f 0c0a 	mov.w	ip, #10
 8005262:	4620      	mov	r0, r4
 8005264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005268:	3a30      	subs	r2, #48	@ 0x30
 800526a:	2a09      	cmp	r2, #9
 800526c:	d903      	bls.n	8005276 <_svfiprintf_r+0x1a6>
 800526e:	2b00      	cmp	r3, #0
 8005270:	d0c6      	beq.n	8005200 <_svfiprintf_r+0x130>
 8005272:	9105      	str	r1, [sp, #20]
 8005274:	e7c4      	b.n	8005200 <_svfiprintf_r+0x130>
 8005276:	fb0c 2101 	mla	r1, ip, r1, r2
 800527a:	4604      	mov	r4, r0
 800527c:	2301      	movs	r3, #1
 800527e:	e7f0      	b.n	8005262 <_svfiprintf_r+0x192>
 8005280:	ab03      	add	r3, sp, #12
 8005282:	9300      	str	r3, [sp, #0]
 8005284:	462a      	mov	r2, r5
 8005286:	4b0e      	ldr	r3, [pc, #56]	@ (80052c0 <_svfiprintf_r+0x1f0>)
 8005288:	a904      	add	r1, sp, #16
 800528a:	4638      	mov	r0, r7
 800528c:	f3af 8000 	nop.w
 8005290:	1c42      	adds	r2, r0, #1
 8005292:	4606      	mov	r6, r0
 8005294:	d1d6      	bne.n	8005244 <_svfiprintf_r+0x174>
 8005296:	89ab      	ldrh	r3, [r5, #12]
 8005298:	065b      	lsls	r3, r3, #25
 800529a:	f53f af2d 	bmi.w	80050f8 <_svfiprintf_r+0x28>
 800529e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052a0:	e72c      	b.n	80050fc <_svfiprintf_r+0x2c>
 80052a2:	ab03      	add	r3, sp, #12
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	462a      	mov	r2, r5
 80052a8:	4b05      	ldr	r3, [pc, #20]	@ (80052c0 <_svfiprintf_r+0x1f0>)
 80052aa:	a904      	add	r1, sp, #16
 80052ac:	4638      	mov	r0, r7
 80052ae:	f000 f879 	bl	80053a4 <_printf_i>
 80052b2:	e7ed      	b.n	8005290 <_svfiprintf_r+0x1c0>
 80052b4:	080057c4 	.word	0x080057c4
 80052b8:	080057ce 	.word	0x080057ce
 80052bc:	00000000 	.word	0x00000000
 80052c0:	08005019 	.word	0x08005019
 80052c4:	080057ca 	.word	0x080057ca

080052c8 <_printf_common>:
 80052c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052cc:	4616      	mov	r6, r2
 80052ce:	4698      	mov	r8, r3
 80052d0:	688a      	ldr	r2, [r1, #8]
 80052d2:	690b      	ldr	r3, [r1, #16]
 80052d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80052d8:	4293      	cmp	r3, r2
 80052da:	bfb8      	it	lt
 80052dc:	4613      	movlt	r3, r2
 80052de:	6033      	str	r3, [r6, #0]
 80052e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052e4:	4607      	mov	r7, r0
 80052e6:	460c      	mov	r4, r1
 80052e8:	b10a      	cbz	r2, 80052ee <_printf_common+0x26>
 80052ea:	3301      	adds	r3, #1
 80052ec:	6033      	str	r3, [r6, #0]
 80052ee:	6823      	ldr	r3, [r4, #0]
 80052f0:	0699      	lsls	r1, r3, #26
 80052f2:	bf42      	ittt	mi
 80052f4:	6833      	ldrmi	r3, [r6, #0]
 80052f6:	3302      	addmi	r3, #2
 80052f8:	6033      	strmi	r3, [r6, #0]
 80052fa:	6825      	ldr	r5, [r4, #0]
 80052fc:	f015 0506 	ands.w	r5, r5, #6
 8005300:	d106      	bne.n	8005310 <_printf_common+0x48>
 8005302:	f104 0a19 	add.w	sl, r4, #25
 8005306:	68e3      	ldr	r3, [r4, #12]
 8005308:	6832      	ldr	r2, [r6, #0]
 800530a:	1a9b      	subs	r3, r3, r2
 800530c:	42ab      	cmp	r3, r5
 800530e:	dc26      	bgt.n	800535e <_printf_common+0x96>
 8005310:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005314:	6822      	ldr	r2, [r4, #0]
 8005316:	3b00      	subs	r3, #0
 8005318:	bf18      	it	ne
 800531a:	2301      	movne	r3, #1
 800531c:	0692      	lsls	r2, r2, #26
 800531e:	d42b      	bmi.n	8005378 <_printf_common+0xb0>
 8005320:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005324:	4641      	mov	r1, r8
 8005326:	4638      	mov	r0, r7
 8005328:	47c8      	blx	r9
 800532a:	3001      	adds	r0, #1
 800532c:	d01e      	beq.n	800536c <_printf_common+0xa4>
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	6922      	ldr	r2, [r4, #16]
 8005332:	f003 0306 	and.w	r3, r3, #6
 8005336:	2b04      	cmp	r3, #4
 8005338:	bf02      	ittt	eq
 800533a:	68e5      	ldreq	r5, [r4, #12]
 800533c:	6833      	ldreq	r3, [r6, #0]
 800533e:	1aed      	subeq	r5, r5, r3
 8005340:	68a3      	ldr	r3, [r4, #8]
 8005342:	bf0c      	ite	eq
 8005344:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005348:	2500      	movne	r5, #0
 800534a:	4293      	cmp	r3, r2
 800534c:	bfc4      	itt	gt
 800534e:	1a9b      	subgt	r3, r3, r2
 8005350:	18ed      	addgt	r5, r5, r3
 8005352:	2600      	movs	r6, #0
 8005354:	341a      	adds	r4, #26
 8005356:	42b5      	cmp	r5, r6
 8005358:	d11a      	bne.n	8005390 <_printf_common+0xc8>
 800535a:	2000      	movs	r0, #0
 800535c:	e008      	b.n	8005370 <_printf_common+0xa8>
 800535e:	2301      	movs	r3, #1
 8005360:	4652      	mov	r2, sl
 8005362:	4641      	mov	r1, r8
 8005364:	4638      	mov	r0, r7
 8005366:	47c8      	blx	r9
 8005368:	3001      	adds	r0, #1
 800536a:	d103      	bne.n	8005374 <_printf_common+0xac>
 800536c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005374:	3501      	adds	r5, #1
 8005376:	e7c6      	b.n	8005306 <_printf_common+0x3e>
 8005378:	18e1      	adds	r1, r4, r3
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	2030      	movs	r0, #48	@ 0x30
 800537e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005382:	4422      	add	r2, r4
 8005384:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005388:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800538c:	3302      	adds	r3, #2
 800538e:	e7c7      	b.n	8005320 <_printf_common+0x58>
 8005390:	2301      	movs	r3, #1
 8005392:	4622      	mov	r2, r4
 8005394:	4641      	mov	r1, r8
 8005396:	4638      	mov	r0, r7
 8005398:	47c8      	blx	r9
 800539a:	3001      	adds	r0, #1
 800539c:	d0e6      	beq.n	800536c <_printf_common+0xa4>
 800539e:	3601      	adds	r6, #1
 80053a0:	e7d9      	b.n	8005356 <_printf_common+0x8e>
	...

080053a4 <_printf_i>:
 80053a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053a8:	7e0f      	ldrb	r7, [r1, #24]
 80053aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80053ac:	2f78      	cmp	r7, #120	@ 0x78
 80053ae:	4691      	mov	r9, r2
 80053b0:	4680      	mov	r8, r0
 80053b2:	460c      	mov	r4, r1
 80053b4:	469a      	mov	sl, r3
 80053b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80053ba:	d807      	bhi.n	80053cc <_printf_i+0x28>
 80053bc:	2f62      	cmp	r7, #98	@ 0x62
 80053be:	d80a      	bhi.n	80053d6 <_printf_i+0x32>
 80053c0:	2f00      	cmp	r7, #0
 80053c2:	f000 80d1 	beq.w	8005568 <_printf_i+0x1c4>
 80053c6:	2f58      	cmp	r7, #88	@ 0x58
 80053c8:	f000 80b8 	beq.w	800553c <_printf_i+0x198>
 80053cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80053d4:	e03a      	b.n	800544c <_printf_i+0xa8>
 80053d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80053da:	2b15      	cmp	r3, #21
 80053dc:	d8f6      	bhi.n	80053cc <_printf_i+0x28>
 80053de:	a101      	add	r1, pc, #4	@ (adr r1, 80053e4 <_printf_i+0x40>)
 80053e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053e4:	0800543d 	.word	0x0800543d
 80053e8:	08005451 	.word	0x08005451
 80053ec:	080053cd 	.word	0x080053cd
 80053f0:	080053cd 	.word	0x080053cd
 80053f4:	080053cd 	.word	0x080053cd
 80053f8:	080053cd 	.word	0x080053cd
 80053fc:	08005451 	.word	0x08005451
 8005400:	080053cd 	.word	0x080053cd
 8005404:	080053cd 	.word	0x080053cd
 8005408:	080053cd 	.word	0x080053cd
 800540c:	080053cd 	.word	0x080053cd
 8005410:	0800554f 	.word	0x0800554f
 8005414:	0800547b 	.word	0x0800547b
 8005418:	08005509 	.word	0x08005509
 800541c:	080053cd 	.word	0x080053cd
 8005420:	080053cd 	.word	0x080053cd
 8005424:	08005571 	.word	0x08005571
 8005428:	080053cd 	.word	0x080053cd
 800542c:	0800547b 	.word	0x0800547b
 8005430:	080053cd 	.word	0x080053cd
 8005434:	080053cd 	.word	0x080053cd
 8005438:	08005511 	.word	0x08005511
 800543c:	6833      	ldr	r3, [r6, #0]
 800543e:	1d1a      	adds	r2, r3, #4
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6032      	str	r2, [r6, #0]
 8005444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005448:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800544c:	2301      	movs	r3, #1
 800544e:	e09c      	b.n	800558a <_printf_i+0x1e6>
 8005450:	6833      	ldr	r3, [r6, #0]
 8005452:	6820      	ldr	r0, [r4, #0]
 8005454:	1d19      	adds	r1, r3, #4
 8005456:	6031      	str	r1, [r6, #0]
 8005458:	0606      	lsls	r6, r0, #24
 800545a:	d501      	bpl.n	8005460 <_printf_i+0xbc>
 800545c:	681d      	ldr	r5, [r3, #0]
 800545e:	e003      	b.n	8005468 <_printf_i+0xc4>
 8005460:	0645      	lsls	r5, r0, #25
 8005462:	d5fb      	bpl.n	800545c <_printf_i+0xb8>
 8005464:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005468:	2d00      	cmp	r5, #0
 800546a:	da03      	bge.n	8005474 <_printf_i+0xd0>
 800546c:	232d      	movs	r3, #45	@ 0x2d
 800546e:	426d      	negs	r5, r5
 8005470:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005474:	4858      	ldr	r0, [pc, #352]	@ (80055d8 <_printf_i+0x234>)
 8005476:	230a      	movs	r3, #10
 8005478:	e011      	b.n	800549e <_printf_i+0xfa>
 800547a:	6821      	ldr	r1, [r4, #0]
 800547c:	6833      	ldr	r3, [r6, #0]
 800547e:	0608      	lsls	r0, r1, #24
 8005480:	f853 5b04 	ldr.w	r5, [r3], #4
 8005484:	d402      	bmi.n	800548c <_printf_i+0xe8>
 8005486:	0649      	lsls	r1, r1, #25
 8005488:	bf48      	it	mi
 800548a:	b2ad      	uxthmi	r5, r5
 800548c:	2f6f      	cmp	r7, #111	@ 0x6f
 800548e:	4852      	ldr	r0, [pc, #328]	@ (80055d8 <_printf_i+0x234>)
 8005490:	6033      	str	r3, [r6, #0]
 8005492:	bf14      	ite	ne
 8005494:	230a      	movne	r3, #10
 8005496:	2308      	moveq	r3, #8
 8005498:	2100      	movs	r1, #0
 800549a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800549e:	6866      	ldr	r6, [r4, #4]
 80054a0:	60a6      	str	r6, [r4, #8]
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	db05      	blt.n	80054b2 <_printf_i+0x10e>
 80054a6:	6821      	ldr	r1, [r4, #0]
 80054a8:	432e      	orrs	r6, r5
 80054aa:	f021 0104 	bic.w	r1, r1, #4
 80054ae:	6021      	str	r1, [r4, #0]
 80054b0:	d04b      	beq.n	800554a <_printf_i+0x1a6>
 80054b2:	4616      	mov	r6, r2
 80054b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80054b8:	fb03 5711 	mls	r7, r3, r1, r5
 80054bc:	5dc7      	ldrb	r7, [r0, r7]
 80054be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054c2:	462f      	mov	r7, r5
 80054c4:	42bb      	cmp	r3, r7
 80054c6:	460d      	mov	r5, r1
 80054c8:	d9f4      	bls.n	80054b4 <_printf_i+0x110>
 80054ca:	2b08      	cmp	r3, #8
 80054cc:	d10b      	bne.n	80054e6 <_printf_i+0x142>
 80054ce:	6823      	ldr	r3, [r4, #0]
 80054d0:	07df      	lsls	r7, r3, #31
 80054d2:	d508      	bpl.n	80054e6 <_printf_i+0x142>
 80054d4:	6923      	ldr	r3, [r4, #16]
 80054d6:	6861      	ldr	r1, [r4, #4]
 80054d8:	4299      	cmp	r1, r3
 80054da:	bfde      	ittt	le
 80054dc:	2330      	movle	r3, #48	@ 0x30
 80054de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80054e6:	1b92      	subs	r2, r2, r6
 80054e8:	6122      	str	r2, [r4, #16]
 80054ea:	f8cd a000 	str.w	sl, [sp]
 80054ee:	464b      	mov	r3, r9
 80054f0:	aa03      	add	r2, sp, #12
 80054f2:	4621      	mov	r1, r4
 80054f4:	4640      	mov	r0, r8
 80054f6:	f7ff fee7 	bl	80052c8 <_printf_common>
 80054fa:	3001      	adds	r0, #1
 80054fc:	d14a      	bne.n	8005594 <_printf_i+0x1f0>
 80054fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005502:	b004      	add	sp, #16
 8005504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	f043 0320 	orr.w	r3, r3, #32
 800550e:	6023      	str	r3, [r4, #0]
 8005510:	4832      	ldr	r0, [pc, #200]	@ (80055dc <_printf_i+0x238>)
 8005512:	2778      	movs	r7, #120	@ 0x78
 8005514:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	6831      	ldr	r1, [r6, #0]
 800551c:	061f      	lsls	r7, r3, #24
 800551e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005522:	d402      	bmi.n	800552a <_printf_i+0x186>
 8005524:	065f      	lsls	r7, r3, #25
 8005526:	bf48      	it	mi
 8005528:	b2ad      	uxthmi	r5, r5
 800552a:	6031      	str	r1, [r6, #0]
 800552c:	07d9      	lsls	r1, r3, #31
 800552e:	bf44      	itt	mi
 8005530:	f043 0320 	orrmi.w	r3, r3, #32
 8005534:	6023      	strmi	r3, [r4, #0]
 8005536:	b11d      	cbz	r5, 8005540 <_printf_i+0x19c>
 8005538:	2310      	movs	r3, #16
 800553a:	e7ad      	b.n	8005498 <_printf_i+0xf4>
 800553c:	4826      	ldr	r0, [pc, #152]	@ (80055d8 <_printf_i+0x234>)
 800553e:	e7e9      	b.n	8005514 <_printf_i+0x170>
 8005540:	6823      	ldr	r3, [r4, #0]
 8005542:	f023 0320 	bic.w	r3, r3, #32
 8005546:	6023      	str	r3, [r4, #0]
 8005548:	e7f6      	b.n	8005538 <_printf_i+0x194>
 800554a:	4616      	mov	r6, r2
 800554c:	e7bd      	b.n	80054ca <_printf_i+0x126>
 800554e:	6833      	ldr	r3, [r6, #0]
 8005550:	6825      	ldr	r5, [r4, #0]
 8005552:	6961      	ldr	r1, [r4, #20]
 8005554:	1d18      	adds	r0, r3, #4
 8005556:	6030      	str	r0, [r6, #0]
 8005558:	062e      	lsls	r6, r5, #24
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	d501      	bpl.n	8005562 <_printf_i+0x1be>
 800555e:	6019      	str	r1, [r3, #0]
 8005560:	e002      	b.n	8005568 <_printf_i+0x1c4>
 8005562:	0668      	lsls	r0, r5, #25
 8005564:	d5fb      	bpl.n	800555e <_printf_i+0x1ba>
 8005566:	8019      	strh	r1, [r3, #0]
 8005568:	2300      	movs	r3, #0
 800556a:	6123      	str	r3, [r4, #16]
 800556c:	4616      	mov	r6, r2
 800556e:	e7bc      	b.n	80054ea <_printf_i+0x146>
 8005570:	6833      	ldr	r3, [r6, #0]
 8005572:	1d1a      	adds	r2, r3, #4
 8005574:	6032      	str	r2, [r6, #0]
 8005576:	681e      	ldr	r6, [r3, #0]
 8005578:	6862      	ldr	r2, [r4, #4]
 800557a:	2100      	movs	r1, #0
 800557c:	4630      	mov	r0, r6
 800557e:	f7fa fe2f 	bl	80001e0 <memchr>
 8005582:	b108      	cbz	r0, 8005588 <_printf_i+0x1e4>
 8005584:	1b80      	subs	r0, r0, r6
 8005586:	6060      	str	r0, [r4, #4]
 8005588:	6863      	ldr	r3, [r4, #4]
 800558a:	6123      	str	r3, [r4, #16]
 800558c:	2300      	movs	r3, #0
 800558e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005592:	e7aa      	b.n	80054ea <_printf_i+0x146>
 8005594:	6923      	ldr	r3, [r4, #16]
 8005596:	4632      	mov	r2, r6
 8005598:	4649      	mov	r1, r9
 800559a:	4640      	mov	r0, r8
 800559c:	47d0      	blx	sl
 800559e:	3001      	adds	r0, #1
 80055a0:	d0ad      	beq.n	80054fe <_printf_i+0x15a>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	079b      	lsls	r3, r3, #30
 80055a6:	d413      	bmi.n	80055d0 <_printf_i+0x22c>
 80055a8:	68e0      	ldr	r0, [r4, #12]
 80055aa:	9b03      	ldr	r3, [sp, #12]
 80055ac:	4298      	cmp	r0, r3
 80055ae:	bfb8      	it	lt
 80055b0:	4618      	movlt	r0, r3
 80055b2:	e7a6      	b.n	8005502 <_printf_i+0x15e>
 80055b4:	2301      	movs	r3, #1
 80055b6:	4632      	mov	r2, r6
 80055b8:	4649      	mov	r1, r9
 80055ba:	4640      	mov	r0, r8
 80055bc:	47d0      	blx	sl
 80055be:	3001      	adds	r0, #1
 80055c0:	d09d      	beq.n	80054fe <_printf_i+0x15a>
 80055c2:	3501      	adds	r5, #1
 80055c4:	68e3      	ldr	r3, [r4, #12]
 80055c6:	9903      	ldr	r1, [sp, #12]
 80055c8:	1a5b      	subs	r3, r3, r1
 80055ca:	42ab      	cmp	r3, r5
 80055cc:	dcf2      	bgt.n	80055b4 <_printf_i+0x210>
 80055ce:	e7eb      	b.n	80055a8 <_printf_i+0x204>
 80055d0:	2500      	movs	r5, #0
 80055d2:	f104 0619 	add.w	r6, r4, #25
 80055d6:	e7f5      	b.n	80055c4 <_printf_i+0x220>
 80055d8:	080057d5 	.word	0x080057d5
 80055dc:	080057e6 	.word	0x080057e6

080055e0 <memmove>:
 80055e0:	4288      	cmp	r0, r1
 80055e2:	b510      	push	{r4, lr}
 80055e4:	eb01 0402 	add.w	r4, r1, r2
 80055e8:	d902      	bls.n	80055f0 <memmove+0x10>
 80055ea:	4284      	cmp	r4, r0
 80055ec:	4623      	mov	r3, r4
 80055ee:	d807      	bhi.n	8005600 <memmove+0x20>
 80055f0:	1e43      	subs	r3, r0, #1
 80055f2:	42a1      	cmp	r1, r4
 80055f4:	d008      	beq.n	8005608 <memmove+0x28>
 80055f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80055fe:	e7f8      	b.n	80055f2 <memmove+0x12>
 8005600:	4402      	add	r2, r0
 8005602:	4601      	mov	r1, r0
 8005604:	428a      	cmp	r2, r1
 8005606:	d100      	bne.n	800560a <memmove+0x2a>
 8005608:	bd10      	pop	{r4, pc}
 800560a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800560e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005612:	e7f7      	b.n	8005604 <memmove+0x24>

08005614 <_sbrk_r>:
 8005614:	b538      	push	{r3, r4, r5, lr}
 8005616:	4d06      	ldr	r5, [pc, #24]	@ (8005630 <_sbrk_r+0x1c>)
 8005618:	2300      	movs	r3, #0
 800561a:	4604      	mov	r4, r0
 800561c:	4608      	mov	r0, r1
 800561e:	602b      	str	r3, [r5, #0]
 8005620:	f7fb fc46 	bl	8000eb0 <_sbrk>
 8005624:	1c43      	adds	r3, r0, #1
 8005626:	d102      	bne.n	800562e <_sbrk_r+0x1a>
 8005628:	682b      	ldr	r3, [r5, #0]
 800562a:	b103      	cbz	r3, 800562e <_sbrk_r+0x1a>
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	bd38      	pop	{r3, r4, r5, pc}
 8005630:	200042e8 	.word	0x200042e8

08005634 <_realloc_r>:
 8005634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005638:	4607      	mov	r7, r0
 800563a:	4614      	mov	r4, r2
 800563c:	460d      	mov	r5, r1
 800563e:	b921      	cbnz	r1, 800564a <_realloc_r+0x16>
 8005640:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005644:	4611      	mov	r1, r2
 8005646:	f7ff bc5b 	b.w	8004f00 <_malloc_r>
 800564a:	b92a      	cbnz	r2, 8005658 <_realloc_r+0x24>
 800564c:	f7ff fbec 	bl	8004e28 <_free_r>
 8005650:	4625      	mov	r5, r4
 8005652:	4628      	mov	r0, r5
 8005654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005658:	f000 f81a 	bl	8005690 <_malloc_usable_size_r>
 800565c:	4284      	cmp	r4, r0
 800565e:	4606      	mov	r6, r0
 8005660:	d802      	bhi.n	8005668 <_realloc_r+0x34>
 8005662:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005666:	d8f4      	bhi.n	8005652 <_realloc_r+0x1e>
 8005668:	4621      	mov	r1, r4
 800566a:	4638      	mov	r0, r7
 800566c:	f7ff fc48 	bl	8004f00 <_malloc_r>
 8005670:	4680      	mov	r8, r0
 8005672:	b908      	cbnz	r0, 8005678 <_realloc_r+0x44>
 8005674:	4645      	mov	r5, r8
 8005676:	e7ec      	b.n	8005652 <_realloc_r+0x1e>
 8005678:	42b4      	cmp	r4, r6
 800567a:	4622      	mov	r2, r4
 800567c:	4629      	mov	r1, r5
 800567e:	bf28      	it	cs
 8005680:	4632      	movcs	r2, r6
 8005682:	f7ff fbc3 	bl	8004e0c <memcpy>
 8005686:	4629      	mov	r1, r5
 8005688:	4638      	mov	r0, r7
 800568a:	f7ff fbcd 	bl	8004e28 <_free_r>
 800568e:	e7f1      	b.n	8005674 <_realloc_r+0x40>

08005690 <_malloc_usable_size_r>:
 8005690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005694:	1f18      	subs	r0, r3, #4
 8005696:	2b00      	cmp	r3, #0
 8005698:	bfbc      	itt	lt
 800569a:	580b      	ldrlt	r3, [r1, r0]
 800569c:	18c0      	addlt	r0, r0, r3
 800569e:	4770      	bx	lr

080056a0 <_init>:
 80056a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a2:	bf00      	nop
 80056a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056a6:	bc08      	pop	{r3}
 80056a8:	469e      	mov	lr, r3
 80056aa:	4770      	bx	lr

080056ac <_fini>:
 80056ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ae:	bf00      	nop
 80056b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056b2:	bc08      	pop	{r3}
 80056b4:	469e      	mov	lr, r3
 80056b6:	4770      	bx	lr
