// Seed: 3931688072
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    output wor id_8,
    input uwire id_9,
    output tri id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2
);
  logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_10 = 0;
  always @(posedge 1 == id_4[1]) id_1 = 1'b0;
endmodule
