#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun  6 12:27:32 2024
# Process ID: 1504
# Current directory: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13416 C:\Users\ahmet\Desktop\uart_interface_kb\UART_Buffer_Interface\UART_Buffer_Interface.xpr
# Log file: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/vivado.log
# Journal file: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface\vivado.jou
# Running On: DESKTOP-VTDBCS3, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8345 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/ahmet/Desktop/UART_Buffer_Interface' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/baud_gen_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/baud_gen_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/debounce_uart.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/debounce_uart.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_rx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_rx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_tx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_tx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_rx.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_rx.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_tx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_tx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_test.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_test.vhd' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/baud_gen_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/baud_gen_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/debounce_uart.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/debounce_uart.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_rx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_rx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_tx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_tx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_rx.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_rx.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_tx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_tx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_test.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_test.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/baud_gen_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/baud_gen_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/debounce_uart.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/debounce_uart.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_rx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_rx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_tx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/fifo_tx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_rx.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_rx.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_tx_unit.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_tx_unit.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart.vhd' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ahmet/Desktop/uart_interface_kb/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_test.vhd'; using path 'C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/uart_test.vhd' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 1228.027 ; gain = 426.840
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.703 ; gain = 8.613
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB77EFA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3404.000 ; gain = 2160.297
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3809.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3922.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 4034.461 ; gain = 587.344
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/utils_1/imports/synth_1/uart_test.dcp with file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/uart_test.dcp
launch_runs synth_1 -jobs 4
[Thu Jun  6 13:01:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4054.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4058.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {uart_unit/rx_data_out[0]} {uart_unit/rx_data_out[1]} {uart_unit/rx_data_out[2]} {uart_unit/rx_data_out[3]} {uart_unit/rx_data_out[4]} {uart_unit/rx_data_out[5]} {uart_unit/rx_data_out[6]} {uart_unit/rx_data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {uart_unit/tx_fifo_out[0]} {uart_unit/tx_fifo_out[1]} {uart_unit/tx_fifo_out[2]} {uart_unit/tx_fifo_out[3]} {uart_unit/tx_fifo_out[4]} {uart_unit/tx_fifo_out[5]} {uart_unit/tx_fifo_out[6]} {uart_unit/tx_fifo_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list uart_unit/rd_uart_dbg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list uart_unit/rx_dbg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list uart_unit/tx_dbg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list uart_unit/tx_done_tick ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list uart_unit/tx_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list uart_unit/tx_fifo_not_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list uart_unit/wr_uart_dbg ]]
set_property target_constrs_file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 4084.465 ; gain = 1.852
[Thu Jun  6 13:03:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4084.996 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB77EFA
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes uart_unit/rx_dbg -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jun-06 13:12:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jun-06 13:12:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/utils_1/imports/synth_1/uart_test.dcp with file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/uart_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  6 13:15:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/runme.log
[Thu Jun  6 13:15:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4084.996 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB77EFA
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jun-06 13:20:25
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Jun-06 13:20:27
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property CONTROL.TRIGGER_POSITION 32 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jun-06 13:20:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Jun-06 13:20:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/utils_1/imports/synth_1/uart_test.dcp with file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/uart_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  6 13:36:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/runme.log
[Thu Jun  6 13:36:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
save_wave_config {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/utils_1/imports/synth_1/uart_test.dcp with file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/uart_test.dcp
launch_runs synth_1 -jobs 4
[Thu Jun  6 13:48:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4087.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/constrs_1/new/uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4101.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {uart_unit/rx_data_out[0]} {uart_unit/rx_data_out[1]} {uart_unit/rx_data_out[2]} {uart_unit/rx_data_out[3]} {uart_unit/rx_data_out[4]} {uart_unit/rx_data_out[5]} {uart_unit/rx_data_out[6]} {uart_unit/rx_data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {uart_unit/count_50Mhz[0]} {uart_unit/count_50Mhz[1]} {uart_unit/count_50Mhz[2]} {uart_unit/count_50Mhz[3]} {uart_unit/count_50Mhz[4]} {uart_unit/count_50Mhz[5]} {uart_unit/count_50Mhz[6]} {uart_unit/count_50Mhz[7]} {uart_unit/count_50Mhz[8]} {uart_unit/count_50Mhz[9]} {uart_unit/count_50Mhz[10]} {uart_unit/count_50Mhz[11]} {uart_unit/count_50Mhz[12]} {uart_unit/count_50Mhz[13]} {uart_unit/count_50Mhz[14]} {uart_unit/count_50Mhz[15]} {uart_unit/count_50Mhz[16]} {uart_unit/count_50Mhz[17]} {uart_unit/count_50Mhz[18]} {uart_unit/count_50Mhz[19]} {uart_unit/count_50Mhz[20]} {uart_unit/count_50Mhz[21]} {uart_unit/count_50Mhz[22]} {uart_unit/count_50Mhz[23]} {uart_unit/count_50Mhz[24]} {uart_unit/count_50Mhz[25]} {uart_unit/count_50Mhz[26]} {uart_unit/count_50Mhz[27]} {uart_unit/count_50Mhz[28]} {uart_unit/count_50Mhz[29]} {uart_unit/count_50Mhz[30]} {uart_unit/count_50Mhz[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {uart_unit/tx_fifo_out[0]} {uart_unit/tx_fifo_out[1]} {uart_unit/tx_fifo_out[2]} {uart_unit/tx_fifo_out[3]} {uart_unit/tx_fifo_out[4]} {uart_unit/tx_fifo_out[5]} {uart_unit/tx_fifo_out[6]} {uart_unit/tx_fifo_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list uart_unit/rd_uart_dbg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list uart_unit/rx_dbg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list uart_unit/rx_done_tick ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list uart_unit/tx_dbg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list uart_unit/tx_done_tick ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list uart_unit/tx_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list uart_unit/tx_fifo_not_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list uart_unit/wr_uart_dbg ]]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.srcs/utils_1/imports/synth_1/uart_test.dcp with file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/uart_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  6 13:50:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/synth_1/runme.log
[Thu Jun  6 13:50:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.898 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB77EFA
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx.
 The hw_probe  in the probes file has port index 9. This port does not exist in the ILA core at location (uuid_23E7D65A79BC59F7BC47406C1714DFAE).
set_property PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.runs/impl_1/uart_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {uart_unit/count_50Mhz} {uart_unit/rd_uart_dbg} {uart_unit/rx_data_out} {uart_unit/rx_dbg} {uart_unit/rx_done_tick} {uart_unit/tx_dbg} {uart_unit/tx_done_tick} {uart_unit/tx_empty} {uart_unit/tx_fifo_not_empty} {uart_unit/tx_fifo_out} {uart_unit/wr_uart_dbg} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uart_unit/rx_dbg -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bB [get_hw_probes uart_unit/rx_done_tick -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
startgroup 
set_property CONTROL.WINDOW_COUNT 4 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.DATA_DEPTH 512 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
endgroup
startgroup 
set_property CONTROL.WINDOW_COUNT 4 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.DATA_DEPTH 512 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
endgroup
set_property CONTROL.DATA_DEPTH 512 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jun-06 13:59:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '4' windows, at 2024-Jun-06 13:59:29.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data {C:\Users\ahmet\Desktop\PS2_Keyboard_UART\PS2_Keyboard_UART.srcs\sources_1\new\iladata.ila} hw_ila_data_1
C:/Users/ahmet/Desktop/PS2_Keyboard_UART/PS2_Keyboard_UART.srcs/sources_1/new/iladata.ila
save_wave_config {C:/Users/ahmet/Desktop/uart_interface_kb/UART_Buffer_Interface/UART_Buffer_Interface.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 14:01:21 2024...
