
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.28

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_addr1[4] (input port clocked by core_clock)
Endpoint: read_data1[8]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.05    0.00    0.00    0.20 v read_addr1[4] (in)
                                         read_addr1[4] (net)
                  0.00    0.00    0.20 v _5845_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.21    0.13    0.33 ^ _5845_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _2397_ (net)
                  0.21    0.00    0.33 ^ _5856_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.05    0.05    0.39 v _5856_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0359_ (net)
                  0.05    0.00    0.39 v read_data1[8]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data1[8]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_addr1[1] (input port clocked by core_clock)
Endpoint: read_data1[22]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.01    0.00    0.00    0.20 v read_addr1[1] (in)
                                         read_addr1[1] (net)
                  0.00    0.00    0.20 v _4999_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.06    0.16    0.19    0.39 v _4999_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1581_ (net)
                  0.16    0.00    0.39 v _5017_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     5    0.05    0.15    0.27    0.66 v _5017_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _1599_ (net)
                  0.15    0.00    0.66 v _5317_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.32    0.99 v _5317_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1889_ (net)
                  0.30    0.00    0.99 v _5426_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.30    0.19    1.17 ^ _5426_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _1994_ (net)
                  0.30    0.00    1.17 ^ _5427_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    1.30 v _5427_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1995_ (net)
                  0.18    0.00    1.30 v _5432_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.39    0.26    1.56 ^ _5432_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _2000_ (net)
                  0.39    0.00    1.56 ^ _5447_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.15    0.05    1.61 v _5447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0343_ (net)
                  0.15    0.00    1.61 v read_data1[22]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data1[22]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_addr1[1] (input port clocked by core_clock)
Endpoint: read_data1[22]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.01    0.00    0.00    0.20 v read_addr1[1] (in)
                                         read_addr1[1] (net)
                  0.00    0.00    0.20 v _4999_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.06    0.16    0.19    0.39 v _4999_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1581_ (net)
                  0.16    0.00    0.39 v _5017_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     5    0.05    0.15    0.27    0.66 v _5017_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _1599_ (net)
                  0.15    0.00    0.66 v _5317_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.32    0.99 v _5317_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1889_ (net)
                  0.30    0.00    0.99 v _5426_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.30    0.19    1.17 ^ _5426_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _1994_ (net)
                  0.30    0.00    1.17 ^ _5427_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    1.30 v _5427_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1995_ (net)
                  0.18    0.00    1.30 v _5432_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.39    0.26    1.56 ^ _5432_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _2000_ (net)
                  0.39    0.00    1.56 ^ _5447_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.15    0.05    1.61 v _5447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0343_ (net)
                  0.15    0.00    1.61 v read_data1[22]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data1[22]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.28   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.06e-02   4.82e-04   6.46e-07   9.11e-02  81.8%
Combinational          1.21e-02   8.20e-03   1.09e-06   2.03e-02  18.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-01   8.68e-03   1.74e-06   1.11e-01 100.0%
                          92.2%       7.8%       0.0%
