// Seed: 3856702099
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output tri id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10
);
  wire id_12;
  wire id_13;
  assign id_6 = id_8;
endmodule
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2
    , id_9,
    input supply0 id_3,
    input wor id_4,
    output wire module_1,
    output supply0 id_6,
    output wor id_7
);
  wire id_10, id_11;
  module_0(
      id_6, id_4, id_3, id_3, id_1, id_4, id_6, id_3, id_4, id_4, id_2
  );
endmodule
