/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_port0_ahci_s3.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 12:35a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:01:30 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_sata_port0_ahci_s3.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 12:35a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT0_AHCI_S3_H__
#define BCHP_SATA_PORT0_AHCI_S3_H__

/***************************************************************************
 *SATA_PORT0_AHCI_S3 - AHCI Port Section 3 Registers
 ***************************************************************************/
#define BCHP_SATA_PORT0_AHCI_S3_PxCI             0x00181138 /* Portx Command Issue */
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF           0x0018113c /* Portx Serial ATA Notification */
#define BCHP_SATA_PORT0_AHCI_S3_reserved30       0x00181140 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved31       0x00181144 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved32       0x00181148 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved33       0x0018114c /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved34       0x00181150 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved35       0x00181154 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved36       0x00181158 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved37       0x0018115c /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved38       0x00181160 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved39       0x00181164 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved40       0x00181168 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved41       0x0018116c /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved42       0x00181170 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved43       0x00181174 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved44       0x00181178 /* Reserved register */
#define BCHP_SATA_PORT0_AHCI_S3_reserved45       0x0018117c /* Reserved register */

/***************************************************************************
 *PxCI - Portx Command Issue
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: PxCI :: Command_Issued [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_PxCI_Command_Issued_MASK           0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_PxCI_Command_Issued_SHIFT          0
#define BCHP_SATA_PORT0_AHCI_S3_PxCI_Command_Issued_DEFAULT        0

/***************************************************************************
 *PxSNTF - Portx Serial ATA Notification
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: PxSNTF :: reserved0 [31:16] */
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_reserved0_MASK              0xffff0000
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_reserved0_SHIFT             16

/* SATA_PORT0_AHCI_S3 :: PxSNTF :: PM_Notify [15:00] */
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_PM_Notify_MASK              0x0000ffff
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_PM_Notify_SHIFT             0
#define BCHP_SATA_PORT0_AHCI_S3_PxSNTF_PM_Notify_DEFAULT           0

/***************************************************************************
 *reserved30 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved30 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved30_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved30_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved30_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved31 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved31 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved31_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved31_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved31_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved32 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved32 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved32_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved32_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved32_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved33 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved33 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved33_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved33_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved33_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved34 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved34 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved34_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved34_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved34_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved35 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved35 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved35_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved35_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved35_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved36 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved36 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved36_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved36_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved36_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved37 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved37 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved37_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved37_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved37_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved38 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved38 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved38_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved38_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved38_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved39 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved39 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved39_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved39_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved39_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved40 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved40 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved40_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved40_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved40_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved41 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved41 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved41_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved41_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved41_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved42 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved42 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved42_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved42_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved42_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved43 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved43 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved43_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved43_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved43_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved44 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved44 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved44_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved44_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved44_spec_reserved_DEFAULT   0

/***************************************************************************
 *reserved45 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S3 :: reserved45 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S3_reserved45_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S3_reserved45_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S3_reserved45_spec_reserved_DEFAULT   0

#endif /* #ifndef BCHP_SATA_PORT0_AHCI_S3_H__ */

/* End of File */
