From: Chris Myers <atacs-bugs@vlsigroup.ece.utah.edu>
To: moschino21@gmail.com
Subject: Re: BUG: VHDL compiler fails to compile variable assignments (PR#5364)
Date: Sun Sep 13 18:22:51 2015

Is this needed?  We have kept variables for random variables in our modeling. 
Not sure how to handle 
these in LPN since they are not supposed to actually take time and transitions
in LPNs take time.
