// Seed: 1611167979
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input wor id_12
    , id_21,
    output tri id_13,
    output tri0 id_14,
    output uwire id_15,
    input wor id_16,
    input uwire id_17
    , id_22, id_23,
    output uwire id_18,
    input wor id_19
);
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5
);
  assign id_2 = id_4;
  module_0(
      id_2,
      id_5,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_0,
      id_3,
      id_5,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_5,
      id_4,
      id_2,
      id_3
  );
endmodule
