{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647235226291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647235226291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 13:20:26 2022 " "Processing started: Mon Mar 14 13:20:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647235226291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235226291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off number_count -c number_count " "Command: quartus_map --read_settings_files=on --write_settings_files=off number_count -c number_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235226291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647235226539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647235226539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_dff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_dff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_dff " "Found entity 1: cus_dff" {  } { { "cus_dff.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_jkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_jkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_jkff " "Found entity 1: cus_jkff" {  } { { "cus_jkff.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_jkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_tff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_tff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_tff " "Found entity 1: cus_tff" {  } { { "cus_tff.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_tff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_count.bdf 1 1 " "Found 1 design units, including 1 entities, in source file number_count.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 number_count " "Found entity 1: number_count" {  } { { "number_count.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/number_count.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/and_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_2bit " "Found entity 1: count_2bit" {  } { { "count_2bit.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/count_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4bit_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4bit_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4bit_test " "Found entity 1: count_4bit_test" {  } { { "count_4bit_test.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/count_4bit_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4bit_test_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4bit_test_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4bit_test_2 " "Found entity 1: count_4bit_test_2" {  } { { "count_4bit_test_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/count_4bit_test_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cus_dff_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cus_dff_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cus_dff_2 " "Found entity 1: cus_dff_2" {  } { { "cus_dff_2.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/cus_dff_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dff_test " "Found entity 1: dff_test" {  } { { "dff_test.bdf" "" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/dff_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647235231880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235231880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "number_count " "Elaborating entity \"number_count\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647235231896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cus_dff_2 cus_dff_2:D " "Elaborating entity \"cus_dff_2\" for hierarchy \"cus_dff_2:D\"" {  } { { "number_count.bdf" "D" { Schematic "C:/FPGA/0307_Hw1_Hw2/Hw2/number_count.bdf" { { 256 376 472 384 "D" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647235231901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647235232234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647235232422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647235232422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647235232439 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647235232439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647235232439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647235232439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647235232447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 13:20:32 2022 " "Processing ended: Mon Mar 14 13:20:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647235232447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647235232447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647235232447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647235232447 ""}
