.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel func_80016820
/* 17420 80016820 3C02A460 */  lui        $v0, (0xA4600010 >> 16)
/* 17424 80016824 34420010 */  ori        $v0, $v0, (0xA4600010 & 0xFFFF)
/* 17428 80016828 8C420000 */  lw         $v0, 0x0($v0)
/* 1742C 8001682C 30420003 */  andi       $v0, $v0, 0x3
/* 17430 80016830 10400006 */  beqz       $v0, .L8001684C
/* 17434 80016834 3C03A460 */   lui       $v1, (0xA4600010 >> 16)
/* 17438 80016838 34630010 */  ori        $v1, $v1, (0xA4600010 & 0xFFFF)
.L8001683C:
/* 1743C 8001683C 8C620000 */  lw         $v0, 0x0($v1)
/* 17440 80016840 30420003 */  andi       $v0, $v0, 0x3
/* 17444 80016844 1440FFFD */  bnez       $v0, .L8001683C
/* 17448 80016848 00000000 */   nop
.L8001684C:
/* 1744C 8001684C 90880009 */  lbu        $t0, 0x9($a0)
/* 17450 80016850 00081080 */  sll        $v0, $t0, 2
/* 17454 80016854 3C078003 */  lui        $a3, %hi(D_80030CB0)
/* 17458 80016858 00E23821 */  addu       $a3, $a3, $v0
/* 1745C 8001685C 8CE70CB0 */  lw         $a3, %lo(D_80030CB0)($a3)
/* 17460 80016860 90820004 */  lbu        $v0, 0x4($a0)
/* 17464 80016864 90E30004 */  lbu        $v1, 0x4($a3)
/* 17468 80016868 1062003F */  beq        $v1, $v0, .L80016968
/* 1746C 8001686C 00000000 */   nop
/* 17470 80016870 1500001A */  bnez       $t0, .L800168DC
/* 17474 80016874 00E01821 */   addu      $v1, $a3, $zero
/* 17478 80016878 90620005 */  lbu        $v0, 0x5($v1)
/* 1747C 8001687C 90870005 */  lbu        $a3, 0x5($a0)
/* 17480 80016880 10470003 */  beq        $v0, $a3, .L80016890
/* 17484 80016884 3C02A460 */   lui       $v0, (0xA4600014 >> 16)
/* 17488 80016888 34420014 */  ori        $v0, $v0, (0xA4600014 & 0xFFFF)
/* 1748C 8001688C AC470000 */  sw         $a3, 0x0($v0)
.L80016890:
/* 17490 80016890 90620006 */  lbu        $v0, 0x6($v1)
/* 17494 80016894 90870006 */  lbu        $a3, 0x6($a0)
/* 17498 80016898 10470003 */  beq        $v0, $a3, .L800168A8
/* 1749C 8001689C 3C02A460 */   lui       $v0, (0xA460001C >> 16)
/* 174A0 800168A0 3442001C */  ori        $v0, $v0, (0xA460001C & 0xFFFF)
/* 174A4 800168A4 AC470000 */  sw         $a3, 0x0($v0)
.L800168A8:
/* 174A8 800168A8 90620007 */  lbu        $v0, 0x7($v1)
/* 174AC 800168AC 90870007 */  lbu        $a3, 0x7($a0)
/* 174B0 800168B0 10470003 */  beq        $v0, $a3, .L800168C0
/* 174B4 800168B4 3C02A460 */   lui       $v0, (0xA4600020 >> 16)
/* 174B8 800168B8 34420020 */  ori        $v0, $v0, (0xA4600020 & 0xFFFF)
/* 174BC 800168BC AC470000 */  sw         $a3, 0x0($v0)
.L800168C0:
/* 174C0 800168C0 90620008 */  lbu        $v0, 0x8($v1)
/* 174C4 800168C4 90870008 */  lbu        $a3, 0x8($a0)
/* 174C8 800168C8 1047001D */  beq        $v0, $a3, .L80016940
/* 174CC 800168CC 00000000 */   nop
/* 174D0 800168D0 3C02A460 */  lui        $v0, (0xA4600018 >> 16)
/* 174D4 800168D4 08005A4F */  j          .L8001693C
/* 174D8 800168D8 34420018 */   ori       $v0, $v0, (0xA4600018 & 0xFFFF)
.L800168DC:
/* 174DC 800168DC 90620005 */  lbu        $v0, 0x5($v1)
/* 174E0 800168E0 90870005 */  lbu        $a3, 0x5($a0)
/* 174E4 800168E4 10470003 */  beq        $v0, $a3, .L800168F4
/* 174E8 800168E8 3C02A460 */   lui       $v0, (0xA4600024 >> 16)
/* 174EC 800168EC 34420024 */  ori        $v0, $v0, (0xA4600024 & 0xFFFF)
/* 174F0 800168F0 AC470000 */  sw         $a3, 0x0($v0)
.L800168F4:
/* 174F4 800168F4 90620006 */  lbu        $v0, 0x6($v1)
/* 174F8 800168F8 90870006 */  lbu        $a3, 0x6($a0)
/* 174FC 800168FC 10470003 */  beq        $v0, $a3, .L8001690C
/* 17500 80016900 3C02A460 */   lui       $v0, (0xA460002C >> 16)
/* 17504 80016904 3442002C */  ori        $v0, $v0, (0xA460002C & 0xFFFF)
/* 17508 80016908 AC470000 */  sw         $a3, 0x0($v0)
.L8001690C:
/* 1750C 8001690C 90620007 */  lbu        $v0, 0x7($v1)
/* 17510 80016910 90870007 */  lbu        $a3, 0x7($a0)
/* 17514 80016914 10470003 */  beq        $v0, $a3, .L80016924
/* 17518 80016918 3C02A460 */   lui       $v0, (0xA4600030 >> 16)
/* 1751C 8001691C 34420030 */  ori        $v0, $v0, (0xA4600030 & 0xFFFF)
/* 17520 80016920 AC470000 */  sw         $a3, 0x0($v0)
.L80016924:
/* 17524 80016924 90620008 */  lbu        $v0, 0x8($v1)
/* 17528 80016928 90870008 */  lbu        $a3, 0x8($a0)
/* 1752C 8001692C 10470004 */  beq        $v0, $a3, .L80016940
/* 17530 80016930 00000000 */   nop
/* 17534 80016934 3C02A460 */  lui        $v0, (0xA4600028 >> 16)
/* 17538 80016938 34420028 */  ori        $v0, $v0, (0xA4600028 & 0xFFFF)
.L8001693C:
/* 1753C 8001693C AC470000 */  sw         $a3, 0x0($v0)
.L80016940:
/* 17540 80016940 90820004 */  lbu        $v0, 0x4($a0)
/* 17544 80016944 A0620004 */  sb         $v0, 0x4($v1)
/* 17548 80016948 90820005 */  lbu        $v0, 0x5($a0)
/* 1754C 8001694C A0620005 */  sb         $v0, 0x5($v1)
/* 17550 80016950 90820006 */  lbu        $v0, 0x6($a0)
/* 17554 80016954 A0620006 */  sb         $v0, 0x6($v1)
/* 17558 80016958 90820007 */  lbu        $v0, 0x7($a0)
/* 1755C 8001695C A0620007 */  sb         $v0, 0x7($v1)
/* 17560 80016960 90820008 */  lbu        $v0, 0x8($a0)
/* 17564 80016964 A0620008 */  sb         $v0, 0x8($v1)
.L80016968:
/* 17568 80016968 8C82000C */  lw         $v0, 0xC($a0)
/* 1756C 8001696C 3C03A000 */  lui        $v1, %hi(D_A0000000)
/* 17570 80016970 00451025 */  or         $v0, $v0, $a1
/* 17574 80016974 00431025 */  or         $v0, $v0, $v1
/* 17578 80016978 AC460000 */  sw         $a2, %lo(D_A0000000)($v0)
/* 1757C 8001697C 03E00008 */  jr         $ra
/* 17580 80016980 00001021 */   addu      $v0, $zero, $zero
/* 17584 80016984 00000000 */  nop
/* 17588 80016988 00000000 */  nop
/* 1758C 8001698C 00000000 */  nop
