#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x146e2a280 .scope module, "cache_tb" "cache_tb" 2 5;
 .timescale -9 -12;
P_0x146e0d100 .param/l "ADDRESS_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_0x146e0d140 .param/l "WORDS_PER_LINE" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x146e0d180 .param/l "WORD_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0x146e4ccd0_0 .var "access", 0 0;
v0x146e4cd90_0 .var "address", 31 0;
v0x146e4ce20_0 .var "byteOP", 0 0;
v0x146e4ced0_0 .var "clk", 0 0;
v0x146e4cf80_0 .var "data_in", 31 0;
v0x146e4d050_0 .net "data_out", 31 0, v0x146e4bf20_0;  1 drivers
v0x146e4d0e0_0 .net "hit", 0 0, v0x146e4c080_0;  1 drivers
v0x146e4d190_0 .net "miss", 0 0, v0x146e4c820_0;  1 drivers
v0x146e4d240_0 .var "op", 0 0;
v0x146e4d370_0 .var "reset", 0 0;
S_0x146e2a550 .scope module, "uut" "cache" 2 22, 3 26 0, S_0x146e2a280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "op";
    .port_info 5 /INPUT 1 "byteOP";
    .port_info 6 /INPUT 1 "access";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "hit";
    .port_info 9 /OUTPUT 1 "miss";
P_0x146e3d1c0 .param/l "ADDRESS_WIDTH" 0 3 40, +C4<00000000000000000000000000100000>;
P_0x146e3d200 .param/l "END_BYTE_OFFSET" 0 3 55, +C4<00000000000000000000000000000000>;
P_0x146e3d240 .param/l "END_TAG" 0 3 51, +C4<00000000000000000000000000000000100>;
P_0x146e3d280 .param/l "END_WORD_OFFSET" 0 3 53, +C4<0000000000000000000000000000000000010>;
P_0x146e3d2c0 .param/l "FULL_OFFSET_WIDTH" 0 3 46, +C4<000000000000000000000000000000100>;
P_0x146e3d300 .param/l "INIT_BYTE_OFFSET" 0 3 54, +C4<00000000000000000000000000000000000001>;
P_0x146e3d340 .param/l "INIT_TAG" 0 3 50, +C4<000000000000000000000000000011111>;
P_0x146e3d380 .param/l "INIT_WORD_OFFSET" 0 3 52, +C4<000000000000000000000000000000000011>;
P_0x146e3d3c0 .param/l "LINE_SIZE" 0 3 42, +C4<00000000000000000000000010000000>;
P_0x146e3d400 .param/l "NUM_LINES" 0 3 43, +C4<00000000000000000000000000000100>;
P_0x146e3d440 .param/l "TAG_WIDTH" 0 3 47, +C4<0000000000000000000000000000011100>;
P_0x146e3d480 .param/l "WORDS_PER_LINE" 0 3 45, +C4<00000000000000000000000000000100>;
P_0x146e3d4c0 .param/l "WORD_WIDTH" 0 3 41, +C4<00000000000000000000000000100000>;
v0x146e4bae0_0 .net "access", 0 0, v0x146e4ccd0_0;  1 drivers
v0x146e4bb90_0 .net "address", 31 0, v0x146e4cd90_0;  1 drivers
v0x146e4bc40_0 .net "byteOP", 0 0, v0x146e4ce20_0;  1 drivers
v0x146e4bcf0_0 .net "clk", 0 0, v0x146e4ced0_0;  1 drivers
v0x146e4bd90 .array "data_array", 15 0, 31 0;
v0x146e4be70_0 .net "data_in", 31 0, v0x146e4cf80_0;  1 drivers
v0x146e4bf20_0 .var "data_out", 31 0;
v0x146e4bfd0_0 .var "dirty_array", 3 0;
v0x146e4c080_0 .var "hit", 0 0;
v0x146e4c190_0 .net "hit0", 0 0, L_0x146e4d4e0;  1 drivers
v0x146e4c240_0 .net "hit1", 0 0, L_0x146e4d920;  1 drivers
v0x146e4c2d0_0 .net "hit2", 0 0, L_0x146e4dd20;  1 drivers
v0x146e4c360_0 .net "hit3", 0 0, L_0x146e4e190;  1 drivers
v0x146e4c410_0 .net "hit_signals", 3 0, L_0x146e4e4f0;  1 drivers
v0x146e4c4c0_0 .var/i "i", 31 0;
v0x146e4c550_0 .var/i "j", 31 0;
v0x146e4c5e0_0 .net "line_number", 1 0, v0x146e4b700_0;  1 drivers
v0x146e4c790 .array "lru_counters", 0 3, 1 0;
v0x146e4c820_0 .var "miss", 0 0;
v0x146e4c8b0_0 .net "op", 0 0, v0x146e4d240_0;  1 drivers
v0x146e4c940_0 .var/i "replace_index", 31 0;
v0x146e4c9d0_0 .net "reset", 0 0, v0x146e4d370_0;  1 drivers
v0x146e4ca60 .array "tag_array", 0 3, 27 0;
v0x146e4cb70_0 .var "valid_array", 3 0;
E_0x146e320d0 .event posedge, v0x146e4c9d0_0, v0x146e4bcf0_0;
L_0x146e4d640 .part v0x146e4cd90_0, 4, 28;
L_0x146e4d760 .part v0x146e4cb70_0, 0, 1;
L_0x146e4da80 .part v0x146e4cd90_0, 4, 28;
L_0x146e4db20 .part v0x146e4cb70_0, 1, 1;
L_0x146e4de80 .part v0x146e4cd90_0, 4, 28;
L_0x146e4e010 .part v0x146e4cb70_0, 2, 1;
L_0x146e4e2f0 .part v0x146e4cd90_0, 4, 28;
L_0x146e4e390 .part v0x146e4cb70_0, 3, 1;
L_0x146e4e4f0 .concat [ 1 1 1 1], L_0x146e4e190, L_0x146e4dd20, L_0x146e4d920, L_0x146e4d4e0;
S_0x146e3cb50 .scope module, "comp0" "tag_comparator" 3 69, 4 22 0, S_0x146e2a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146e209e0 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
v0x146e1fe10_0 .net *"_ivl_0", 0 0, L_0x146e4d400;  1 drivers
L_0x148088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e499c0_0 .net/2u *"_ivl_2", 0 0, L_0x148088010;  1 drivers
v0x146e49a70_0 .net "hit", 0 0, L_0x146e4d4e0;  alias, 1 drivers
v0x146e49b20_0 .net "input_tag", 27 0, L_0x146e4d640;  1 drivers
v0x146e4ca60_0 .array/port v0x146e4ca60, 0;
v0x146e49bd0_0 .net "stored_tag", 27 0, v0x146e4ca60_0;  1 drivers
v0x146e49cc0_0 .net "valid", 0 0, L_0x146e4d760;  1 drivers
L_0x146e4d400 .cmp/eq 28, L_0x146e4d640, v0x146e4ca60_0;
L_0x146e4d4e0 .functor MUXZ 1, L_0x148088010, L_0x146e4d400, L_0x146e4d760, C4<>;
S_0x146e49da0 .scope module, "comp1" "tag_comparator" 3 70, 4 22 0, S_0x146e2a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146e49f70 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
v0x146e49ff0_0 .net *"_ivl_0", 0 0, L_0x146e4d840;  1 drivers
L_0x148088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e4a120_0 .net/2u *"_ivl_2", 0 0, L_0x148088058;  1 drivers
v0x146e4a1d0_0 .net "hit", 0 0, L_0x146e4d920;  alias, 1 drivers
v0x146e4a280_0 .net "input_tag", 27 0, L_0x146e4da80;  1 drivers
v0x146e4ca60_1 .array/port v0x146e4ca60, 1;
v0x146e4a330_0 .net "stored_tag", 27 0, v0x146e4ca60_1;  1 drivers
v0x146e4a420_0 .net "valid", 0 0, L_0x146e4db20;  1 drivers
L_0x146e4d840 .cmp/eq 28, L_0x146e4da80, v0x146e4ca60_1;
L_0x146e4d920 .functor MUXZ 1, L_0x148088058, L_0x146e4d840, L_0x146e4db20, C4<>;
S_0x146e4a500 .scope module, "comp2" "tag_comparator" 3 71, 4 22 0, S_0x146e2a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146e4a6c0 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
v0x146e4a740_0 .net *"_ivl_0", 0 0, L_0x146e4dc40;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e4a890_0 .net/2u *"_ivl_2", 0 0, L_0x1480880a0;  1 drivers
v0x146e4a940_0 .net "hit", 0 0, L_0x146e4dd20;  alias, 1 drivers
v0x146e4a9f0_0 .net "input_tag", 27 0, L_0x146e4de80;  1 drivers
v0x146e4ca60_2 .array/port v0x146e4ca60, 2;
v0x146e4aaa0_0 .net "stored_tag", 27 0, v0x146e4ca60_2;  1 drivers
v0x146e4ab90_0 .net "valid", 0 0, L_0x146e4e010;  1 drivers
L_0x146e4dc40 .cmp/eq 28, L_0x146e4de80, v0x146e4ca60_2;
L_0x146e4dd20 .functor MUXZ 1, L_0x1480880a0, L_0x146e4dc40, L_0x146e4e010, C4<>;
S_0x146e4ac70 .scope module, "comp3" "tag_comparator" 3 72, 4 22 0, S_0x146e2a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x146e4ae30 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
v0x146e4aeb0_0 .net *"_ivl_0", 0 0, L_0x146e4e0b0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e4aff0_0 .net/2u *"_ivl_2", 0 0, L_0x1480880e8;  1 drivers
v0x146e4b0a0_0 .net "hit", 0 0, L_0x146e4e190;  alias, 1 drivers
v0x146e4b150_0 .net "input_tag", 27 0, L_0x146e4e2f0;  1 drivers
v0x146e4ca60_3 .array/port v0x146e4ca60, 3;
v0x146e4b200_0 .net "stored_tag", 27 0, v0x146e4ca60_3;  1 drivers
v0x146e4b2f0_0 .net "valid", 0 0, L_0x146e4e390;  1 drivers
L_0x146e4e0b0 .cmp/eq 28, L_0x146e4e2f0, v0x146e4ca60_3;
L_0x146e4e190 .functor MUXZ 1, L_0x1480880e8, L_0x146e4e0b0, L_0x146e4e390, C4<>;
S_0x146e4b3d0 .scope module, "encoder" "priority_encoder" 3 79, 5 22 0, S_0x146e2a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x146e4b640_0 .net "hit", 3 0, L_0x146e4e4f0;  alias, 1 drivers
v0x146e4b700_0 .var "line_number", 1 0;
E_0x146e4b600 .event edge, v0x146e4b640_0;
S_0x146e4b7c0 .scope task, "update_lru" "update_lru" 3 100, 3 100 0, S_0x146e2a550;
 .timescale -9 -12;
v0x146e4b980_0 .var "accessed_line", 1 0;
v0x146e4ba30_0 .var/i "i", 31 0;
TD_cache_tb.uut.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4ba30_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x146e4ba30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x146e4b980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e4c790, 4;
    %ix/getv/s 4, v0x146e4ba30_0;
    %load/vec4a v0x146e4c790, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 4, v0x146e4ba30_0;
    %load/vec4a v0x146e4c790, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x146e4ba30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e4c790, 0, 4;
T_0.2 ;
    %load/vec4 v0x146e4ba30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e4ba30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x146e4b980_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e4c790, 0, 4;
    %end;
    .scope S_0x146e4b3d0;
T_1 ;
    %wait E_0x146e4b600;
    %load/vec4 v0x146e4b640_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x146e4b700_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146e4b700_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x146e4b700_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x146e4b700_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146e4b700_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x146e2a550;
T_2 ;
    %wait E_0x146e320d0;
    %load/vec4 v0x146e4bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 120 "$display", "In values: clk=%b, reset=%b, address=%h, data_in=%h, op=%b", v0x146e4bcf0_0, v0x146e4c9d0_0, v0x146e4bb90_0, v0x146e4be70_0, v0x146e4c8b0_0 {0 0 0};
    %load/vec4 v0x146e4c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c4c0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x146e4c4c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x146e4c4c0_0;
    %assign/vec4/off/d v0x146e4cb70_0, 4, 5;
    %load/vec4 v0x146e4c4c0_0;
    %pad/s 2;
    %ix/getv/s 3, v0x146e4c4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e4c790, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x146e4c4c0_0;
    %assign/vec4/off/d v0x146e4bfd0_0, 4, 5;
    %load/vec4 v0x146e4c4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e4c4c0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x146e4c8b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x146e4c410_0;
    %nor/r;
    %store/vec4 v0x146e4c820_0, 0, 1;
    %load/vec4 v0x146e4c410_0;
    %or/r;
    %store/vec4 v0x146e4c080_0, 0, 1;
    %load/vec4 v0x146e4c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x146e4bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x146e4be70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146e4c5e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x146e4bd90, 5, 6;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x146e4be70_0;
    %load/vec4 v0x146e4c5e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e4bd90, 0, 4;
T_2.11 ;
    %load/vec4 v0x146e4c5e0_0;
    %store/vec4 v0x146e4b980_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x146e4b7c0;
    %join;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x146e4c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c550_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x146e4c550_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.15, 5;
    %ix/getv/s 4, v0x146e4c550_0;
    %load/vec4a v0x146e4c790, 4;
    %ix/getv/s 4, v0x146e4c940_0;
    %load/vec4a v0x146e4c790, 4;
    %cmp/u;
    %jmp/0xz  T_2.16, 5;
    %load/vec4 v0x146e4c550_0;
    %store/vec4 v0x146e4c940_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x146e4c550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e4c550_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %load/vec4 v0x146e4cb70_0;
    %load/vec4 v0x146e4c940_0;
    %part/s 1;
    %load/vec4 v0x146e4bfd0_0;
    %load/vec4 v0x146e4c940_0;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
T_2.18 ;
    %load/vec4 v0x146e4bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x146e4be70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146e4c940_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x146e4bd90, 5, 6;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x146e4be70_0;
    %load/vec4 v0x146e4c940_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e4bd90, 0, 4;
T_2.21 ;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 3, v0x146e4c940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e4ca60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x146e4c940_0;
    %assign/vec4/off/d v0x146e4cb70_0, 4, 5;
    %load/vec4 v0x146e4c940_0;
    %pad/s 2;
    %store/vec4 v0x146e4b980_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x146e4b7c0;
    %join;
T_2.12 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x146e4c8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x146e4c410_0;
    %or/r;
    %assign/vec4 v0x146e4c080_0, 0;
    %load/vec4 v0x146e4c410_0;
    %nor/r;
    %assign/vec4 v0x146e4c820_0, 0;
    %load/vec4 v0x146e4c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %load/vec4 v0x146e4bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 25;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x146e4bf20_0, 4, 5;
    %load/vec4 v0x146e4c5e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x146e4bd90, 4;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x146e4bf20_0, 4, 5;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x146e4c5e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x146e4bb90_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x146e4bd90, 4;
    %assign/vec4 v0x146e4bf20_0, 0;
T_2.27 ;
    %load/vec4 v0x146e4c5e0_0;
    %store/vec4 v0x146e4b980_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x146e4b7c0;
    %join;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x146e4c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c550_0, 0, 32;
T_2.30 ;
    %load/vec4 v0x146e4c550_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.31, 5;
    %ix/getv/s 4, v0x146e4c550_0;
    %load/vec4a v0x146e4c790, 4;
    %ix/getv/s 4, v0x146e4c940_0;
    %load/vec4a v0x146e4c790, 4;
    %cmp/u;
    %jmp/0xz  T_2.32, 5;
    %load/vec4 v0x146e4c550_0;
    %store/vec4 v0x146e4c940_0, 0, 32;
T_2.32 ;
    %load/vec4 v0x146e4c550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e4c550_0, 0, 32;
    %jmp T_2.30;
T_2.31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x146e4c5e0_0;
    %assign/vec4/off/d v0x146e4cb70_0, 4, 5;
T_2.28 ;
T_2.25 ;
T_2.22 ;
T_2.7 ;
T_2.3 ;
    %vpi_call 3 220 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c4c0_0, 0, 32;
T_2.34 ;
    %load/vec4 v0x146e4c4c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.35, 5;
    %vpi_call 3 222 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x146e4c4c0_0, &PV<v0x146e4cb70_0, v0x146e4c4c0_0, 1>, &A<v0x146e4ca60, v0x146e4c4c0_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4c550_0, 0, 32;
T_2.36 ;
    %load/vec4 v0x146e4c550_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.37, 5;
    %load/vec4 v0x146e4c4c0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x146e4c550_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x146e4bd90, 4;
    %vpi_call 3 224 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x146e4c550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e4c550_0, 0, 32;
    %jmp T_2.36;
T_2.37 ;
    %vpi_call 3 226 "$display", " " {0 0 0};
    %load/vec4 v0x146e4c4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e4c4c0_0, 0, 32;
    %jmp T_2.34;
T_2.35 ;
    %vpi_call 3 228 "$display", "\012" {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146e2a280;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v0x146e4ced0_0;
    %inv;
    %store/vec4 v0x146e4ced0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146e2a280;
T_4 ;
    %vpi_call 2 41 "$display", "\012------Inital values: Resetting cache-----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e4ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4ced0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e4d370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e4cf80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4ce20_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4d370_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 57 "$display", "\012------Test Case 1: Write to an address----" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x146e4cd90_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x146e4cf80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4d240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e4ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4ce20_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e4ccd0_0, 0, 1;
    %vpi_call 2 184 "$display", "\012End of Test at time %0d", $time {0 0 0};
    %vpi_call 2 185 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/common/cache.tb.v";
    "./src/common/cache/cache.v";
    "./src/common/cache/tag_comparator.v";
    "./src/common/cache/priority_encoder.v";
