#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 13 19:33:41 2024
# Process ID: 7388
# Current directory: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13900 D:\UNI\FYP\FYP--Risc-V-32-bit-Matrix-Mac\Project\Pipline_Five_v_3.0\Pipline_Five_v_2.0.xpr
# Log file: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/vivado.log
# Journal file: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.xpr
INFO: [Project 1-313] Project file moved from 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Backups/Pipline_Five_v_2.0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 951.777 ; gain = 209.680
create_project RISC_V_MAC_Processor D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
current_project Pipline_Five_v_2.0
current_project RISC_V_MAC_Processor
import_files -norecurse {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Instruction_Memory.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Controller.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Execute_Cycle.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Multplex_Reg_Disp.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Slow_Clock.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Memory.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Sign_Extend.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Hazard_Unit.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Adder.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Mux_3_by_1.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/debouncer_clock.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/WriteBack_Cycle.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Program_Counter.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Mux_2_by_1.v D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/PC_Adder.v}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Data_Path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/sources_1/new/Register_File.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET {} [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/Pipe_Top_TB/new/PIPE_TB.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v
file delete -force D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v
remove_files  -fileset sim_1 D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v
WARNING: [Vivado 12-818] No files matched 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipline_Five_v_2.0.srcs/Pipe_Top_TB/new/PIPE_TB.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file Five_Stage_Pipline_Top.v [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:2]
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
ERROR: [VRFC 10-2787] module Pipelined_Top_Testbench ignored due to previous errors [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/xsim.dir/Pipelined_Top_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 15 07:08:44 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1071.891 ; gain = 13.016
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/EN was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/PCPlus4F was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/PCF was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/InstrF was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/PCPlus4D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/PCD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Fetch/InstrD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/CLR was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/EN was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/Op was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/funct7 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/funct3 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/RegWrite was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/ALUSrc was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/MemWrite was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/ResultSrc was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/Branch was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/ImmSrc was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/ALUControl was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/control/ALUOp was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/A1 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/A2 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/A3 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/WD3 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/WE3 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/RD1 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/RD2 was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Register_File/Registers was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RD1_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RD2_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RD1_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RD2_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RD_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ALUControlD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ALUControlD_r was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ALUControlE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/A was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/B was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/ALU_Sel was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/ALU_Out was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Overflow was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Zero was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RegWriteD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RegWriteE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RegWriteW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU_ResultM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ALUSrcD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ALUSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/BranchD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/BranchE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ImmSrcD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Imm_Ext_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/InstrD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/MemWriteD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/MemWriteE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/PCD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/PCE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/PCPlus4D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/PCPlus4E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RDW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RS1_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RS2_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RS1_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/RS2_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ResultSrcD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ResultSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ResultW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/CLR was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/A was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/B was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/ALU_Sel was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/ALU_Out was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/CarryOut was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Zero was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Negative was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Overflow was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Cout was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU/Sum was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/Src_A was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/Src_B was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ResultE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALU_ResultM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ResultW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RD_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RD_M was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RD2_E_r was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RD1_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RD2_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ResultSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ResultSrcM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RegWriteE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/RegWriteM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ZeroE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/PCSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/PCPlus4M was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/PCPlus4E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/ImmSrcD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/PCE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Decode/Imm_Ext_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/Imm_Ext_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/PCTargetE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ForwardB_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ForwardA_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/BranchE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALUSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Execute/ALUControlE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/Data_Memory/A was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/Data_Memory/Data_Memory_Registers was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/Data_Memory/RD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/Data_Memory/WD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/Data_Memory/WE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/RegWriteM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/RegWriteW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/MemWriteM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/ResultSrcM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/PCPlus4M was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/WriteDataM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/ALU_ResultM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/ResultSrcW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/RD_M was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/RD_W was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/PCPlus4W was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/ALU_ResultW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/ReadDataM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/ReadDataW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/WriteBack/ResultSrcW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/WriteBack/PCPlus4W was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/WriteBack/ALU_ResultW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/WriteBack/ReadDataW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/WriteBack/ResultW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/Memory/Data_Memory/Data_Memory_Registers was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/Rs1_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/Rs2_E was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RS1_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RS2_D was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RdE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RD_M was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RD_W was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/BranchE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/ResultSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/ResultSrcM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RegWriteE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RegWriteM was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/RegWriteW was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/PCSrcE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/StallF was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/StallD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/stallCount was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/FlushE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/FlushD was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/ForwardAE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/ForwardBE was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/lwStall was not found in the design.
WARNING: Simulation object /Pipelined_Top_Testbench/dut/hazard_unit/branchStall was not found in the design.
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 70 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.379 ; gain = 0.000
save_wave_config {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 70 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
save_wave_config {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
run 20
run 20
run 20
run 20
run 20
run 20
current_project Pipline_Five_v_2.0
current_project RISC_V_MAC_Processor
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 70 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
run 20
current_project Pipline_Five_v_2.0
current_project RISC_V_MAC_Processor
current_project Pipline_Five_v_2.0
close_project
save_wave_config {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.676 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 270 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipelined_Top_Testbench_behav -key {Behavioral:sim_1:Functional:Pipelined_Top_Testbench} -tclbatch {Pipelined_Top_Testbench.tcl} -view {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg
source Pipelined_Top_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipelined_Top_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 230 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port M_A on this module [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:71]
ERROR: [VRFC 10-2063] Module <Sign_Extend> not found while processing module instance <Sign_Extend> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:78]
ERROR: [VRFC 10-2063] Module <execute_cycle> not found while processing module instance <Execute> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:132]
ERROR: [VRFC 10-2063] Module <memory_cycle> not found while processing module instance <Memory> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:164]
ERROR: [VRFC 10-2063] Module <writeback_cycle> not found while processing module instance <WriteBack> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:183]
ERROR: [VRFC 10-2063] Module <hazard_unit> not found while processing module instance <hazard_unit> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:194]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 230 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 230 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 230 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.676 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 230 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.336 ; gain = 0.000
file mkdir D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new
close [ open D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v w ]
add_files D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/MAC_Module_Only/MAC_Module_Only.srcs/sources_1/new/Matric_MAC.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port A_15 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:41]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:65]
ERROR: [VRFC 10-2063] Module <writeback_cycle> not found while processing module instance <WriteBack> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:202]
ERROR: [VRFC 10-2063] Module <hazard_unit> not found while processing module instance <hazard_unit> [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:213]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port A_15 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_52 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:50]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:51]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:52]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:53]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.996 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port A_15 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:75]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:76]
ERROR: [VRFC 10-1233] port R_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:77]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
ERROR: [VRFC 10-1233] port A_12 is already connected [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_11_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_21_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:101]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_31_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:102]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_41_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:103]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_51_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_11_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_21_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:101]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_31_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:102]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_41_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:103]
ERROR: [VRFC 10-529] concurrent assignment to a non-net R_51_r is not permitted [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 230 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1203.238 ; gain = 2.242
save_wave_config {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.266 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.266 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.266 ; gain = 0.000
RUN 500
invalid command name "RUN"
run 500
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 520 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.621 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 920 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.621 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipelined_Top_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipelined_Top_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-2845] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Instruction_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
WARNING: [VRFC 10-2845] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module Clock_slowed
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-2845] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
WARNING: [VRFC 10-2845] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-2845] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Top_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9104510473b045ada1496dfe48243ca1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipelined_Top_Testbench_behav xil_defaultlib.Pipelined_Top_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_11 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_21 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_31 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_41 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port MAC_A_51 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2_by_1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.MAC_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Matrix_MAC
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipelined_Top_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipelined_Top_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 920 ns : File "D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v" Line 20
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.922 ; gain = 0.035
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/new/PIPE_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 500
run 500
save_wave_config {D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Pipline_Five_v_3.0/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sim_1/imports/Pipline_Five_v_3.0/Pipelined_Top_Basic_Frowarding_Unit_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 16:12:30 2024...
