// Seed: 2984377420
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input wire id_4,
    input wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14
    , id_24,
    input tri0 id_15,
    input uwire id_16,
    output tri id_17,
    input tri0 id_18,
    input wor id_19,
    input supply0 id_20,
    output tri id_21,
    input tri id_22
);
  wire id_25;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_15,
    input wand id_12,
    output tri1 id_13
    , id_16
);
  logic [7:0][1 'b0] id_17 = 1'h0 || id_12;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_2,
      id_5,
      id_1,
      id_5,
      id_8,
      id_12,
      id_2,
      id_4,
      id_9,
      id_3,
      id_10,
      id_12,
      id_1,
      id_12,
      id_2,
      id_7,
      id_5,
      id_4,
      id_12,
      id_7,
      id_4
  );
  assign modCall_1.type_27 = 0;
endmodule
