/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [12:0] _02_;
  reg [4:0] _03_;
  wire [11:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [30:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [42:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [5:0] celloutsig_0_56z;
  wire [11:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_72z;
  wire [10:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(_00_ & celloutsig_1_2z);
  assign celloutsig_0_1z = ~(in_data[33] & celloutsig_0_0z[1]);
  assign celloutsig_0_71z = ~((celloutsig_0_67z[10] | celloutsig_0_9z) & (celloutsig_0_67z[5] | celloutsig_0_36z));
  assign celloutsig_1_2z = ~((in_data[98] | celloutsig_1_0z[10]) & (celloutsig_1_0z[5] | celloutsig_1_0z[7]));
  assign celloutsig_0_9z = ~((celloutsig_0_3z[8] | celloutsig_0_7z[6]) & (celloutsig_0_3z[9] | celloutsig_0_8z[12]));
  assign celloutsig_1_15z = celloutsig_1_2z | celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_15z | celloutsig_1_18z[5];
  assign celloutsig_0_15z = celloutsig_0_6z | celloutsig_0_3z[4];
  assign celloutsig_0_33z = { celloutsig_0_3z[2:0], celloutsig_0_4z, celloutsig_0_32z } + { _01_[7:4], celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_8z[12:10] + { celloutsig_0_11z[3], celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_72z = { celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_56z } + { celloutsig_0_29z[13:6], celloutsig_0_27z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[127:116] + in_data[132:121];
  assign celloutsig_0_22z = { celloutsig_0_4z[3:2], celloutsig_0_0z, celloutsig_0_15z } + celloutsig_0_10z[7:1];
  reg [11:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 12'h000;
    else _19_ <= in_data[131:120];
  assign { _04_[11:4], _00_, _04_[2:0] } = _19_;
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_8z[12:9];
  assign _01_[7:4] = _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_0z, celloutsig_0_1z };
  reg [6:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 7'h00;
    else _22_ <= celloutsig_0_3z[7:1];
  assign _02_[12:6] = _22_;
  assign celloutsig_0_30z = { celloutsig_0_3z[7:6], celloutsig_0_14z } & { celloutsig_0_10z[5:4], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_13z[20:2] & { in_data[160:146], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_8z = { in_data[15:7], celloutsig_0_6z, celloutsig_0_0z } & { celloutsig_0_0z, _03_, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1], celloutsig_0_0z, celloutsig_0_1z } & celloutsig_0_10z[6:1];
  assign celloutsig_0_37z = in_data[94:52] / { 1'h1, celloutsig_0_8z[10:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_67z = { celloutsig_0_50z[3:0], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_24z } / { 1'h1, celloutsig_0_3z[11:1] };
  assign celloutsig_1_14z = { celloutsig_1_13z[12:6], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z } > celloutsig_1_10z[15:5];
  assign celloutsig_0_21z = { celloutsig_0_3z[12:9], celloutsig_0_1z, celloutsig_0_6z } > celloutsig_0_13z;
  assign celloutsig_0_32z = { celloutsig_0_4z[2:0], celloutsig_0_11z } && { celloutsig_0_10z[6:5], celloutsig_0_17z, _03_ };
  assign celloutsig_0_23z = in_data[43:7] && { _01_[6:5], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, _03_[1:0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_4z = in_data[110:108] * _04_[8:6];
  assign celloutsig_1_9z = { in_data[139:134], celloutsig_1_8z } * { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = { in_data[46:40], celloutsig_0_4z } * in_data[68:58];
  assign celloutsig_0_11z = celloutsig_0_10z[10:6] * celloutsig_0_3z[4:0];
  assign celloutsig_0_19z = { celloutsig_0_3z[12:1], celloutsig_0_15z } * { celloutsig_0_3z[12:1], celloutsig_0_9z };
  assign celloutsig_0_4z = celloutsig_0_3z[11] ? celloutsig_0_3z[6:3] : celloutsig_0_0z;
  assign celloutsig_0_56z = celloutsig_0_11z[0] ? { _02_[12:8], celloutsig_0_26z } : { celloutsig_0_8z[0], _03_ };
  assign celloutsig_1_10z = celloutsig_1_7z ? { celloutsig_1_9z, celloutsig_1_0z } : { in_data[179:162], celloutsig_1_3z };
  assign celloutsig_0_17z = | { celloutsig_0_16z, in_data[46:43] };
  assign celloutsig_0_20z = | { _01_[7:4], celloutsig_0_11z[3] };
  assign celloutsig_0_27z = | celloutsig_0_3z[10:2];
  assign celloutsig_0_31z = ~^ { celloutsig_0_29z[22:3], celloutsig_0_20z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_0z[9:1], celloutsig_1_5z };
  assign celloutsig_1_8z = ~^ { in_data[177:169], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, _04_[11:4], _00_, _04_[2:0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_12z = ~^ { in_data[24:13], _03_, celloutsig_0_6z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_10z[3:1], celloutsig_0_0z };
  assign celloutsig_0_39z = ^ celloutsig_0_19z[8:2];
  assign celloutsig_1_3z = ^ in_data[112:109];
  assign celloutsig_1_13z = { celloutsig_1_10z[12:4], _04_[11:4], _00_, _04_[2:0] } <<< { _04_[7:4], _00_, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[21:18] - in_data[86:83];
  assign celloutsig_0_50z = { celloutsig_0_37z[39:35], celloutsig_0_39z, celloutsig_0_31z } - { celloutsig_0_3z[10:9], celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_29z = { celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_26z } - { celloutsig_0_7z[10:2], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_24z, _03_ };
  assign celloutsig_0_36z = ~((celloutsig_0_33z[5] & celloutsig_0_16z) | celloutsig_0_8z[0]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z[1] & celloutsig_0_3z[1]) | celloutsig_0_1z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z & _04_[1]) | celloutsig_1_10z[11]);
  assign celloutsig_0_24z = ~((celloutsig_0_1z & celloutsig_0_20z) | celloutsig_0_7z[10]);
  assign celloutsig_1_7z = ~((_04_[6] & celloutsig_1_4z[0]) | (_04_[10] & celloutsig_1_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_3z[7] & celloutsig_0_1z) | (celloutsig_0_12z & celloutsig_0_9z));
  assign celloutsig_0_26z = ~((_01_[5] & celloutsig_0_3z[5]) | (celloutsig_0_3z[8] & celloutsig_0_4z[0]));
  assign _01_[3:0] = celloutsig_0_4z;
  assign _02_[5:0] = { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_6z };
  assign _04_[3] = _00_;
  assign { out_data[146:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
