// Seed: 1688654611
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    output wor id_5,
    input supply0 id_6
);
  logic id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd95
) (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5
    , _id_8,
    output tri1 id_6
);
  wire id_9;
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_6 = 0;
  wire [id_8 : 1] id_10[-1 : -1], id_11;
  wire id_12;
endmodule
