# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Main_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:20 on Dec 13,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FallingEdge
# -- Compiling architecture behave of FallingEdge
# End time: 11:23:20 on Dec 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:20 on Dec 13,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Main
# -- Compiling architecture behave of Main
# End time: 11:23:21 on Dec 13,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:21 on Dec 13,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateMachine
# -- Compiling architecture behave of StateMachine
# End time: 11:23:21 on Dec 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.statemachine
# vsim work.statemachine 
# Start time: 11:23:29 on Dec 13,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.statemachine(behave)
do D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Do-Files/StateMachine_V2.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Samuel  Hostname: SAMUEL-LAP  ProcessID: 11932
#           Attempting to use alternate WLF file "./wlfty49dfg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty49dfg
# ** Fatal: (vsim-3421) Value -1 is out of range 0 to 600.
#    Time: 584 ps  Iteration: 0  Process: /statemachine/output_proc File: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd
# Fatal error in Process output_proc at D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd line 189
# 
# HDL call sequence:
# Stopped at D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd 189 Process output_proc
# 
# Executing ONERROR command at macro D:\OneDrive\Studium\Offenburg\Sem7\HDL\VHDL_Eieruhr\Do-Files\StateMachine_V2.do line 56
vsim work.main
# End time: 11:24:48 on Dec 13,2017, Elapsed time: 0:01:19
# Errors: 2, Warnings: 2
# vsim work.main 
# Start time: 11:24:48 on Dec 13,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(behave)
# Loading work.statemachine(behave)
# Loading work.fallingedge(behave)
do D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Do-Files/Komplett_StateMachine.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Samuel  Hostname: SAMUEL-LAP  ProcessID: 11932
#           Attempting to use alternate WLF file "./wlft4j2hft".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4j2hft
