{"vcs1":{"timestamp_begin":1747226690.166354252, "rt":11.34, "ut":11.38, "st":0.68}}
{"vcselab":{"timestamp_begin":1747226701.587830461, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747226702.030761352, "rt":0.45, "ut":0.20, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747226689.529247786}
{"VCS_COMP_START_TIME": 1747226689.529247786}
{"VCS_COMP_END_TIME": 1747226702.635816290}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487112}}
{"vcselab": {"peak_mem": 183888}}
