// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/28/2021 19:00:00"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Verilog_watch_second (
	clk,
	rst,
	lcd_rs,
	lcd_rw,
	lcd_e,
	lcd_data);
input 	clk;
input 	rst;
output 	lcd_rs;
output 	lcd_rw;
output 	lcd_e;
output 	[7:0] lcd_data;

// Design Ports Information
// lcd_rs	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_e	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Verilog_watch_second_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \lcd_rs~output_o ;
wire \lcd_rw~output_o ;
wire \lcd_e~output_o ;
wire \lcd_data[0]~output_o ;
wire \lcd_data[1]~output_o ;
wire \lcd_data[2]~output_o ;
wire \lcd_data[3]~output_o ;
wire \lcd_data[4]~output_o ;
wire \lcd_data[5]~output_o ;
wire \lcd_data[6]~output_o ;
wire \lcd_data[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \DRV|index_char[0]~5_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \LCLK|Add0~0_combout ;
wire \LCLK|Add0~1 ;
wire \LCLK|Add0~2_combout ;
wire \LCLK|Add0~3 ;
wire \LCLK|Add0~4_combout ;
wire \LCLK|Add0~5 ;
wire \LCLK|Add0~6_combout ;
wire \LCLK|Add0~7 ;
wire \LCLK|Add0~8_combout ;
wire \LCLK|Add0~9 ;
wire \LCLK|Add0~10_combout ;
wire \LCLK|cnt_en~5_combout ;
wire \LCLK|Add0~11 ;
wire \LCLK|Add0~12_combout ;
wire \LCLK|Add0~13 ;
wire \LCLK|Add0~14_combout ;
wire \LCLK|cnt_en~4_combout ;
wire \LCLK|Add0~15 ;
wire \LCLK|Add0~16_combout ;
wire \LCLK|Equal0~3_combout ;
wire \LCLK|Equal0~4_combout ;
wire \LCLK|Add0~17 ;
wire \LCLK|Add0~18_combout ;
wire \LCLK|cnt_en~3_combout ;
wire \LCLK|Add0~19 ;
wire \LCLK|Add0~20_combout ;
wire \LCLK|cnt_en~2_combout ;
wire \LCLK|Add0~21 ;
wire \LCLK|Add0~22_combout ;
wire \LCLK|Add0~23 ;
wire \LCLK|Add0~24_combout ;
wire \LCLK|Add0~25 ;
wire \LCLK|Add0~26_combout ;
wire \LCLK|Add0~27 ;
wire \LCLK|Add0~28_combout ;
wire \LCLK|Add0~29 ;
wire \LCLK|Add0~30_combout ;
wire \LCLK|cnt_en~1_combout ;
wire \LCLK|Add0~31 ;
wire \LCLK|Add0~32_combout ;
wire \LCLK|cnt_en~0_combout ;
wire \LCLK|Equal0~0_combout ;
wire \LCLK|Equal0~1_combout ;
wire \LCLK|Equal0~2_combout ;
wire \LCLK|Equal0~5_combout ;
wire \LCLK|en_clk~q ;
wire \DRV|always4~0_combout ;
wire \DRV|index_char[0]~6 ;
wire \DRV|index_char[1]~7_combout ;
wire \DRV|index_char[1]~8 ;
wire \DRV|index_char[2]~9_combout ;
wire \DRV|index_char[2]~10 ;
wire \DRV|index_char[3]~11_combout ;
wire \DRV|Equal0~0_combout ;
wire \DRV|index_char[3]~12 ;
wire \DRV|index_char[4]~13_combout ;
wire \DRV|next_state.RETURN_HOME~0_combout ;
wire \DRV|state.RETURN_HOME~q ;
wire \DRV|cnt_init[0]~22_combout ;
wire \DRV|cnt_init[0]~23 ;
wire \DRV|cnt_init[1]~24_combout ;
wire \DRV|cnt_init[1]~25 ;
wire \DRV|cnt_init[2]~26_combout ;
wire \DRV|cnt_init[2]~27 ;
wire \DRV|cnt_init[3]~28_combout ;
wire \DRV|cnt_init[3]~29 ;
wire \DRV|cnt_init[4]~30_combout ;
wire \DRV|cnt_init[4]~31 ;
wire \DRV|cnt_init[5]~32_combout ;
wire \~GND~combout ;
wire \DRV|cnt_init[5]~33 ;
wire \DRV|cnt_init[6]~34_combout ;
wire \DRV|cnt_init[6]~35 ;
wire \DRV|cnt_init[7]~36_combout ;
wire \DRV|cnt_init[7]~37 ;
wire \DRV|cnt_init[8]~38_combout ;
wire \DRV|cnt_init[8]~39 ;
wire \DRV|cnt_init[9]~40_combout ;
wire \DRV|cnt_init[9]~41 ;
wire \DRV|cnt_init[10]~42_combout ;
wire \DRV|cnt_init[10]~43 ;
wire \DRV|cnt_init[11]~44_combout ;
wire \DRV|cnt_init[11]~45 ;
wire \DRV|cnt_init[12]~46_combout ;
wire \DRV|cnt_init[12]~feeder_combout ;
wire \DRV|cnt_init[12]~47 ;
wire \DRV|cnt_init[13]~48_combout ;
wire \DRV|cnt_init[13]~49 ;
wire \DRV|cnt_init[14]~50_combout ;
wire \DRV|cnt_init[14]~51 ;
wire \DRV|cnt_init[15]~52_combout ;
wire \DRV|cnt_init[15]~53 ;
wire \DRV|cnt_init[16]~54_combout ;
wire \DRV|cnt_init[16]~55 ;
wire \DRV|cnt_init[17]~56_combout ;
wire \DRV|cnt_init[17]~feeder_combout ;
wire \DRV|cnt_init[17]~57 ;
wire \DRV|cnt_init[18]~58_combout ;
wire \DRV|cnt_init[18]~feeder_combout ;
wire \DRV|cnt_init[18]~59 ;
wire \DRV|cnt_init[19]~60_combout ;
wire \DRV|cnt_init[19]~61 ;
wire \DRV|cnt_init[20]~62_combout ;
wire \DRV|cnt_init[20]~63 ;
wire \DRV|cnt_init[21]~64_combout ;
wire \DRV|LessThan0~5_combout ;
wire \DRV|LessThan0~6_combout ;
wire \DRV|LessThan0~7_combout ;
wire \DRV|LessThan0~4_combout ;
wire \DRV|LessThan0~2_combout ;
wire \DRV|LessThan0~0_combout ;
wire \DRV|LessThan0~1_combout ;
wire \DRV|LessThan0~3_combout ;
wire \DRV|LessThan0~8_combout ;
wire \DRV|state.IDLE~0_combout ;
wire \DRV|state.IDLE~q ;
wire \DRV|state~25_combout ;
wire \DRV|state.FUNC_SET~q ;
wire \DRV|state.DISP_OFF~q ;
wire \DRV|state.DISP_CLEAR~feeder_combout ;
wire \DRV|state.DISP_CLEAR~q ;
wire \DRV|state.DISP_ON~feeder_combout ;
wire \DRV|state.DISP_ON~q ;
wire \DRV|state.MODE_SET~feeder_combout ;
wire \DRV|state.MODE_SET~q ;
wire \DRV|next_state.LINE2~0_combout ;
wire \DRV|state.LINE2~q ;
wire \DRV|Selector0~0_combout ;
wire \DRV|Selector0~1_combout ;
wire \DRV|state.PRINT_STRING~q ;
wire \DRV|lcd_rs~feeder_combout ;
wire \DRV|lcd_rs~q ;
wire \DRV|dly_en_clk~feeder_combout ;
wire \DRV|dly_en_clk~q ;
wire \DRV|cnt_en_clk[0]~10_combout ;
wire \DRV|cnt_en_clk[3]~12_combout ;
wire \DRV|cnt_en_clk[0]~11 ;
wire \DRV|cnt_en_clk[1]~13_combout ;
wire \DRV|cnt_en_clk[1]~14 ;
wire \DRV|cnt_en_clk[2]~15_combout ;
wire \DRV|cnt_en_clk[2]~16 ;
wire \DRV|cnt_en_clk[3]~17_combout ;
wire \DRV|cnt_en_clk[3]~18 ;
wire \DRV|cnt_en_clk[4]~19_combout ;
wire \DRV|cnt_en_clk[4]~20 ;
wire \DRV|cnt_en_clk[5]~21_combout ;
wire \DRV|cnt_en_clk[5]~22 ;
wire \DRV|cnt_en_clk[6]~23_combout ;
wire \DRV|cnt_en_clk[6]~24 ;
wire \DRV|cnt_en_clk[7]~25_combout ;
wire \DRV|WideAnd0~1_combout ;
wire \DRV|cnt_en_clk[7]~26 ;
wire \DRV|cnt_en_clk[8]~27_combout ;
wire \DRV|cnt_en_clk[8]~28 ;
wire \DRV|cnt_en_clk[9]~29_combout ;
wire \DRV|WideAnd0~0_combout ;
wire \DRV|WideAnd0~2_combout ;
wire \DRV|lcd_e~0_combout ;
wire \DRV|lcd_e~q ;
wire \DRV|data_bus~0_combout ;
wire \STR|Mux2~0_combout ;
wire \STR|Mux2~1_combout ;
wire \DRV|Selector7~0_combout ;
wire \DRV|data_bus~1_combout ;
wire \DRV|Selector5~0_combout ;
wire \DRV|Selector5~1_combout ;
wire \STR|Decoder0~0_combout ;
wire \DRV|Selector4~0_combout ;
wire \STR|out[5]~feeder_combout ;
wire \DRV|Selector3~0_combout ;
wire \DRV|data_bus[6]~feeder_combout ;
wire \DRV|data_bus~2_combout ;
wire [9:0] \DRV|cnt_en_clk ;
wire [4:0] \DRV|index_char ;
wire [7:0] \STR|out ;
wire [21:0] \DRV|cnt_init ;
wire [7:0] \DRV|data_bus ;
wire [16:0] \LCLK|cnt_en ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \lcd_rs~output (
	.i(\DRV|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_rs~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \lcd_e~output (
	.i(\DRV|lcd_e~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_e~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_e~output .bus_hold = "false";
defparam \lcd_e~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\DRV|data_bus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\DRV|data_bus [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\DRV|data_bus [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\DRV|data_bus [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\DRV|data_bus [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\DRV|data_bus [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\DRV|data_bus [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\DRV|data_bus [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \DRV|index_char[0]~5 (
// Equation(s):
// \DRV|index_char[0]~5_combout  = \DRV|index_char [0] $ (VCC)
// \DRV|index_char[0]~6  = CARRY(\DRV|index_char [0])

	.dataa(gnd),
	.datab(\DRV|index_char [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRV|index_char[0]~5_combout ),
	.cout(\DRV|index_char[0]~6 ));
// synopsys translate_off
defparam \DRV|index_char[0]~5 .lut_mask = 16'h33CC;
defparam \DRV|index_char[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \LCLK|Add0~0 (
// Equation(s):
// \LCLK|Add0~0_combout  = \LCLK|cnt_en [0] $ (VCC)
// \LCLK|Add0~1  = CARRY(\LCLK|cnt_en [0])

	.dataa(gnd),
	.datab(\LCLK|cnt_en [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCLK|Add0~0_combout ),
	.cout(\LCLK|Add0~1 ));
// synopsys translate_off
defparam \LCLK|Add0~0 .lut_mask = 16'h33CC;
defparam \LCLK|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \LCLK|cnt_en[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[0] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \LCLK|Add0~2 (
// Equation(s):
// \LCLK|Add0~2_combout  = (\LCLK|cnt_en [1] & (!\LCLK|Add0~1 )) # (!\LCLK|cnt_en [1] & ((\LCLK|Add0~1 ) # (GND)))
// \LCLK|Add0~3  = CARRY((!\LCLK|Add0~1 ) # (!\LCLK|cnt_en [1]))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~1 ),
	.combout(\LCLK|Add0~2_combout ),
	.cout(\LCLK|Add0~3 ));
// synopsys translate_off
defparam \LCLK|Add0~2 .lut_mask = 16'h3C3F;
defparam \LCLK|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \LCLK|cnt_en[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[1] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \LCLK|Add0~4 (
// Equation(s):
// \LCLK|Add0~4_combout  = (\LCLK|cnt_en [2] & (\LCLK|Add0~3  $ (GND))) # (!\LCLK|cnt_en [2] & (!\LCLK|Add0~3  & VCC))
// \LCLK|Add0~5  = CARRY((\LCLK|cnt_en [2] & !\LCLK|Add0~3 ))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~3 ),
	.combout(\LCLK|Add0~4_combout ),
	.cout(\LCLK|Add0~5 ));
// synopsys translate_off
defparam \LCLK|Add0~4 .lut_mask = 16'hC30C;
defparam \LCLK|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \LCLK|cnt_en[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[2] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \LCLK|Add0~6 (
// Equation(s):
// \LCLK|Add0~6_combout  = (\LCLK|cnt_en [3] & (!\LCLK|Add0~5 )) # (!\LCLK|cnt_en [3] & ((\LCLK|Add0~5 ) # (GND)))
// \LCLK|Add0~7  = CARRY((!\LCLK|Add0~5 ) # (!\LCLK|cnt_en [3]))

	.dataa(\LCLK|cnt_en [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~5 ),
	.combout(\LCLK|Add0~6_combout ),
	.cout(\LCLK|Add0~7 ));
// synopsys translate_off
defparam \LCLK|Add0~6 .lut_mask = 16'h5A5F;
defparam \LCLK|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \LCLK|cnt_en[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[3] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \LCLK|Add0~8 (
// Equation(s):
// \LCLK|Add0~8_combout  = (\LCLK|cnt_en [4] & (\LCLK|Add0~7  $ (GND))) # (!\LCLK|cnt_en [4] & (!\LCLK|Add0~7  & VCC))
// \LCLK|Add0~9  = CARRY((\LCLK|cnt_en [4] & !\LCLK|Add0~7 ))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~7 ),
	.combout(\LCLK|Add0~8_combout ),
	.cout(\LCLK|Add0~9 ));
// synopsys translate_off
defparam \LCLK|Add0~8 .lut_mask = 16'hC30C;
defparam \LCLK|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \LCLK|cnt_en[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[4] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \LCLK|Add0~10 (
// Equation(s):
// \LCLK|Add0~10_combout  = (\LCLK|cnt_en [5] & (!\LCLK|Add0~9 )) # (!\LCLK|cnt_en [5] & ((\LCLK|Add0~9 ) # (GND)))
// \LCLK|Add0~11  = CARRY((!\LCLK|Add0~9 ) # (!\LCLK|cnt_en [5]))

	.dataa(\LCLK|cnt_en [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~9 ),
	.combout(\LCLK|Add0~10_combout ),
	.cout(\LCLK|Add0~11 ));
// synopsys translate_off
defparam \LCLK|Add0~10 .lut_mask = 16'h5A5F;
defparam \LCLK|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \LCLK|cnt_en~5 (
// Equation(s):
// \LCLK|cnt_en~5_combout  = (\LCLK|Add0~10_combout  & !\LCLK|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCLK|Add0~10_combout ),
	.datad(\LCLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCLK|cnt_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|cnt_en~5 .lut_mask = 16'h00F0;
defparam \LCLK|cnt_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \LCLK|cnt_en[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|cnt_en~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[5] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \LCLK|Add0~12 (
// Equation(s):
// \LCLK|Add0~12_combout  = (\LCLK|cnt_en [6] & (\LCLK|Add0~11  $ (GND))) # (!\LCLK|cnt_en [6] & (!\LCLK|Add0~11  & VCC))
// \LCLK|Add0~13  = CARRY((\LCLK|cnt_en [6] & !\LCLK|Add0~11 ))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~11 ),
	.combout(\LCLK|Add0~12_combout ),
	.cout(\LCLK|Add0~13 ));
// synopsys translate_off
defparam \LCLK|Add0~12 .lut_mask = 16'hC30C;
defparam \LCLK|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \LCLK|cnt_en[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[6] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \LCLK|Add0~14 (
// Equation(s):
// \LCLK|Add0~14_combout  = (\LCLK|cnt_en [7] & (!\LCLK|Add0~13 )) # (!\LCLK|cnt_en [7] & ((\LCLK|Add0~13 ) # (GND)))
// \LCLK|Add0~15  = CARRY((!\LCLK|Add0~13 ) # (!\LCLK|cnt_en [7]))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~13 ),
	.combout(\LCLK|Add0~14_combout ),
	.cout(\LCLK|Add0~15 ));
// synopsys translate_off
defparam \LCLK|Add0~14 .lut_mask = 16'h3C3F;
defparam \LCLK|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \LCLK|cnt_en~4 (
// Equation(s):
// \LCLK|cnt_en~4_combout  = (\LCLK|Add0~14_combout  & !\LCLK|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCLK|Add0~14_combout ),
	.datad(\LCLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCLK|cnt_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|cnt_en~4 .lut_mask = 16'h00F0;
defparam \LCLK|cnt_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \LCLK|cnt_en[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|cnt_en~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[7] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \LCLK|Add0~16 (
// Equation(s):
// \LCLK|Add0~16_combout  = (\LCLK|cnt_en [8] & (\LCLK|Add0~15  $ (GND))) # (!\LCLK|cnt_en [8] & (!\LCLK|Add0~15  & VCC))
// \LCLK|Add0~17  = CARRY((\LCLK|cnt_en [8] & !\LCLK|Add0~15 ))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~15 ),
	.combout(\LCLK|Add0~16_combout ),
	.cout(\LCLK|Add0~17 ));
// synopsys translate_off
defparam \LCLK|Add0~16 .lut_mask = 16'hC30C;
defparam \LCLK|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \LCLK|cnt_en[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[8] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \LCLK|Equal0~3 (
// Equation(s):
// \LCLK|Equal0~3_combout  = (!\LCLK|cnt_en [5] & (!\LCLK|cnt_en [6] & (\LCLK|cnt_en [7] & !\LCLK|cnt_en [8])))

	.dataa(\LCLK|cnt_en [5]),
	.datab(\LCLK|cnt_en [6]),
	.datac(\LCLK|cnt_en [7]),
	.datad(\LCLK|cnt_en [8]),
	.cin(gnd),
	.combout(\LCLK|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Equal0~3 .lut_mask = 16'h0010;
defparam \LCLK|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \LCLK|Equal0~4 (
// Equation(s):
// \LCLK|Equal0~4_combout  = (\LCLK|cnt_en [2] & (\LCLK|cnt_en [4] & (\LCLK|cnt_en [3] & \LCLK|cnt_en [1])))

	.dataa(\LCLK|cnt_en [2]),
	.datab(\LCLK|cnt_en [4]),
	.datac(\LCLK|cnt_en [3]),
	.datad(\LCLK|cnt_en [1]),
	.cin(gnd),
	.combout(\LCLK|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Equal0~4 .lut_mask = 16'h8000;
defparam \LCLK|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \LCLK|Add0~18 (
// Equation(s):
// \LCLK|Add0~18_combout  = (\LCLK|cnt_en [9] & (!\LCLK|Add0~17 )) # (!\LCLK|cnt_en [9] & ((\LCLK|Add0~17 ) # (GND)))
// \LCLK|Add0~19  = CARRY((!\LCLK|Add0~17 ) # (!\LCLK|cnt_en [9]))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~17 ),
	.combout(\LCLK|Add0~18_combout ),
	.cout(\LCLK|Add0~19 ));
// synopsys translate_off
defparam \LCLK|Add0~18 .lut_mask = 16'h3C3F;
defparam \LCLK|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \LCLK|cnt_en~3 (
// Equation(s):
// \LCLK|cnt_en~3_combout  = (\LCLK|Add0~18_combout  & !\LCLK|Equal0~5_combout )

	.dataa(gnd),
	.datab(\LCLK|Add0~18_combout ),
	.datac(gnd),
	.datad(\LCLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCLK|cnt_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|cnt_en~3 .lut_mask = 16'h00CC;
defparam \LCLK|cnt_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \LCLK|cnt_en[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|cnt_en~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[9] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \LCLK|Add0~20 (
// Equation(s):
// \LCLK|Add0~20_combout  = (\LCLK|cnt_en [10] & (\LCLK|Add0~19  $ (GND))) # (!\LCLK|cnt_en [10] & (!\LCLK|Add0~19  & VCC))
// \LCLK|Add0~21  = CARRY((\LCLK|cnt_en [10] & !\LCLK|Add0~19 ))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~19 ),
	.combout(\LCLK|Add0~20_combout ),
	.cout(\LCLK|Add0~21 ));
// synopsys translate_off
defparam \LCLK|Add0~20 .lut_mask = 16'hC30C;
defparam \LCLK|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \LCLK|cnt_en~2 (
// Equation(s):
// \LCLK|cnt_en~2_combout  = (\LCLK|Add0~20_combout  & !\LCLK|Equal0~5_combout )

	.dataa(gnd),
	.datab(\LCLK|Add0~20_combout ),
	.datac(gnd),
	.datad(\LCLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCLK|cnt_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|cnt_en~2 .lut_mask = 16'h00CC;
defparam \LCLK|cnt_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \LCLK|cnt_en[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|cnt_en~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[10] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \LCLK|Add0~22 (
// Equation(s):
// \LCLK|Add0~22_combout  = (\LCLK|cnt_en [11] & (!\LCLK|Add0~21 )) # (!\LCLK|cnt_en [11] & ((\LCLK|Add0~21 ) # (GND)))
// \LCLK|Add0~23  = CARRY((!\LCLK|Add0~21 ) # (!\LCLK|cnt_en [11]))

	.dataa(\LCLK|cnt_en [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~21 ),
	.combout(\LCLK|Add0~22_combout ),
	.cout(\LCLK|Add0~23 ));
// synopsys translate_off
defparam \LCLK|Add0~22 .lut_mask = 16'h5A5F;
defparam \LCLK|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \LCLK|cnt_en[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[11] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \LCLK|Add0~24 (
// Equation(s):
// \LCLK|Add0~24_combout  = (\LCLK|cnt_en [12] & (\LCLK|Add0~23  $ (GND))) # (!\LCLK|cnt_en [12] & (!\LCLK|Add0~23  & VCC))
// \LCLK|Add0~25  = CARRY((\LCLK|cnt_en [12] & !\LCLK|Add0~23 ))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~23 ),
	.combout(\LCLK|Add0~24_combout ),
	.cout(\LCLK|Add0~25 ));
// synopsys translate_off
defparam \LCLK|Add0~24 .lut_mask = 16'hC30C;
defparam \LCLK|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \LCLK|cnt_en[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[12] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \LCLK|Add0~26 (
// Equation(s):
// \LCLK|Add0~26_combout  = (\LCLK|cnt_en [13] & (!\LCLK|Add0~25 )) # (!\LCLK|cnt_en [13] & ((\LCLK|Add0~25 ) # (GND)))
// \LCLK|Add0~27  = CARRY((!\LCLK|Add0~25 ) # (!\LCLK|cnt_en [13]))

	.dataa(\LCLK|cnt_en [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~25 ),
	.combout(\LCLK|Add0~26_combout ),
	.cout(\LCLK|Add0~27 ));
// synopsys translate_off
defparam \LCLK|Add0~26 .lut_mask = 16'h5A5F;
defparam \LCLK|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \LCLK|cnt_en[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[13] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \LCLK|Add0~28 (
// Equation(s):
// \LCLK|Add0~28_combout  = (\LCLK|cnt_en [14] & (\LCLK|Add0~27  $ (GND))) # (!\LCLK|cnt_en [14] & (!\LCLK|Add0~27  & VCC))
// \LCLK|Add0~29  = CARRY((\LCLK|cnt_en [14] & !\LCLK|Add0~27 ))

	.dataa(\LCLK|cnt_en [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~27 ),
	.combout(\LCLK|Add0~28_combout ),
	.cout(\LCLK|Add0~29 ));
// synopsys translate_off
defparam \LCLK|Add0~28 .lut_mask = 16'hA50A;
defparam \LCLK|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \LCLK|cnt_en[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[14] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \LCLK|Add0~30 (
// Equation(s):
// \LCLK|Add0~30_combout  = (\LCLK|cnt_en [15] & (!\LCLK|Add0~29 )) # (!\LCLK|cnt_en [15] & ((\LCLK|Add0~29 ) # (GND)))
// \LCLK|Add0~31  = CARRY((!\LCLK|Add0~29 ) # (!\LCLK|cnt_en [15]))

	.dataa(gnd),
	.datab(\LCLK|cnt_en [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCLK|Add0~29 ),
	.combout(\LCLK|Add0~30_combout ),
	.cout(\LCLK|Add0~31 ));
// synopsys translate_off
defparam \LCLK|Add0~30 .lut_mask = 16'h3C3F;
defparam \LCLK|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \LCLK|cnt_en~1 (
// Equation(s):
// \LCLK|cnt_en~1_combout  = (\LCLK|Add0~30_combout  & !\LCLK|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCLK|Add0~30_combout ),
	.datad(\LCLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCLK|cnt_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|cnt_en~1 .lut_mask = 16'h00F0;
defparam \LCLK|cnt_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \LCLK|cnt_en[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|cnt_en~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[15] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \LCLK|Add0~32 (
// Equation(s):
// \LCLK|Add0~32_combout  = \LCLK|cnt_en [16] $ (!\LCLK|Add0~31 )

	.dataa(\LCLK|cnt_en [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\LCLK|Add0~31 ),
	.combout(\LCLK|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Add0~32 .lut_mask = 16'hA5A5;
defparam \LCLK|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \LCLK|cnt_en~0 (
// Equation(s):
// \LCLK|cnt_en~0_combout  = (\LCLK|Add0~32_combout  & !\LCLK|Equal0~5_combout )

	.dataa(gnd),
	.datab(\LCLK|Add0~32_combout ),
	.datac(gnd),
	.datad(\LCLK|Equal0~5_combout ),
	.cin(gnd),
	.combout(\LCLK|cnt_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|cnt_en~0 .lut_mask = 16'h00CC;
defparam \LCLK|cnt_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \LCLK|cnt_en[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|cnt_en~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|cnt_en [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|cnt_en[16] .is_wysiwyg = "true";
defparam \LCLK|cnt_en[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \LCLK|Equal0~0 (
// Equation(s):
// \LCLK|Equal0~0_combout  = (!\LCLK|cnt_en [13] & (\LCLK|cnt_en [15] & (\LCLK|cnt_en [16] & !\LCLK|cnt_en [14])))

	.dataa(\LCLK|cnt_en [13]),
	.datab(\LCLK|cnt_en [15]),
	.datac(\LCLK|cnt_en [16]),
	.datad(\LCLK|cnt_en [14]),
	.cin(gnd),
	.combout(\LCLK|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Equal0~0 .lut_mask = 16'h0040;
defparam \LCLK|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \LCLK|Equal0~1 (
// Equation(s):
// \LCLK|Equal0~1_combout  = (\LCLK|cnt_en [10] & \LCLK|cnt_en [9])

	.dataa(gnd),
	.datab(\LCLK|cnt_en [10]),
	.datac(gnd),
	.datad(\LCLK|cnt_en [9]),
	.cin(gnd),
	.combout(\LCLK|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Equal0~1 .lut_mask = 16'hCC00;
defparam \LCLK|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \LCLK|Equal0~2 (
// Equation(s):
// \LCLK|Equal0~2_combout  = (!\LCLK|cnt_en [11] & (!\LCLK|cnt_en [12] & (\LCLK|Equal0~0_combout  & \LCLK|Equal0~1_combout )))

	.dataa(\LCLK|cnt_en [11]),
	.datab(\LCLK|cnt_en [12]),
	.datac(\LCLK|Equal0~0_combout ),
	.datad(\LCLK|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCLK|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Equal0~2 .lut_mask = 16'h1000;
defparam \LCLK|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \LCLK|Equal0~5 (
// Equation(s):
// \LCLK|Equal0~5_combout  = (\LCLK|Equal0~3_combout  & (\LCLK|cnt_en [0] & (\LCLK|Equal0~4_combout  & \LCLK|Equal0~2_combout )))

	.dataa(\LCLK|Equal0~3_combout ),
	.datab(\LCLK|cnt_en [0]),
	.datac(\LCLK|Equal0~4_combout ),
	.datad(\LCLK|Equal0~2_combout ),
	.cin(gnd),
	.combout(\LCLK|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LCLK|Equal0~5 .lut_mask = 16'h8000;
defparam \LCLK|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \LCLK|en_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LCLK|Equal0~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCLK|en_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LCLK|en_clk .is_wysiwyg = "true";
defparam \LCLK|en_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \DRV|always4~0 (
// Equation(s):
// \DRV|always4~0_combout  = (\LCLK|en_clk~q  & \DRV|state.PRINT_STRING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCLK|en_clk~q ),
	.datad(\DRV|state.PRINT_STRING~q ),
	.cin(gnd),
	.combout(\DRV|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|always4~0 .lut_mask = 16'hF000;
defparam \DRV|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \DRV|index_char[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|index_char[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRV|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|index_char [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|index_char[0] .is_wysiwyg = "true";
defparam \DRV|index_char[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \DRV|index_char[1]~7 (
// Equation(s):
// \DRV|index_char[1]~7_combout  = (\DRV|index_char [1] & (!\DRV|index_char[0]~6 )) # (!\DRV|index_char [1] & ((\DRV|index_char[0]~6 ) # (GND)))
// \DRV|index_char[1]~8  = CARRY((!\DRV|index_char[0]~6 ) # (!\DRV|index_char [1]))

	.dataa(gnd),
	.datab(\DRV|index_char [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|index_char[0]~6 ),
	.combout(\DRV|index_char[1]~7_combout ),
	.cout(\DRV|index_char[1]~8 ));
// synopsys translate_off
defparam \DRV|index_char[1]~7 .lut_mask = 16'h3C3F;
defparam \DRV|index_char[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \DRV|index_char[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|index_char[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRV|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|index_char [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|index_char[1] .is_wysiwyg = "true";
defparam \DRV|index_char[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \DRV|index_char[2]~9 (
// Equation(s):
// \DRV|index_char[2]~9_combout  = (\DRV|index_char [2] & (\DRV|index_char[1]~8  $ (GND))) # (!\DRV|index_char [2] & (!\DRV|index_char[1]~8  & VCC))
// \DRV|index_char[2]~10  = CARRY((\DRV|index_char [2] & !\DRV|index_char[1]~8 ))

	.dataa(gnd),
	.datab(\DRV|index_char [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|index_char[1]~8 ),
	.combout(\DRV|index_char[2]~9_combout ),
	.cout(\DRV|index_char[2]~10 ));
// synopsys translate_off
defparam \DRV|index_char[2]~9 .lut_mask = 16'hC30C;
defparam \DRV|index_char[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \DRV|index_char[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|index_char[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRV|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|index_char [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|index_char[2] .is_wysiwyg = "true";
defparam \DRV|index_char[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \DRV|index_char[3]~11 (
// Equation(s):
// \DRV|index_char[3]~11_combout  = (\DRV|index_char [3] & (!\DRV|index_char[2]~10 )) # (!\DRV|index_char [3] & ((\DRV|index_char[2]~10 ) # (GND)))
// \DRV|index_char[3]~12  = CARRY((!\DRV|index_char[2]~10 ) # (!\DRV|index_char [3]))

	.dataa(\DRV|index_char [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|index_char[2]~10 ),
	.combout(\DRV|index_char[3]~11_combout ),
	.cout(\DRV|index_char[3]~12 ));
// synopsys translate_off
defparam \DRV|index_char[3]~11 .lut_mask = 16'h5A5F;
defparam \DRV|index_char[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \DRV|index_char[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|index_char[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRV|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|index_char [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|index_char[3] .is_wysiwyg = "true";
defparam \DRV|index_char[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \DRV|Equal0~0 (
// Equation(s):
// \DRV|Equal0~0_combout  = (\DRV|index_char [2] & (\DRV|index_char [1] & (\DRV|index_char [3] & \DRV|index_char [0])))

	.dataa(\DRV|index_char [2]),
	.datab(\DRV|index_char [1]),
	.datac(\DRV|index_char [3]),
	.datad(\DRV|index_char [0]),
	.cin(gnd),
	.combout(\DRV|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Equal0~0 .lut_mask = 16'h8000;
defparam \DRV|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \DRV|index_char[4]~13 (
// Equation(s):
// \DRV|index_char[4]~13_combout  = \DRV|index_char [4] $ (!\DRV|index_char[3]~12 )

	.dataa(\DRV|index_char [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DRV|index_char[3]~12 ),
	.combout(\DRV|index_char[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|index_char[4]~13 .lut_mask = 16'hA5A5;
defparam \DRV|index_char[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \DRV|index_char[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|index_char[4]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DRV|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|index_char [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|index_char[4] .is_wysiwyg = "true";
defparam \DRV|index_char[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \DRV|next_state.RETURN_HOME~0 (
// Equation(s):
// \DRV|next_state.RETURN_HOME~0_combout  = (\DRV|state.PRINT_STRING~q  & (\DRV|Equal0~0_combout  & \DRV|index_char [4]))

	.dataa(\DRV|state.PRINT_STRING~q ),
	.datab(gnd),
	.datac(\DRV|Equal0~0_combout ),
	.datad(\DRV|index_char [4]),
	.cin(gnd),
	.combout(\DRV|next_state.RETURN_HOME~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|next_state.RETURN_HOME~0 .lut_mask = 16'hA000;
defparam \DRV|next_state.RETURN_HOME~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \DRV|state.RETURN_HOME (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|next_state.RETURN_HOME~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.RETURN_HOME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.RETURN_HOME .is_wysiwyg = "true";
defparam \DRV|state.RETURN_HOME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \DRV|cnt_init[0]~22 (
// Equation(s):
// \DRV|cnt_init[0]~22_combout  = \DRV|cnt_init [0] $ (VCC)
// \DRV|cnt_init[0]~23  = CARRY(\DRV|cnt_init [0])

	.dataa(\DRV|cnt_init [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRV|cnt_init[0]~22_combout ),
	.cout(\DRV|cnt_init[0]~23 ));
// synopsys translate_off
defparam \DRV|cnt_init[0]~22 .lut_mask = 16'h55AA;
defparam \DRV|cnt_init[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \DRV|cnt_init[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[0]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[0] .is_wysiwyg = "true";
defparam \DRV|cnt_init[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \DRV|cnt_init[1]~24 (
// Equation(s):
// \DRV|cnt_init[1]~24_combout  = (\DRV|cnt_init [1] & (!\DRV|cnt_init[0]~23 )) # (!\DRV|cnt_init [1] & ((\DRV|cnt_init[0]~23 ) # (GND)))
// \DRV|cnt_init[1]~25  = CARRY((!\DRV|cnt_init[0]~23 ) # (!\DRV|cnt_init [1]))

	.dataa(\DRV|cnt_init [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[0]~23 ),
	.combout(\DRV|cnt_init[1]~24_combout ),
	.cout(\DRV|cnt_init[1]~25 ));
// synopsys translate_off
defparam \DRV|cnt_init[1]~24 .lut_mask = 16'h5A5F;
defparam \DRV|cnt_init[1]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \DRV|cnt_init[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[1]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[1] .is_wysiwyg = "true";
defparam \DRV|cnt_init[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \DRV|cnt_init[2]~26 (
// Equation(s):
// \DRV|cnt_init[2]~26_combout  = (\DRV|cnt_init [2] & (\DRV|cnt_init[1]~25  $ (GND))) # (!\DRV|cnt_init [2] & (!\DRV|cnt_init[1]~25  & VCC))
// \DRV|cnt_init[2]~27  = CARRY((\DRV|cnt_init [2] & !\DRV|cnt_init[1]~25 ))

	.dataa(gnd),
	.datab(\DRV|cnt_init [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[1]~25 ),
	.combout(\DRV|cnt_init[2]~26_combout ),
	.cout(\DRV|cnt_init[2]~27 ));
// synopsys translate_off
defparam \DRV|cnt_init[2]~26 .lut_mask = 16'hC30C;
defparam \DRV|cnt_init[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \DRV|cnt_init[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[2]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[2] .is_wysiwyg = "true";
defparam \DRV|cnt_init[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \DRV|cnt_init[3]~28 (
// Equation(s):
// \DRV|cnt_init[3]~28_combout  = (\DRV|cnt_init [3] & (!\DRV|cnt_init[2]~27 )) # (!\DRV|cnt_init [3] & ((\DRV|cnt_init[2]~27 ) # (GND)))
// \DRV|cnt_init[3]~29  = CARRY((!\DRV|cnt_init[2]~27 ) # (!\DRV|cnt_init [3]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[2]~27 ),
	.combout(\DRV|cnt_init[3]~28_combout ),
	.cout(\DRV|cnt_init[3]~29 ));
// synopsys translate_off
defparam \DRV|cnt_init[3]~28 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \DRV|cnt_init[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[3]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[3] .is_wysiwyg = "true";
defparam \DRV|cnt_init[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \DRV|cnt_init[4]~30 (
// Equation(s):
// \DRV|cnt_init[4]~30_combout  = (\DRV|cnt_init [4] & (\DRV|cnt_init[3]~29  $ (GND))) # (!\DRV|cnt_init [4] & (!\DRV|cnt_init[3]~29  & VCC))
// \DRV|cnt_init[4]~31  = CARRY((\DRV|cnt_init [4] & !\DRV|cnt_init[3]~29 ))

	.dataa(gnd),
	.datab(\DRV|cnt_init [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[3]~29 ),
	.combout(\DRV|cnt_init[4]~30_combout ),
	.cout(\DRV|cnt_init[4]~31 ));
// synopsys translate_off
defparam \DRV|cnt_init[4]~30 .lut_mask = 16'hC30C;
defparam \DRV|cnt_init[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \DRV|cnt_init[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[4]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[4] .is_wysiwyg = "true";
defparam \DRV|cnt_init[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \DRV|cnt_init[5]~32 (
// Equation(s):
// \DRV|cnt_init[5]~32_combout  = (\DRV|cnt_init [5] & (!\DRV|cnt_init[4]~31 )) # (!\DRV|cnt_init [5] & ((\DRV|cnt_init[4]~31 ) # (GND)))
// \DRV|cnt_init[5]~33  = CARRY((!\DRV|cnt_init[4]~31 ) # (!\DRV|cnt_init [5]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[4]~31 ),
	.combout(\DRV|cnt_init[5]~32_combout ),
	.cout(\DRV|cnt_init[5]~33 ));
// synopsys translate_off
defparam \DRV|cnt_init[5]~32 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \DRV|cnt_init[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[5]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[5] .is_wysiwyg = "true";
defparam \DRV|cnt_init[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \DRV|cnt_init[6]~34 (
// Equation(s):
// \DRV|cnt_init[6]~34_combout  = (\DRV|cnt_init [6] & (\DRV|cnt_init[5]~33  $ (GND))) # (!\DRV|cnt_init [6] & (!\DRV|cnt_init[5]~33  & VCC))
// \DRV|cnt_init[6]~35  = CARRY((\DRV|cnt_init [6] & !\DRV|cnt_init[5]~33 ))

	.dataa(gnd),
	.datab(\DRV|cnt_init [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[5]~33 ),
	.combout(\DRV|cnt_init[6]~34_combout ),
	.cout(\DRV|cnt_init[6]~35 ));
// synopsys translate_off
defparam \DRV|cnt_init[6]~34 .lut_mask = 16'hC30C;
defparam \DRV|cnt_init[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \DRV|cnt_init[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[6]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[6] .is_wysiwyg = "true";
defparam \DRV|cnt_init[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \DRV|cnt_init[7]~36 (
// Equation(s):
// \DRV|cnt_init[7]~36_combout  = (\DRV|cnt_init [7] & (!\DRV|cnt_init[6]~35 )) # (!\DRV|cnt_init [7] & ((\DRV|cnt_init[6]~35 ) # (GND)))
// \DRV|cnt_init[7]~37  = CARRY((!\DRV|cnt_init[6]~35 ) # (!\DRV|cnt_init [7]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[6]~35 ),
	.combout(\DRV|cnt_init[7]~36_combout ),
	.cout(\DRV|cnt_init[7]~37 ));
// synopsys translate_off
defparam \DRV|cnt_init[7]~36 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \DRV|cnt_init[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[7]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[7] .is_wysiwyg = "true";
defparam \DRV|cnt_init[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \DRV|cnt_init[8]~38 (
// Equation(s):
// \DRV|cnt_init[8]~38_combout  = (\DRV|cnt_init [8] & (\DRV|cnt_init[7]~37  $ (GND))) # (!\DRV|cnt_init [8] & (!\DRV|cnt_init[7]~37  & VCC))
// \DRV|cnt_init[8]~39  = CARRY((\DRV|cnt_init [8] & !\DRV|cnt_init[7]~37 ))

	.dataa(\DRV|cnt_init [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[7]~37 ),
	.combout(\DRV|cnt_init[8]~38_combout ),
	.cout(\DRV|cnt_init[8]~39 ));
// synopsys translate_off
defparam \DRV|cnt_init[8]~38 .lut_mask = 16'hA50A;
defparam \DRV|cnt_init[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \DRV|cnt_init[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[8]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[8] .is_wysiwyg = "true";
defparam \DRV|cnt_init[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \DRV|cnt_init[9]~40 (
// Equation(s):
// \DRV|cnt_init[9]~40_combout  = (\DRV|cnt_init [9] & (!\DRV|cnt_init[8]~39 )) # (!\DRV|cnt_init [9] & ((\DRV|cnt_init[8]~39 ) # (GND)))
// \DRV|cnt_init[9]~41  = CARRY((!\DRV|cnt_init[8]~39 ) # (!\DRV|cnt_init [9]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[8]~39 ),
	.combout(\DRV|cnt_init[9]~40_combout ),
	.cout(\DRV|cnt_init[9]~41 ));
// synopsys translate_off
defparam \DRV|cnt_init[9]~40 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \DRV|cnt_init[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[9]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[9] .is_wysiwyg = "true";
defparam \DRV|cnt_init[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \DRV|cnt_init[10]~42 (
// Equation(s):
// \DRV|cnt_init[10]~42_combout  = (\DRV|cnt_init [10] & (\DRV|cnt_init[9]~41  $ (GND))) # (!\DRV|cnt_init [10] & (!\DRV|cnt_init[9]~41  & VCC))
// \DRV|cnt_init[10]~43  = CARRY((\DRV|cnt_init [10] & !\DRV|cnt_init[9]~41 ))

	.dataa(\DRV|cnt_init [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[9]~41 ),
	.combout(\DRV|cnt_init[10]~42_combout ),
	.cout(\DRV|cnt_init[10]~43 ));
// synopsys translate_off
defparam \DRV|cnt_init[10]~42 .lut_mask = 16'hA50A;
defparam \DRV|cnt_init[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \DRV|cnt_init[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[10]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[10] .is_wysiwyg = "true";
defparam \DRV|cnt_init[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \DRV|cnt_init[11]~44 (
// Equation(s):
// \DRV|cnt_init[11]~44_combout  = (\DRV|cnt_init [11] & (!\DRV|cnt_init[10]~43 )) # (!\DRV|cnt_init [11] & ((\DRV|cnt_init[10]~43 ) # (GND)))
// \DRV|cnt_init[11]~45  = CARRY((!\DRV|cnt_init[10]~43 ) # (!\DRV|cnt_init [11]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[10]~43 ),
	.combout(\DRV|cnt_init[11]~44_combout ),
	.cout(\DRV|cnt_init[11]~45 ));
// synopsys translate_off
defparam \DRV|cnt_init[11]~44 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \DRV|cnt_init[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[11]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[11] .is_wysiwyg = "true";
defparam \DRV|cnt_init[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \DRV|cnt_init[12]~46 (
// Equation(s):
// \DRV|cnt_init[12]~46_combout  = (\DRV|cnt_init [12] & (\DRV|cnt_init[11]~45  $ (GND))) # (!\DRV|cnt_init [12] & (!\DRV|cnt_init[11]~45  & VCC))
// \DRV|cnt_init[12]~47  = CARRY((\DRV|cnt_init [12] & !\DRV|cnt_init[11]~45 ))

	.dataa(\DRV|cnt_init [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[11]~45 ),
	.combout(\DRV|cnt_init[12]~46_combout ),
	.cout(\DRV|cnt_init[12]~47 ));
// synopsys translate_off
defparam \DRV|cnt_init[12]~46 .lut_mask = 16'hA50A;
defparam \DRV|cnt_init[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \DRV|cnt_init[12]~feeder (
// Equation(s):
// \DRV|cnt_init[12]~feeder_combout  = \DRV|cnt_init[12]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|cnt_init[12]~46_combout ),
	.cin(gnd),
	.combout(\DRV|cnt_init[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|cnt_init[12]~feeder .lut_mask = 16'hFF00;
defparam \DRV|cnt_init[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \DRV|cnt_init[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[12] .is_wysiwyg = "true";
defparam \DRV|cnt_init[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \DRV|cnt_init[13]~48 (
// Equation(s):
// \DRV|cnt_init[13]~48_combout  = (\DRV|cnt_init [13] & (!\DRV|cnt_init[12]~47 )) # (!\DRV|cnt_init [13] & ((\DRV|cnt_init[12]~47 ) # (GND)))
// \DRV|cnt_init[13]~49  = CARRY((!\DRV|cnt_init[12]~47 ) # (!\DRV|cnt_init [13]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[12]~47 ),
	.combout(\DRV|cnt_init[13]~48_combout ),
	.cout(\DRV|cnt_init[13]~49 ));
// synopsys translate_off
defparam \DRV|cnt_init[13]~48 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \DRV|cnt_init[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[13]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[13] .is_wysiwyg = "true";
defparam \DRV|cnt_init[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \DRV|cnt_init[14]~50 (
// Equation(s):
// \DRV|cnt_init[14]~50_combout  = (\DRV|cnt_init [14] & (\DRV|cnt_init[13]~49  $ (GND))) # (!\DRV|cnt_init [14] & (!\DRV|cnt_init[13]~49  & VCC))
// \DRV|cnt_init[14]~51  = CARRY((\DRV|cnt_init [14] & !\DRV|cnt_init[13]~49 ))

	.dataa(\DRV|cnt_init [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[13]~49 ),
	.combout(\DRV|cnt_init[14]~50_combout ),
	.cout(\DRV|cnt_init[14]~51 ));
// synopsys translate_off
defparam \DRV|cnt_init[14]~50 .lut_mask = 16'hA50A;
defparam \DRV|cnt_init[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \DRV|cnt_init[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[14]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[14] .is_wysiwyg = "true";
defparam \DRV|cnt_init[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \DRV|cnt_init[15]~52 (
// Equation(s):
// \DRV|cnt_init[15]~52_combout  = (\DRV|cnt_init [15] & (!\DRV|cnt_init[14]~51 )) # (!\DRV|cnt_init [15] & ((\DRV|cnt_init[14]~51 ) # (GND)))
// \DRV|cnt_init[15]~53  = CARRY((!\DRV|cnt_init[14]~51 ) # (!\DRV|cnt_init [15]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[14]~51 ),
	.combout(\DRV|cnt_init[15]~52_combout ),
	.cout(\DRV|cnt_init[15]~53 ));
// synopsys translate_off
defparam \DRV|cnt_init[15]~52 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \DRV|cnt_init[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[15]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[15] .is_wysiwyg = "true";
defparam \DRV|cnt_init[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \DRV|cnt_init[16]~54 (
// Equation(s):
// \DRV|cnt_init[16]~54_combout  = (\DRV|cnt_init [16] & (\DRV|cnt_init[15]~53  $ (GND))) # (!\DRV|cnt_init [16] & (!\DRV|cnt_init[15]~53  & VCC))
// \DRV|cnt_init[16]~55  = CARRY((\DRV|cnt_init [16] & !\DRV|cnt_init[15]~53 ))

	.dataa(\DRV|cnt_init [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[15]~53 ),
	.combout(\DRV|cnt_init[16]~54_combout ),
	.cout(\DRV|cnt_init[16]~55 ));
// synopsys translate_off
defparam \DRV|cnt_init[16]~54 .lut_mask = 16'hA50A;
defparam \DRV|cnt_init[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \DRV|cnt_init[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[16]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[16] .is_wysiwyg = "true";
defparam \DRV|cnt_init[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \DRV|cnt_init[17]~56 (
// Equation(s):
// \DRV|cnt_init[17]~56_combout  = (\DRV|cnt_init [17] & (!\DRV|cnt_init[16]~55 )) # (!\DRV|cnt_init [17] & ((\DRV|cnt_init[16]~55 ) # (GND)))
// \DRV|cnt_init[17]~57  = CARRY((!\DRV|cnt_init[16]~55 ) # (!\DRV|cnt_init [17]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[16]~55 ),
	.combout(\DRV|cnt_init[17]~56_combout ),
	.cout(\DRV|cnt_init[17]~57 ));
// synopsys translate_off
defparam \DRV|cnt_init[17]~56 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \DRV|cnt_init[17]~feeder (
// Equation(s):
// \DRV|cnt_init[17]~feeder_combout  = \DRV|cnt_init[17]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|cnt_init[17]~56_combout ),
	.cin(gnd),
	.combout(\DRV|cnt_init[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|cnt_init[17]~feeder .lut_mask = 16'hFF00;
defparam \DRV|cnt_init[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \DRV|cnt_init[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[17] .is_wysiwyg = "true";
defparam \DRV|cnt_init[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \DRV|cnt_init[18]~58 (
// Equation(s):
// \DRV|cnt_init[18]~58_combout  = (\DRV|cnt_init [18] & (\DRV|cnt_init[17]~57  $ (GND))) # (!\DRV|cnt_init [18] & (!\DRV|cnt_init[17]~57  & VCC))
// \DRV|cnt_init[18]~59  = CARRY((\DRV|cnt_init [18] & !\DRV|cnt_init[17]~57 ))

	.dataa(gnd),
	.datab(\DRV|cnt_init [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[17]~57 ),
	.combout(\DRV|cnt_init[18]~58_combout ),
	.cout(\DRV|cnt_init[18]~59 ));
// synopsys translate_off
defparam \DRV|cnt_init[18]~58 .lut_mask = 16'hC30C;
defparam \DRV|cnt_init[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \DRV|cnt_init[18]~feeder (
// Equation(s):
// \DRV|cnt_init[18]~feeder_combout  = \DRV|cnt_init[18]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|cnt_init[18]~58_combout ),
	.cin(gnd),
	.combout(\DRV|cnt_init[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|cnt_init[18]~feeder .lut_mask = 16'hFF00;
defparam \DRV|cnt_init[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \DRV|cnt_init[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[18] .is_wysiwyg = "true";
defparam \DRV|cnt_init[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \DRV|cnt_init[19]~60 (
// Equation(s):
// \DRV|cnt_init[19]~60_combout  = (\DRV|cnt_init [19] & (!\DRV|cnt_init[18]~59 )) # (!\DRV|cnt_init [19] & ((\DRV|cnt_init[18]~59 ) # (GND)))
// \DRV|cnt_init[19]~61  = CARRY((!\DRV|cnt_init[18]~59 ) # (!\DRV|cnt_init [19]))

	.dataa(gnd),
	.datab(\DRV|cnt_init [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[18]~59 ),
	.combout(\DRV|cnt_init[19]~60_combout ),
	.cout(\DRV|cnt_init[19]~61 ));
// synopsys translate_off
defparam \DRV|cnt_init[19]~60 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_init[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \DRV|cnt_init[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[19]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[19] .is_wysiwyg = "true";
defparam \DRV|cnt_init[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \DRV|cnt_init[20]~62 (
// Equation(s):
// \DRV|cnt_init[20]~62_combout  = (\DRV|cnt_init [20] & (\DRV|cnt_init[19]~61  $ (GND))) # (!\DRV|cnt_init [20] & (!\DRV|cnt_init[19]~61  & VCC))
// \DRV|cnt_init[20]~63  = CARRY((\DRV|cnt_init [20] & !\DRV|cnt_init[19]~61 ))

	.dataa(gnd),
	.datab(\DRV|cnt_init [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_init[19]~61 ),
	.combout(\DRV|cnt_init[20]~62_combout ),
	.cout(\DRV|cnt_init[20]~63 ));
// synopsys translate_off
defparam \DRV|cnt_init[20]~62 .lut_mask = 16'hC30C;
defparam \DRV|cnt_init[20]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \DRV|cnt_init[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[20]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[20] .is_wysiwyg = "true";
defparam \DRV|cnt_init[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \DRV|cnt_init[21]~64 (
// Equation(s):
// \DRV|cnt_init[21]~64_combout  = \DRV|cnt_init[20]~63  $ (\DRV|cnt_init [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|cnt_init [21]),
	.cin(\DRV|cnt_init[20]~63 ),
	.combout(\DRV|cnt_init[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|cnt_init[21]~64 .lut_mask = 16'h0FF0;
defparam \DRV|cnt_init[21]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \DRV|cnt_init[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_init[21]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DRV|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_init [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_init[21] .is_wysiwyg = "true";
defparam \DRV|cnt_init[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \DRV|LessThan0~5 (
// Equation(s):
// \DRV|LessThan0~5_combout  = (\DRV|cnt_init [12]) # ((\DRV|cnt_init [11]) # ((\DRV|cnt_init [10] & \DRV|cnt_init [9])))

	.dataa(\DRV|cnt_init [10]),
	.datab(\DRV|cnt_init [9]),
	.datac(\DRV|cnt_init [12]),
	.datad(\DRV|cnt_init [11]),
	.cin(gnd),
	.combout(\DRV|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~5 .lut_mask = 16'hFFF8;
defparam \DRV|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \DRV|LessThan0~6 (
// Equation(s):
// \DRV|LessThan0~6_combout  = (\DRV|cnt_init [15]) # ((\DRV|cnt_init [14]) # ((\DRV|cnt_init [13] & \DRV|LessThan0~5_combout )))

	.dataa(\DRV|cnt_init [13]),
	.datab(\DRV|cnt_init [15]),
	.datac(\DRV|cnt_init [14]),
	.datad(\DRV|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\DRV|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~6 .lut_mask = 16'hFEFC;
defparam \DRV|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \DRV|LessThan0~7 (
// Equation(s):
// \DRV|LessThan0~7_combout  = (\DRV|cnt_init [18] & (\DRV|cnt_init [17] & ((\DRV|cnt_init [16]) # (\DRV|LessThan0~6_combout ))))

	.dataa(\DRV|cnt_init [16]),
	.datab(\DRV|cnt_init [18]),
	.datac(\DRV|LessThan0~6_combout ),
	.datad(\DRV|cnt_init [17]),
	.cin(gnd),
	.combout(\DRV|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~7 .lut_mask = 16'hC800;
defparam \DRV|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \DRV|LessThan0~4 (
// Equation(s):
// \DRV|LessThan0~4_combout  = (\DRV|cnt_init [20]) # (\DRV|cnt_init [19])

	.dataa(gnd),
	.datab(\DRV|cnt_init [20]),
	.datac(gnd),
	.datad(\DRV|cnt_init [19]),
	.cin(gnd),
	.combout(\DRV|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~4 .lut_mask = 16'hFFCC;
defparam \DRV|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \DRV|LessThan0~2 (
// Equation(s):
// \DRV|LessThan0~2_combout  = (\DRV|cnt_init [18] & (\DRV|cnt_init [7] & (\DRV|cnt_init [17] & \DRV|cnt_init [13])))

	.dataa(\DRV|cnt_init [18]),
	.datab(\DRV|cnt_init [7]),
	.datac(\DRV|cnt_init [17]),
	.datad(\DRV|cnt_init [13]),
	.cin(gnd),
	.combout(\DRV|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~2 .lut_mask = 16'h8000;
defparam \DRV|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \DRV|LessThan0~0 (
// Equation(s):
// \DRV|LessThan0~0_combout  = (\DRV|cnt_init [1] & (\DRV|cnt_init [0] & (\DRV|cnt_init [3] & \DRV|cnt_init [2])))

	.dataa(\DRV|cnt_init [1]),
	.datab(\DRV|cnt_init [0]),
	.datac(\DRV|cnt_init [3]),
	.datad(\DRV|cnt_init [2]),
	.cin(gnd),
	.combout(\DRV|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~0 .lut_mask = 16'h8000;
defparam \DRV|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \DRV|LessThan0~1 (
// Equation(s):
// \DRV|LessThan0~1_combout  = (\DRV|cnt_init [5]) # ((\DRV|cnt_init [6]) # ((\DRV|cnt_init [4] & \DRV|LessThan0~0_combout )))

	.dataa(\DRV|cnt_init [5]),
	.datab(\DRV|cnt_init [4]),
	.datac(\DRV|cnt_init [6]),
	.datad(\DRV|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\DRV|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~1 .lut_mask = 16'hFEFA;
defparam \DRV|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \DRV|LessThan0~3 (
// Equation(s):
// \DRV|LessThan0~3_combout  = (\DRV|cnt_init [8] & (\DRV|cnt_init [10] & (\DRV|LessThan0~2_combout  & \DRV|LessThan0~1_combout )))

	.dataa(\DRV|cnt_init [8]),
	.datab(\DRV|cnt_init [10]),
	.datac(\DRV|LessThan0~2_combout ),
	.datad(\DRV|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\DRV|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~3 .lut_mask = 16'h8000;
defparam \DRV|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \DRV|LessThan0~8 (
// Equation(s):
// \DRV|LessThan0~8_combout  = (\DRV|cnt_init [21] & ((\DRV|LessThan0~7_combout ) # ((\DRV|LessThan0~4_combout ) # (\DRV|LessThan0~3_combout ))))

	.dataa(\DRV|cnt_init [21]),
	.datab(\DRV|LessThan0~7_combout ),
	.datac(\DRV|LessThan0~4_combout ),
	.datad(\DRV|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\DRV|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|LessThan0~8 .lut_mask = 16'hAAA8;
defparam \DRV|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \DRV|state.IDLE~0 (
// Equation(s):
// \DRV|state.IDLE~0_combout  = (\DRV|state.IDLE~q ) # ((\LCLK|en_clk~q  & \DRV|LessThan0~8_combout ))

	.dataa(\LCLK|en_clk~q ),
	.datab(gnd),
	.datac(\DRV|state.IDLE~q ),
	.datad(\DRV|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\DRV|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|state.IDLE~0 .lut_mask = 16'hFAF0;
defparam \DRV|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \DRV|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.IDLE .is_wysiwyg = "true";
defparam \DRV|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \DRV|state~25 (
// Equation(s):
// \DRV|state~25_combout  = (!\DRV|state.IDLE~q  & \DRV|LessThan0~8_combout )

	.dataa(\DRV|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\DRV|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|state~25 .lut_mask = 16'h5500;
defparam \DRV|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \DRV|state.FUNC_SET (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|state~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.FUNC_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.FUNC_SET .is_wysiwyg = "true";
defparam \DRV|state.FUNC_SET .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \DRV|state.DISP_OFF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DRV|state.FUNC_SET~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.DISP_OFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.DISP_OFF .is_wysiwyg = "true";
defparam \DRV|state.DISP_OFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \DRV|state.DISP_CLEAR~feeder (
// Equation(s):
// \DRV|state.DISP_CLEAR~feeder_combout  = \DRV|state.DISP_OFF~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|state.DISP_OFF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRV|state.DISP_CLEAR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|state.DISP_CLEAR~feeder .lut_mask = 16'hF0F0;
defparam \DRV|state.DISP_CLEAR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \DRV|state.DISP_CLEAR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|state.DISP_CLEAR~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.DISP_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.DISP_CLEAR .is_wysiwyg = "true";
defparam \DRV|state.DISP_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \DRV|state.DISP_ON~feeder (
// Equation(s):
// \DRV|state.DISP_ON~feeder_combout  = \DRV|state.DISP_CLEAR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|state.DISP_CLEAR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRV|state.DISP_ON~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|state.DISP_ON~feeder .lut_mask = 16'hF0F0;
defparam \DRV|state.DISP_ON~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \DRV|state.DISP_ON (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|state.DISP_ON~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.DISP_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.DISP_ON .is_wysiwyg = "true";
defparam \DRV|state.DISP_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \DRV|state.MODE_SET~feeder (
// Equation(s):
// \DRV|state.MODE_SET~feeder_combout  = \DRV|state.DISP_ON~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|state.DISP_ON~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRV|state.MODE_SET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|state.MODE_SET~feeder .lut_mask = 16'hF0F0;
defparam \DRV|state.MODE_SET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \DRV|state.MODE_SET (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|state.MODE_SET~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.MODE_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.MODE_SET .is_wysiwyg = "true";
defparam \DRV|state.MODE_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \DRV|next_state.LINE2~0 (
// Equation(s):
// \DRV|next_state.LINE2~0_combout  = (\DRV|state.PRINT_STRING~q  & (\DRV|Equal0~0_combout  & !\DRV|index_char [4]))

	.dataa(\DRV|state.PRINT_STRING~q ),
	.datab(gnd),
	.datac(\DRV|Equal0~0_combout ),
	.datad(\DRV|index_char [4]),
	.cin(gnd),
	.combout(\DRV|next_state.LINE2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|next_state.LINE2~0 .lut_mask = 16'h00A0;
defparam \DRV|next_state.LINE2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \DRV|state.LINE2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|next_state.LINE2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.LINE2 .is_wysiwyg = "true";
defparam \DRV|state.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \DRV|Selector0~0 (
// Equation(s):
// \DRV|Selector0~0_combout  = (\DRV|state.PRINT_STRING~q  & !\DRV|Equal0~0_combout )

	.dataa(\DRV|state.PRINT_STRING~q ),
	.datab(gnd),
	.datac(\DRV|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRV|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector0~0 .lut_mask = 16'h0A0A;
defparam \DRV|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \DRV|Selector0~1 (
// Equation(s):
// \DRV|Selector0~1_combout  = (\DRV|state.RETURN_HOME~q ) # ((\DRV|state.MODE_SET~q ) # ((\DRV|state.LINE2~q ) # (\DRV|Selector0~0_combout )))

	.dataa(\DRV|state.RETURN_HOME~q ),
	.datab(\DRV|state.MODE_SET~q ),
	.datac(\DRV|state.LINE2~q ),
	.datad(\DRV|Selector0~0_combout ),
	.cin(gnd),
	.combout(\DRV|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector0~1 .lut_mask = 16'hFFFE;
defparam \DRV|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \DRV|state.PRINT_STRING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCLK|en_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|state.PRINT_STRING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|state.PRINT_STRING .is_wysiwyg = "true";
defparam \DRV|state.PRINT_STRING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \DRV|lcd_rs~feeder (
// Equation(s):
// \DRV|lcd_rs~feeder_combout  = \DRV|state.PRINT_STRING~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|state.PRINT_STRING~q ),
	.cin(gnd),
	.combout(\DRV|lcd_rs~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|lcd_rs~feeder .lut_mask = 16'hFF00;
defparam \DRV|lcd_rs~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \DRV|lcd_rs (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|lcd_rs~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|lcd_rs .is_wysiwyg = "true";
defparam \DRV|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \DRV|dly_en_clk~feeder (
// Equation(s):
// \DRV|dly_en_clk~feeder_combout  = \LCLK|en_clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCLK|en_clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRV|dly_en_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|dly_en_clk~feeder .lut_mask = 16'hF0F0;
defparam \DRV|dly_en_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \DRV|dly_en_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|dly_en_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|dly_en_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|dly_en_clk .is_wysiwyg = "true";
defparam \DRV|dly_en_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \DRV|cnt_en_clk[0]~10 (
// Equation(s):
// \DRV|cnt_en_clk[0]~10_combout  = \DRV|cnt_en_clk [0] $ (VCC)
// \DRV|cnt_en_clk[0]~11  = CARRY(\DRV|cnt_en_clk [0])

	.dataa(gnd),
	.datab(\DRV|cnt_en_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRV|cnt_en_clk[0]~10_combout ),
	.cout(\DRV|cnt_en_clk[0]~11 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[0]~10 .lut_mask = 16'h33CC;
defparam \DRV|cnt_en_clk[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \DRV|cnt_en_clk[3]~12 (
// Equation(s):
// \DRV|cnt_en_clk[3]~12_combout  = (\LCLK|en_clk~q ) # (!\DRV|WideAnd0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LCLK|en_clk~q ),
	.datad(\DRV|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\DRV|cnt_en_clk[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|cnt_en_clk[3]~12 .lut_mask = 16'hF0FF;
defparam \DRV|cnt_en_clk[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \DRV|cnt_en_clk[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[0]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[0] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \DRV|cnt_en_clk[1]~13 (
// Equation(s):
// \DRV|cnt_en_clk[1]~13_combout  = (\DRV|cnt_en_clk [1] & (!\DRV|cnt_en_clk[0]~11 )) # (!\DRV|cnt_en_clk [1] & ((\DRV|cnt_en_clk[0]~11 ) # (GND)))
// \DRV|cnt_en_clk[1]~14  = CARRY((!\DRV|cnt_en_clk[0]~11 ) # (!\DRV|cnt_en_clk [1]))

	.dataa(\DRV|cnt_en_clk [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[0]~11 ),
	.combout(\DRV|cnt_en_clk[1]~13_combout ),
	.cout(\DRV|cnt_en_clk[1]~14 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[1]~13 .lut_mask = 16'h5A5F;
defparam \DRV|cnt_en_clk[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \DRV|cnt_en_clk[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[1] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \DRV|cnt_en_clk[2]~15 (
// Equation(s):
// \DRV|cnt_en_clk[2]~15_combout  = (\DRV|cnt_en_clk [2] & (\DRV|cnt_en_clk[1]~14  $ (GND))) # (!\DRV|cnt_en_clk [2] & (!\DRV|cnt_en_clk[1]~14  & VCC))
// \DRV|cnt_en_clk[2]~16  = CARRY((\DRV|cnt_en_clk [2] & !\DRV|cnt_en_clk[1]~14 ))

	.dataa(gnd),
	.datab(\DRV|cnt_en_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[1]~14 ),
	.combout(\DRV|cnt_en_clk[2]~15_combout ),
	.cout(\DRV|cnt_en_clk[2]~16 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[2]~15 .lut_mask = 16'hC30C;
defparam \DRV|cnt_en_clk[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \DRV|cnt_en_clk[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[2] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \DRV|cnt_en_clk[3]~17 (
// Equation(s):
// \DRV|cnt_en_clk[3]~17_combout  = (\DRV|cnt_en_clk [3] & (!\DRV|cnt_en_clk[2]~16 )) # (!\DRV|cnt_en_clk [3] & ((\DRV|cnt_en_clk[2]~16 ) # (GND)))
// \DRV|cnt_en_clk[3]~18  = CARRY((!\DRV|cnt_en_clk[2]~16 ) # (!\DRV|cnt_en_clk [3]))

	.dataa(\DRV|cnt_en_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[2]~16 ),
	.combout(\DRV|cnt_en_clk[3]~17_combout ),
	.cout(\DRV|cnt_en_clk[3]~18 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[3]~17 .lut_mask = 16'h5A5F;
defparam \DRV|cnt_en_clk[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \DRV|cnt_en_clk[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[3]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[3] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \DRV|cnt_en_clk[4]~19 (
// Equation(s):
// \DRV|cnt_en_clk[4]~19_combout  = (\DRV|cnt_en_clk [4] & (\DRV|cnt_en_clk[3]~18  $ (GND))) # (!\DRV|cnt_en_clk [4] & (!\DRV|cnt_en_clk[3]~18  & VCC))
// \DRV|cnt_en_clk[4]~20  = CARRY((\DRV|cnt_en_clk [4] & !\DRV|cnt_en_clk[3]~18 ))

	.dataa(\DRV|cnt_en_clk [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[3]~18 ),
	.combout(\DRV|cnt_en_clk[4]~19_combout ),
	.cout(\DRV|cnt_en_clk[4]~20 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[4]~19 .lut_mask = 16'hA50A;
defparam \DRV|cnt_en_clk[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \DRV|cnt_en_clk[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[4] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \DRV|cnt_en_clk[5]~21 (
// Equation(s):
// \DRV|cnt_en_clk[5]~21_combout  = (\DRV|cnt_en_clk [5] & (!\DRV|cnt_en_clk[4]~20 )) # (!\DRV|cnt_en_clk [5] & ((\DRV|cnt_en_clk[4]~20 ) # (GND)))
// \DRV|cnt_en_clk[5]~22  = CARRY((!\DRV|cnt_en_clk[4]~20 ) # (!\DRV|cnt_en_clk [5]))

	.dataa(gnd),
	.datab(\DRV|cnt_en_clk [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[4]~20 ),
	.combout(\DRV|cnt_en_clk[5]~21_combout ),
	.cout(\DRV|cnt_en_clk[5]~22 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[5]~21 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_en_clk[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \DRV|cnt_en_clk[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[5]~21_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[5] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \DRV|cnt_en_clk[6]~23 (
// Equation(s):
// \DRV|cnt_en_clk[6]~23_combout  = (\DRV|cnt_en_clk [6] & (\DRV|cnt_en_clk[5]~22  $ (GND))) # (!\DRV|cnt_en_clk [6] & (!\DRV|cnt_en_clk[5]~22  & VCC))
// \DRV|cnt_en_clk[6]~24  = CARRY((\DRV|cnt_en_clk [6] & !\DRV|cnt_en_clk[5]~22 ))

	.dataa(gnd),
	.datab(\DRV|cnt_en_clk [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[5]~22 ),
	.combout(\DRV|cnt_en_clk[6]~23_combout ),
	.cout(\DRV|cnt_en_clk[6]~24 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[6]~23 .lut_mask = 16'hC30C;
defparam \DRV|cnt_en_clk[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \DRV|cnt_en_clk[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[6]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[6] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \DRV|cnt_en_clk[7]~25 (
// Equation(s):
// \DRV|cnt_en_clk[7]~25_combout  = (\DRV|cnt_en_clk [7] & (!\DRV|cnt_en_clk[6]~24 )) # (!\DRV|cnt_en_clk [7] & ((\DRV|cnt_en_clk[6]~24 ) # (GND)))
// \DRV|cnt_en_clk[7]~26  = CARRY((!\DRV|cnt_en_clk[6]~24 ) # (!\DRV|cnt_en_clk [7]))

	.dataa(gnd),
	.datab(\DRV|cnt_en_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[6]~24 ),
	.combout(\DRV|cnt_en_clk[7]~25_combout ),
	.cout(\DRV|cnt_en_clk[7]~26 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[7]~25 .lut_mask = 16'h3C3F;
defparam \DRV|cnt_en_clk[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \DRV|cnt_en_clk[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[7]~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[7] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \DRV|WideAnd0~1 (
// Equation(s):
// \DRV|WideAnd0~1_combout  = (\DRV|cnt_en_clk [4] & (\DRV|cnt_en_clk [6] & (\DRV|cnt_en_clk [5] & \DRV|cnt_en_clk [7])))

	.dataa(\DRV|cnt_en_clk [4]),
	.datab(\DRV|cnt_en_clk [6]),
	.datac(\DRV|cnt_en_clk [5]),
	.datad(\DRV|cnt_en_clk [7]),
	.cin(gnd),
	.combout(\DRV|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|WideAnd0~1 .lut_mask = 16'h8000;
defparam \DRV|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \DRV|cnt_en_clk[8]~27 (
// Equation(s):
// \DRV|cnt_en_clk[8]~27_combout  = (\DRV|cnt_en_clk [8] & (\DRV|cnt_en_clk[7]~26  $ (GND))) # (!\DRV|cnt_en_clk [8] & (!\DRV|cnt_en_clk[7]~26  & VCC))
// \DRV|cnt_en_clk[8]~28  = CARRY((\DRV|cnt_en_clk [8] & !\DRV|cnt_en_clk[7]~26 ))

	.dataa(gnd),
	.datab(\DRV|cnt_en_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRV|cnt_en_clk[7]~26 ),
	.combout(\DRV|cnt_en_clk[8]~27_combout ),
	.cout(\DRV|cnt_en_clk[8]~28 ));
// synopsys translate_off
defparam \DRV|cnt_en_clk[8]~27 .lut_mask = 16'hC30C;
defparam \DRV|cnt_en_clk[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \DRV|cnt_en_clk[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[8]~27_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[8] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \DRV|cnt_en_clk[9]~29 (
// Equation(s):
// \DRV|cnt_en_clk[9]~29_combout  = \DRV|cnt_en_clk [9] $ (\DRV|cnt_en_clk[8]~28 )

	.dataa(\DRV|cnt_en_clk [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DRV|cnt_en_clk[8]~28 ),
	.combout(\DRV|cnt_en_clk[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|cnt_en_clk[9]~29 .lut_mask = 16'h5A5A;
defparam \DRV|cnt_en_clk[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \DRV|cnt_en_clk[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|cnt_en_clk[9]~29_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\LCLK|en_clk~q ),
	.sload(gnd),
	.ena(\DRV|cnt_en_clk[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|cnt_en_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|cnt_en_clk[9] .is_wysiwyg = "true";
defparam \DRV|cnt_en_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \DRV|WideAnd0~0 (
// Equation(s):
// \DRV|WideAnd0~0_combout  = (\DRV|cnt_en_clk [3] & (\DRV|cnt_en_clk [2] & (\DRV|cnt_en_clk [0] & \DRV|cnt_en_clk [1])))

	.dataa(\DRV|cnt_en_clk [3]),
	.datab(\DRV|cnt_en_clk [2]),
	.datac(\DRV|cnt_en_clk [0]),
	.datad(\DRV|cnt_en_clk [1]),
	.cin(gnd),
	.combout(\DRV|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|WideAnd0~0 .lut_mask = 16'h8000;
defparam \DRV|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \DRV|WideAnd0~2 (
// Equation(s):
// \DRV|WideAnd0~2_combout  = (\DRV|WideAnd0~1_combout  & (\DRV|cnt_en_clk [8] & (\DRV|cnt_en_clk [9] & \DRV|WideAnd0~0_combout )))

	.dataa(\DRV|WideAnd0~1_combout ),
	.datab(\DRV|cnt_en_clk [8]),
	.datac(\DRV|cnt_en_clk [9]),
	.datad(\DRV|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\DRV|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|WideAnd0~2 .lut_mask = 16'h8000;
defparam \DRV|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \DRV|lcd_e~0 (
// Equation(s):
// \DRV|lcd_e~0_combout  = (\DRV|state.IDLE~q  & ((\DRV|dly_en_clk~q ) # ((\DRV|lcd_e~q  & !\DRV|WideAnd0~2_combout ))))

	.dataa(\DRV|dly_en_clk~q ),
	.datab(\DRV|state.IDLE~q ),
	.datac(\DRV|lcd_e~q ),
	.datad(\DRV|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\DRV|lcd_e~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|lcd_e~0 .lut_mask = 16'h88C8;
defparam \DRV|lcd_e~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \DRV|lcd_e (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|lcd_e~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|lcd_e~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|lcd_e .is_wysiwyg = "true";
defparam \DRV|lcd_e .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \DRV|data_bus~0 (
// Equation(s):
// \DRV|data_bus~0_combout  = (\DRV|state.DISP_CLEAR~q ) # (!\DRV|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|state.DISP_CLEAR~q ),
	.datad(\DRV|state.IDLE~q ),
	.cin(gnd),
	.combout(\DRV|data_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|data_bus~0 .lut_mask = 16'hF0FF;
defparam \DRV|data_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \DRV|data_bus[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|data_bus~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[0] .is_wysiwyg = "true";
defparam \DRV|data_bus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \STR|Mux2~0 (
// Equation(s):
// \STR|Mux2~0_combout  = (!\DRV|index_char [3] & ((\DRV|index_char [2] & (!\DRV|index_char [1] & \DRV|index_char [0])) # (!\DRV|index_char [2] & (\DRV|index_char [1] & !\DRV|index_char [0]))))

	.dataa(\DRV|index_char [2]),
	.datab(\DRV|index_char [1]),
	.datac(\DRV|index_char [3]),
	.datad(\DRV|index_char [0]),
	.cin(gnd),
	.combout(\STR|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \STR|Mux2~0 .lut_mask = 16'h0204;
defparam \STR|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \STR|Mux2~1 (
// Equation(s):
// \STR|Mux2~1_combout  = (\DRV|index_char [4] & \STR|Mux2~0_combout )

	.dataa(\DRV|index_char [4]),
	.datab(gnd),
	.datac(\STR|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\STR|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \STR|Mux2~1 .lut_mask = 16'hA0A0;
defparam \STR|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \STR|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\STR|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\STR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \STR|out[3] .is_wysiwyg = "true";
defparam \STR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \DRV|Selector7~0 (
// Equation(s):
// \DRV|Selector7~0_combout  = (\DRV|state.MODE_SET~q ) # ((\DRV|state.PRINT_STRING~q  & \STR|out [3]))

	.dataa(\DRV|state.PRINT_STRING~q ),
	.datab(gnd),
	.datac(\DRV|state.MODE_SET~q ),
	.datad(\STR|out [3]),
	.cin(gnd),
	.combout(\DRV|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector7~0 .lut_mask = 16'hFAF0;
defparam \DRV|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \DRV|data_bus[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[1] .is_wysiwyg = "true";
defparam \DRV|data_bus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \DRV|data_bus~1 (
// Equation(s):
// \DRV|data_bus~1_combout  = (\DRV|state.DISP_ON~q ) # (\DRV|state.MODE_SET~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|state.DISP_ON~q ),
	.datad(\DRV|state.MODE_SET~q ),
	.cin(gnd),
	.combout(\DRV|data_bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|data_bus~1 .lut_mask = 16'hFFF0;
defparam \DRV|data_bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \DRV|data_bus[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|data_bus~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[2] .is_wysiwyg = "true";
defparam \DRV|data_bus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \DRV|Selector5~0 (
// Equation(s):
// \DRV|Selector5~0_combout  = (\DRV|state.FUNC_SET~q ) # ((\DRV|state.DISP_OFF~q ) # ((\DRV|state.PRINT_STRING~q  & \STR|out [3])))

	.dataa(\DRV|state.PRINT_STRING~q ),
	.datab(\DRV|state.FUNC_SET~q ),
	.datac(\DRV|state.DISP_OFF~q ),
	.datad(\STR|out [3]),
	.cin(gnd),
	.combout(\DRV|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector5~0 .lut_mask = 16'hFEFC;
defparam \DRV|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \DRV|Selector5~1 (
// Equation(s):
// \DRV|Selector5~1_combout  = (\DRV|Selector5~0_combout ) # (\DRV|state.DISP_ON~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|Selector5~0_combout ),
	.datad(\DRV|state.DISP_ON~q ),
	.cin(gnd),
	.combout(\DRV|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector5~1 .lut_mask = 16'hFFF0;
defparam \DRV|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \DRV|data_bus[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[3] .is_wysiwyg = "true";
defparam \DRV|data_bus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \STR|Decoder0~0 (
// Equation(s):
// \STR|Decoder0~0_combout  = (\DRV|index_char [4] & !\DRV|index_char [3])

	.dataa(\DRV|index_char [4]),
	.datab(gnd),
	.datac(\DRV|index_char [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\STR|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \STR|Decoder0~0 .lut_mask = 16'h0A0A;
defparam \STR|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \STR|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\STR|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\STR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \STR|out[4] .is_wysiwyg = "true";
defparam \STR|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \DRV|Selector4~0 (
// Equation(s):
// \DRV|Selector4~0_combout  = (\DRV|state.FUNC_SET~q ) # ((\DRV|state.PRINT_STRING~q  & \STR|out [4]))

	.dataa(\DRV|state.PRINT_STRING~q ),
	.datab(gnd),
	.datac(\STR|out [4]),
	.datad(\DRV|state.FUNC_SET~q ),
	.cin(gnd),
	.combout(\DRV|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector4~0 .lut_mask = 16'hFFA0;
defparam \DRV|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \DRV|data_bus[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[4] .is_wysiwyg = "true";
defparam \DRV|data_bus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \STR|out[5]~feeder (
// Equation(s):
// \STR|out[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\STR|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \STR|out[5]~feeder .lut_mask = 16'hFFFF;
defparam \STR|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \STR|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\STR|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\STR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \STR|out[5] .is_wysiwyg = "true";
defparam \STR|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \DRV|Selector3~0 (
// Equation(s):
// \DRV|Selector3~0_combout  = (\DRV|state.FUNC_SET~q ) # ((\STR|out [5] & \DRV|state.PRINT_STRING~q ))

	.dataa(\DRV|state.FUNC_SET~q ),
	.datab(gnd),
	.datac(\STR|out [5]),
	.datad(\DRV|state.PRINT_STRING~q ),
	.cin(gnd),
	.combout(\DRV|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|Selector3~0 .lut_mask = 16'hFAAA;
defparam \DRV|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \DRV|data_bus[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[5] .is_wysiwyg = "true";
defparam \DRV|data_bus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \DRV|data_bus[6]~feeder (
// Equation(s):
// \DRV|data_bus[6]~feeder_combout  = \DRV|state.LINE2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRV|state.LINE2~q ),
	.cin(gnd),
	.combout(\DRV|data_bus[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|data_bus[6]~feeder .lut_mask = 16'hFF00;
defparam \DRV|data_bus[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \DRV|data_bus[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|data_bus[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[6] .is_wysiwyg = "true";
defparam \DRV|data_bus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \DRV|data_bus~2 (
// Equation(s):
// \DRV|data_bus~2_combout  = (\DRV|state.RETURN_HOME~q ) # (\DRV|state.LINE2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRV|state.RETURN_HOME~q ),
	.datad(\DRV|state.LINE2~q ),
	.cin(gnd),
	.combout(\DRV|data_bus~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRV|data_bus~2 .lut_mask = 16'hFFF0;
defparam \DRV|data_bus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \DRV|data_bus[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DRV|data_bus~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRV|data_bus [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRV|data_bus[7] .is_wysiwyg = "true";
defparam \DRV|data_bus[7] .power_up = "low";
// synopsys translate_on

assign lcd_rs = \lcd_rs~output_o ;

assign lcd_rw = \lcd_rw~output_o ;

assign lcd_e = \lcd_e~output_o ;

assign lcd_data[0] = \lcd_data[0]~output_o ;

assign lcd_data[1] = \lcd_data[1]~output_o ;

assign lcd_data[2] = \lcd_data[2]~output_o ;

assign lcd_data[3] = \lcd_data[3]~output_o ;

assign lcd_data[4] = \lcd_data[4]~output_o ;

assign lcd_data[5] = \lcd_data[5]~output_o ;

assign lcd_data[6] = \lcd_data[6]~output_o ;

assign lcd_data[7] = \lcd_data[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
