(pcb "C:\Users\Jhonatham\Documents\GitHub\Kicad\Medidor_lata\Lector LDR\LDR Sensor\LDR Sensor.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  180000 -80000  100000 -80000  100000 -50000  180000 -50000
            180000 -80000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connector_JST:JST_XH_B02B-XH-A_1x02_P2.50mm_Vertical"
      (place J1 113925 -56125 back 180 (PN Conn_01x02_Female))
    )
    (component "Connector_JST:JST_XH_B01B-XH-AM_1x01_P2.50mm_Vertical"
      (place J2 130625 -55700 back 270 (PN Conn_01x01_Female))
    )
    (component "Connector_JST:JST_XH_B02B-XH-A_1x02_P2.50mm_Vertical::1"
      (place J3 158625 -55700 back 180 (PN Conn_01x02_Female))
    )
    (component OptoDevice:R_LDR_5.1x4.3mm_P3.4mm_Vertical
      (place R1 105000 -65000 front 90 (PN LDR03))
      (place R2 115000 -65000 front 90 (PN LDR03))
      (place R5 145000 -65000 front 90 (PN LDR03))
      (place R7 165000 -65000 front 90 (PN LDR03))
    )
    (component OptoDevice:R_LDR_5.1x4.3mm_P3.4mm_Vertical::1
      (place R3 125000 -65000 front 90 (PN LDR03))
      (place R4 135000 -65000 front 90 (PN LDR03))
      (place R6 155000 -65000 front 90 (PN LDR03))
      (place R8 175000 -65000 front 90 (PN LDR03))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R9 117100 -72975 back 180 (PN 1K))
      (place R11 144575 -72700 back 180 (PN 10k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R10 139725 -72975 back 0 (PN 10k))
    )
    (component Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical
      (place RV1 168850 -74200 front 0 (PN R_POT))
    )
    (component "Package_DIP:DIP-8_W7.62mm_LongPads"
      (place U1 148300 -76750 front 90 (PN LM741))
    )
    (component "Package_DIP:DIP-8_W7.62mm_LongPads::1"
      (place U2 109225 -76900 front 90 (PN LM741))
      (place U3 128975 -76625 front 90 (PN LM741))
    )
  )
  (library
    (image "Connector_JST:JST_XH_B02B-XH-A_1x02_P2.50mm_Vertical"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  4950 -3400  4950 2350))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  5060 -3510))
      (outline (path signal 120  5060 -3510  5060 2460))
      (outline (path signal 120  5060 2460  -2560 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin Rect[A]Pad_1700x2000_um 1 0 0)
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
    )
    (image "Connector_JST:JST_XH_B01B-XH-AM_1x01_P2.50mm_Vertical"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  2450 -3400))
      (outline (path signal 100  2450 -3400  2450 2350))
      (outline (path signal 100  2450 2350  -2450 2350))
      (outline (path signal 120  -1135 -4350  -1135 -3510))
      (outline (path signal 120  -1135 -3510  -2560 -3510))
      (outline (path signal 120  -2560 -3510  -2560 2460))
      (outline (path signal 120  -2560 2460  2560 2460))
      (outline (path signal 120  2560 2460  2560 -3510))
      (outline (path signal 120  2560 -3510  1135 -3510))
      (outline (path signal 120  1135 -3510  1135 -4350))
      (outline (path signal 100  -750 -4350  -750 -3400))
      (outline (path signal 100  -750 -3400  -2450 -3400))
      (outline (path signal 100  -2450 -3400  -2450 2350))
      (outline (path signal 100  -2450 2350  2450 2350))
      (outline (path signal 100  2450 2350  2450 -3400))
      (outline (path signal 100  2450 -3400  750 -3400))
      (outline (path signal 100  750 -3400  750 -4350))
      (outline (path signal 50  -2950 2850  -2950 -5720))
      (outline (path signal 50  -2950 -5720  2950 -5720))
      (outline (path signal 50  2950 -5720  2950 2850))
      (outline (path signal 50  2950 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  2550 1700))
      (outline (path signal 120  2550 1700  2550 2450))
      (outline (path signal 120  2550 2450  750 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  0 -2750))
      (outline (path signal 120  2550 200  1800 200))
      (outline (path signal 120  1800 200  1800 -2750))
      (outline (path signal 120  1800 -2750  0 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin Rect[A]Pad_1700x1950_um 1 0 0)
      (keepout "" (circle F.Cu 1750 0 -4350))
      (keepout "" (circle B.Cu 1750 0 -4350))
    )
    (image "Connector_JST:JST_XH_B02B-XH-A_1x02_P2.50mm_Vertical::1"
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 120  5060 2460  -2560 2460))
      (outline (path signal 120  5060 -3510  5060 2460))
      (outline (path signal 120  -2560 -3510  5060 -3510))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 100  4950 -3400  4950 2350))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
      (pin Rect[A]Pad_1700x2000_um 1 0 0)
    )
    (image OptoDevice:R_LDR_5.1x4.3mm_P3.4mm_Vertical
      (outline (path signal 50  4530 -2350  -1130 -2350))
      (outline (path signal 50  4530 -2350  4530 2350))
      (outline (path signal 50  -1130 2350  -1130 -2350))
      (outline (path signal 50  -1130 2350  4530 2350))
      (outline (path signal 100  200 2100  3200 2100))
      (outline (path signal 100  3200 -2100  200 -2100))
      (outline (path signal 100  800 -1800  2600 -1800))
      (outline (path signal 100  800 -1200  800 -1800))
      (outline (path signal 100  2600 -1200  800 -1200))
      (outline (path signal 100  2600 -600  2600 -1200))
      (outline (path signal 100  1000 0  1000 -600))
      (outline (path signal 100  800 1200  800 600))
      (outline (path signal 100  2600 1200  800 1200))
      (outline (path signal 100  2600 1800  2600 1200))
      (outline (path signal 100  800 1800  2600 1800))
      (outline (path signal 100  2600 -600  1000 -600))
      (outline (path signal 100  2300 600  800 600))
      (outline (path signal 100  2300 0  2300 600))
      (outline (path signal 100  1000 0  2300 0))
      (outline (path signal 120  150 2150  3200 2150))
      (outline (path signal 120  150 -2150  3200 -2150))
      (pin Round[A]Pad_1500_um 2 3400 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image OptoDevice:R_LDR_5.1x4.3mm_P3.4mm_Vertical::1
      (outline (path signal 120  150 -2150  3200 -2150))
      (outline (path signal 120  150 2150  3200 2150))
      (outline (path signal 100  1000 0  2300 0))
      (outline (path signal 100  2300 0  2300 600))
      (outline (path signal 100  2300 600  800 600))
      (outline (path signal 100  2600 -600  1000 -600))
      (outline (path signal 100  800 1800  2600 1800))
      (outline (path signal 100  2600 1800  2600 1200))
      (outline (path signal 100  2600 1200  800 1200))
      (outline (path signal 100  800 1200  800 600))
      (outline (path signal 100  1000 0  1000 -600))
      (outline (path signal 100  2600 -600  2600 -1200))
      (outline (path signal 100  2600 -1200  800 -1200))
      (outline (path signal 100  800 -1200  800 -1800))
      (outline (path signal 100  800 -1800  2600 -1800))
      (outline (path signal 100  3200 -2100  200 -2100))
      (outline (path signal 100  200 2100  3200 2100))
      (outline (path signal 50  -1130 2350  4530 2350))
      (outline (path signal 50  -1130 2350  -1130 -2350))
      (outline (path signal 50  4530 -2350  4530 2350))
      (outline (path signal 50  4530 -2350  -1130 -2350))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 3400 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Bourns_3296W_Vertical
      (outline (path signal 100  2050 -1150  1966.65 -1569.04  1729.28 -1924.28  1374.04 -2161.65
            955 -2245  535.962 -2161.65  180.718 -1924.28  -56.648 -1569.04
            -140 -1150  -56.648 -730.962  180.718 -375.718  535.962 -138.352
            955 -55  1374.04 -138.352  1729.28 -375.718  1966.65 -730.962
            2050 -1150))
      (outline (path signal 100  -7305 2410  -7305 -2420))
      (outline (path signal 100  -7305 -2420  2225 -2420))
      (outline (path signal 100  2225 -2420  2225 2410))
      (outline (path signal 100  2225 2410  -7305 2410))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 100  955 -2235  956 -66))
      (outline (path signal 120  -7425 2530  2345 2530))
      (outline (path signal 120  -7425 -2540  2345 -2540))
      (outline (path signal 120  -7425 2530  -7425 -2540))
      (outline (path signal 120  2345 2530  2345 -2540))
      (outline (path signal 50  -7600 2700  -7600 -2700))
      (outline (path signal 50  -7600 -2700  2500 -2700))
      (outline (path signal 50  2500 -2700  2500 2700))
      (outline (path signal 50  2500 2700  -7600 2700))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 -2540 0)
      (pin Round[A]Pad_1440_um 3 -5080 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -9150  9100 1550))
      (outline (path signal 50  -1450 -9150  9100 -9150))
      (outline (path signal 50  -1450 1550  -1450 -9150))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -9150))
      (outline (path signal 50  -1450 -9150  9100 -9150))
      (outline (path signal 50  9100 -9150  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x2000_um
      (shape (path F.Cu 1700  0 -150  0 150))
      (shape (path B.Cu 1700  0 -150  0 150))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x2000_um
      (shape (rect F.Cu -850 -1000 850 1000))
      (shape (rect B.Cu -850 -1000 850 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1950_um
      (shape (rect F.Cu -850 -975 850 975))
      (shape (rect B.Cu -850 -975 850 975))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins J1-1 U1-7 U2-7 U3-7)
    )
    (net -VCC
      (pins J1-2 U1-4 U2-4 U3-4)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 R11-1 U3-6)
    )
    (net +3.7V
      (pins J3-2 RV1-1)
    )
    (net GND
      (pins J3-1 RV1-3 U2-3 U3-3)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 R2-1 R3-1 R4-1 R5-1 R6-1 R7-1 R8-1 R9-2 U2-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R2-2 R3-2 R4-2 R5-2 R6-2 R7-2 R8-2 U1-6 U1-2)
    )
    (net "Net-(R10-Pad2)"
      (pins R9-1 R10-2 U2-6)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U1-3)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net "Net-(U2-Pad1)"
      (pins U2-1)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net "Net-(U3-Pad8)"
      (pins U3-8)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 R11-2 U3-2)
    )
    (class kicad_default "" +3.7V -VCC GND "Net-(J2-Pad1)" "Net-(R1-Pad1)"
      "Net-(R1-Pad2)" "Net-(R10-Pad1)" "Net-(R10-Pad2)" "Net-(R8-Pad1)" "Net-(RV1-Pad2)"
      "Net-(U1-Pad1)" "Net-(U1-Pad5)" "Net-(U1-Pad8)" "Net-(U2-Pad1)" "Net-(U2-Pad5)"
      "Net-(U2-Pad8)" "Net-(U3-Pad1)" "Net-(U3-Pad5)" "Net-(U3-Pad8)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
