Coverage Report by instance with details

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_Wrapperif
=== Design Unit: work.SPI_Wrapper_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_Wrapperif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_WrapperDUT/s1
=== Design Unit: work.slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50         2        48     4.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_WrapperDUT/s1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           0           0                                0.00 
                                              MOSI           0           0                                0.00 
                                              SS_n           0           0                                0.00 
                                               clk           1           1                              100.00 
                                             rst_n           0           0                                0.00 
                                      rx_data[9-0]           0           0                                0.00 
                                          rx_valid           0           0                                0.00 
                                      tx_data[7-0]           0           0                                0.00 
                                          tx_valid           0           0                                0.00 

Total Node Count     =         25 
Toggled Node Count   =          1 
Untoggled Node Count =         24 

Toggle Coverage      =       4.00% (2 of 50 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_WrapperDUT/r1
=== Design Unit: work.ram_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44         2        42     4.54%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_WrapperDUT/r1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           0           0                                0.00 
                                         dout[7-0]           0           0                                0.00 
                                             rst_n           0           0                                0.00 
                                          rx_valid           0           0                                0.00 
                                          tx_valid           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =          1 
Untoggled Node Count =         21 

Toggle Coverage      =       4.54% (2 of 44 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_WrapperDUT
=== Design Unit: work.SPI_Wrapper
=================================================================================

Assertion Coverage:
    Assertions                       4         4         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_reset_asserted
                     SPI_Wrapper.sv(49)                 0          1
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_SS_inactive
                     SPI_Wrapper.sv(52)                 0          1
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_tx_inactive
                     SPI_Wrapper.sv(55)                 0          1
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_MISO_out
                     SPI_Wrapper.sv(58)                 0          1

Directive Coverage:
    Directives                       4         4         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_Wrapper_top/SPI_WrapperDUT/cover_reset_asserted 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(50)
                                                                                49 Covered   
/SPI_Wrapper_top/SPI_WrapperDUT/cover_SS_inactive 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(53)
                                                                              15137 Covered   
/SPI_Wrapper_top/SPI_WrapperDUT/cover_tx_inactive 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(56)
                                                                              156782 Covered   
/SPI_Wrapper_top/SPI_WrapperDUT/cover_SS_MISO_out 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(59)
                                                                              3379 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         40        40         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_WrapperDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     rx_data1[0-9]           1           1                              100.00 
                                         rx_valid1           1           1                              100.00 
                                     tx_data1[0-7]           1           1                              100.00 
                                         tx_valid1           1           1                              100.00 

Total Node Count     =         20 
Toggled Node Count   =         20 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (40 of 40 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_Wrapper_refif
=== Design Unit: work.SPI_Wrapper_ref_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_Wrapper_refif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          MISO_ref           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_WrapperREF/s1_ref
=== Design Unit: work.slave_ref_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50         2        48     4.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_WrapperREF/s1_ref --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          MISO_ref           0           0                                0.00 
                                              MOSI           0           0                                0.00 
                                              SS_n           0           0                                0.00 
                                               clk           1           1                              100.00 
                                             rst_n           0           0                                0.00 
                                  rx_data_ref[9-0]           0           0                                0.00 
                                      rx_valid_ref           0           0                                0.00 
                                      tx_data[7-0]           0           0                                0.00 
                                          tx_valid           0           0                                0.00 

Total Node Count     =         25 
Toggled Node Count   =          1 
Untoggled Node Count =         24 

Toggle Coverage      =       4.00% (2 of 50 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_WrapperREF/r1_ref
=== Design Unit: work.ram_ref_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44         2        42     4.54%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_WrapperREF/r1_ref --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           0           0                                0.00 
                                     dout_ref[7-0]           0           0                                0.00 
                                             rst_n           0           0                                0.00 
                                          rx_valid           0           0                                0.00 
                                      tx_valid_ref           0           0                                0.00 

Total Node Count     =         22 
Toggled Node Count   =          1 
Untoggled Node Count =         21 

Toggle Coverage      =       4.54% (2 of 44 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/SPI_WrapperREF
=== Design Unit: work.SPI_Wrapper_ref
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         40        40         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/SPI_WrapperREF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         20 
Toggled Node Count   =         20 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (40 of 40 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/slaveif
=== Design Unit: work.slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/slaveif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/slaveDUT
=== Design Unit: work.slave
=================================================================================

Assertion Coverage:
    Assertions                      17        17         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_top/slaveDUT/assertion_reset_asserted
                     slave.sv(462)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_SS_inactive
                     slave.sv(465)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_CHK_first
                     slave.sv(468)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_CHK_WR
                     slave.sv(471)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_CHK_RD
                     slave.sv(474)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_wr
                     slave.sv(477)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_rd
                     slave.sv(480)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_rd_add
                     slave.sv(483)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_rd_data
                     slave.sv(486)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_no_add_add
                     slave.sv(489)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_no_data_data
                     slave.sv(492)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_wr
                     slave.sv(498)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_rd_add
                     slave.sv(501)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_rd_data
                     slave.sv(504)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_tx
                     slave.sv(507)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_chk
                     slave.sv(510)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MISO_rd_only
                     slave.sv(516)                      0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        64        64         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_top/slaveDUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.sv
------------------------------------IF Branch------------------------------------
    135                                    90109     Count coming in to IF
    135             1                       1604     		if(~intr.rst_n)	begin
    138             1                      88505     		else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    144                                   203191     Count coming in to CASE
    145             1                      35216     			IDLE:
    152             1                      39418     			READ_DATA:
    159             1                      21116     			READ_ADD:
    166             1                      25490     			CHK_CMD:
    172             1                       8899     			WAIT_WR:
    175             1                       8873     			WAIT_RD:
    178             1                      11898     			WAIT_RD2:
    185             1                      52280     			WRITE:
    193             1                          1     			default: ns <= IDLE;
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                    35216     Count coming in to IF
    146             1                      16261     				if(intr.SS_n)		begin
    149             1                      18955     				else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    153                                    39418     Count coming in to IF
    153             1                       3476     				if(intr.SS_n) 	begin
    156             1                      15241     				else if( start_to_take )	begin
                                           20701     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    160                                    21116     Count coming in to IF
    160             1                      17333     				if(~intr.SS_n && start_to_give)	begin
    163             1                       3490     				else if(intr.SS_n)	begin
                                             293     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                    25490     Count coming in to IF
    167             1                         70     				if(intr.SS_n) ns <= IDLE;
    168             1                      25420     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                    25420     Count coming in to IF
    169             1                      12692     					if(intr.MOSI) ns <= WAIT_RD;
    170             1                      12728     					else ns <= WAIT_WR;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                     8899     Count coming in to IF
    173             1                        453     				if(intr.SS_n || intr.MOSI) ns <= IDLE;
    174             1                       8446     				else ns <= WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    176                                     8873     Count coming in to IF
    176             1                        474     				if(intr.SS_n || ~intr.MOSI) ns <= IDLE;
    177             1                       8399     				else ns <= WAIT_RD2;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                    11898     Count coming in to IF
    179             1                          5     				if(intr.SS_n) ns <= IDLE;
    180             1                      11893     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    181                                    11893     Count coming in to IF
    181             1                       3951     					if(rd_addr_received && intr.MOSI) ns <= READ_DATA;
    182             1                       3497     					else if(~rd_addr_received && ~intr.MOSI) ns <= READ_ADD;
    183             1                       4445     					else ns <= IDLE;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    186                                    52280     Count coming in to IF
    186             1                      43501     				if(~intr.SS_n && start_to_give)	begin
    189             1                       7968     				else if(intr.SS_n)	begin
                                             811     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    198                                   242002     Count coming in to IF
    198             1                      19993     		if(cs == IDLE) begin
                                          222009     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    209                                    80633     Count coming in to IF
    209             1                        100     		if(!intr.rst_n) rd_addr_received=0;
    210             1                      80533     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    211                                    80533     Count coming in to IF
    211             1                       6991     			if (cs == READ_ADD)
    213             1                       6954     			else if (cs == READ_DATA)
                                           66588     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    219                                   242002     Count coming in to IF
    219             1                      18241     		if(~intr.rst_n || intr.SS_n) begin
    224             1                     223761     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    225                                   223761     Count coming in to IF
    225             1                     135114     			if (start_to_give)	begin
    238             1                      88647     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    227                                   135114     Count coming in to IF
    227             1                      14597     				if (i==intr.ADDR_SIZE) begin 					//param
    233             1                     120517     				else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    230                                    14597     Count coming in to IF
    230             1                          1     					if(intr.tx_valid && (cs == READ_DATA)) intr.rx_valid <= 0;
    231             1                      14596     					else intr.rx_valid <= 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    240                                    88647     Count coming in to IF
    240             1                      15915     				if( ((cs == WAIT_WR) && ~intr.MOSI) || ((cs == WAIT_RD) && intr.MOSI) ) begin
                                           72732     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                     3435     Count coming in to IF
    249             1                         49     		if(~intr.rst_n) begin
    254             1                       3386     		else /*if(cs == READ_DATA)*/ begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    262                                   242002     Count coming in to IF
    262             1                      18241     		if(~intr.rst_n || intr.SS_n) begin
    267             1                     223761     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    268                                   223761     Count coming in to IF
    268             1                      30436     			if (intr.tx_valid && start_to_take) begin
    279             1                     193325     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    271                                    30436     Count coming in to IF
    271             1                       3380     				if (j == intr.ADDR_SIZE)	begin 			//param
    275             1                      27056     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                   188424     Count coming in to IF
    288             1                      58670     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
    288             2                     129754     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                   129754     Count coming in to IF
    288             3                      71141     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
    288             4                      58613     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      31        31         0   100.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_top/slaveDUT --

  File slave.sv
----------------Focused Condition View-------------------
Line       160 Item    1  (~intr.SS_n && start_to_give)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      intr.SS_n         Y
  start_to_give         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           start_to_give                 
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  start_to_give_0       ~intr.SS_n                    
  Row   4:          1  start_to_give_1       ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       173 Item    1  (intr.SS_n || intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.SS_n         Y
   intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           ~intr.MOSI                    
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  intr.MOSI_0           ~intr.SS_n                    
  Row   4:          1  intr.MOSI_1           ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       176 Item    1  (intr.SS_n || ~intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.SS_n         Y
   intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           intr.MOSI                     
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  intr.MOSI_0           ~intr.SS_n                    
  Row   4:          1  intr.MOSI_1           ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       181 Item    1  (rd_addr_received && intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  rd_addr_received         Y
         intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_addr_received_0    -                             
  Row   2:          1  rd_addr_received_1    intr.MOSI                     
  Row   3:          1  intr.MOSI_0           rd_addr_received              
  Row   4:          1  intr.MOSI_1           rd_addr_received              

----------------Focused Condition View-------------------
Line       182 Item    1  (rd_addr_received ~| intr.MOSI)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  rd_addr_received         Y
         intr.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_addr_received_0    ~intr.MOSI                    
  Row   2:          1  rd_addr_received_1    ~intr.MOSI                    
  Row   3:          1  intr.MOSI_0           ~rd_addr_received             
  Row   4:          1  intr.MOSI_1           ~rd_addr_received             

----------------Focused Condition View-------------------
Line       186 Item    1  (~intr.SS_n && start_to_give)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      intr.SS_n         Y
  start_to_give         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.SS_n_0           start_to_give                 
  Row   2:          1  intr.SS_n_1           -                             
  Row   3:          1  start_to_give_0       ~intr.SS_n                    
  Row   4:          1  start_to_give_1       ~intr.SS_n                    

----------------Focused Condition View-------------------
Line       198 Item    1  (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 0)_0           -                             
  Row   2:          1  (cs == 0)_1           -                             

----------------Focused Condition View-------------------
Line       211 Item    1  (cs == 2)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           -                             
  Row   2:          1  (cs == 2)_1           -                             

----------------Focused Condition View-------------------
Line       213 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       219 Item    1  (~intr.rst_n || intr.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intr.rst_n         Y
   intr.SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.rst_n_0          -                             
  Row   2:          1  intr.rst_n_1          ~intr.SS_n                    
  Row   3:          1  intr.SS_n_0           intr.rst_n                    
  Row   4:          1  intr.SS_n_1           intr.rst_n                    

----------------Focused Condition View-------------------
Line       227 Item    1  (i == intr.ADDR_SIZE)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (i == intr.ADDR_SIZE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (i == intr.ADDR_SIZE)_0  -                             
  Row   2:          1  (i == intr.ADDR_SIZE)_1  -                             

----------------Focused Condition View-------------------
Line       230 Item    1  (intr.tx_valid && (cs == 1))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  intr.tx_valid         Y
      (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.tx_valid_0       -                             
  Row   2:          1  intr.tx_valid_1       (cs == 1)                     
  Row   3:          1  (cs == 1)_0           intr.tx_valid                 
  Row   4:          1  (cs == 1)_1           intr.tx_valid                 

-----------Focused Condition View (Bimodal)--------------
Line       240 Item    1  (((cs == 5) && ~intr.MOSI) || ((cs == 6) && intr.MOSI))
Condition totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    (cs == 5)         Y
    intr.MOSI         Y
    (cs == 6)         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                            

---------  ----------  ----------  --------------------  -------------------------                           
 Row   1:           1           0  (cs == 5)_0           ~((cs == 6) && intr.MOSI)                           
 Row   2:           0           1  (cs == 5)_1           ~intr.MOSI                                          
 Row   3:           0           1  intr.MOSI_0           (cs == 5), (~((cs == 5) && ~intr.MOSI) && (cs == 6))
 Row   4:           1           1  intr.MOSI_1           (~((cs == 6) && intr.MOSI) && (cs == 5)), (cs == 6) 
 Row   5:           1           0  (cs == 6)_0           ~((cs == 5) && ~intr.MOSI)                          
 Row   6:           0           1  (cs == 6)_1           intr.MOSI                                           

----------------Focused Condition View-------------------
Line       262 Item    1  (~intr.rst_n || intr.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intr.rst_n         Y
   intr.SS_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.rst_n_0          -                             
  Row   2:          1  intr.rst_n_1          ~intr.SS_n                    
  Row   3:          1  intr.SS_n_0           intr.rst_n                    
  Row   4:          1  intr.SS_n_1           intr.rst_n                    

----------------Focused Condition View-------------------
Line       268 Item    1  (intr.tx_valid && start_to_take)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  intr.tx_valid         Y
  start_to_take         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.tx_valid_0       -                             
  Row   2:          1  intr.tx_valid_1       start_to_take                 
  Row   3:          1  start_to_take_0       intr.tx_valid                 
  Row   4:          1  start_to_take_1       intr.tx_valid                 

----------------Focused Condition View-------------------
Line       271 Item    1  (j == intr.ADDR_SIZE)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (j == intr.ADDR_SIZE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (j == intr.ADDR_SIZE)_0  -                             
  Row   2:          1  (j == intr.ADDR_SIZE)_1  -                             

----------------Focused Condition View-------------------
Line       288 Item    1  ((cs == 2) || (cs == 1))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           ~(cs == 1)                    
  Row   2:          1  (cs == 2)_1           -                             
  Row   3:          1  (cs == 1)_0           ~(cs == 2)                    
  Row   4:          1  (cs == 1)_1           ~(cs == 2)                    

----------------Focused Condition View-------------------
Line       288 Item    2  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             



Directive Coverage:
    Directives                      17        17         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_Wrapper_top/slaveDUT/cover_reset_asserted 
                                         slave  Verilog  SVA  slave.sv(463)     49 Covered   
/SPI_Wrapper_top/slaveDUT/cover_SS_inactive 
                                         slave  Verilog  SVA  slave.sv(466)   15137 Covered   
/SPI_Wrapper_top/slaveDUT/cover_CHK_first 
                                         slave  Verilog  SVA  slave.sv(469)   15136 Covered   
/SPI_Wrapper_top/slaveDUT/cover_CHK_WR   slave  Verilog  SVA  slave.sv(472)   7565 Covered   
/SPI_Wrapper_top/slaveDUT/cover_CHK_RD   slave  Verilog  SVA  slave.sv(475)   7563 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_wr  slave  Verilog  SVA  slave.sv(478)   7537 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_rd  slave  Verilog  SVA  slave.sv(481)   7529 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_rd_add 
                                         slave  Verilog  SVA  slave.sv(484)   62548 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_rd_data 
                                         slave  Verilog  SVA  slave.sv(487)   28262 Covered   
/SPI_Wrapper_top/slaveDUT/cover_no_add_add 
                                         slave  Verilog  SVA  slave.sv(490)   3373 Covered   
/SPI_Wrapper_top/slaveDUT/cover_no_data_data 
                                         slave  Verilog  SVA  slave.sv(493)   3382 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_wr    slave  Verilog  SVA  slave.sv(499)   7743 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_rd_add 
                                         slave  Verilog  SVA  slave.sv(502)   3467 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_rd_data 
                                         slave  Verilog  SVA  slave.sv(505)   3386 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_tx    slave  Verilog  SVA  slave.sv(508)   3385 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_chk   slave  Verilog  SVA  slave.sv(511)   58618 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MISO_rd_only 
                                         slave  Verilog  SVA  slave.sv(517)   159126 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 14        14         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_Wrapper_top/slaveDUT --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 145                IDLE                   0
 166             CHK_CMD                   3
 152           READ_DATA                   1
 159            READ_ADD                   2
 172             WAIT_WR                   5
 175             WAIT_RD                   6
 185               WRITE                   4
 178            WAIT_RD2                   7
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               18500          
                 CHK_CMD               16919          
               READ_DATA                6954          
                READ_ADD                6991          
                 WAIT_WR                8446          
                 WAIT_RD                8399          
                   WRITE               15976          
                WAIT_RD2                7924          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 150                   0               16919          IDLE -> CHK_CMD               
 170                   1                8446          CHK_CMD -> WAIT_WR            
 169                   2                8399          CHK_CMD -> WAIT_RD            
 167                   3                  74          CHK_CMD -> IDLE               
 154                   4                3478          READ_DATA -> IDLE             
 164                   5                3497          READ_ADD -> IDLE              
 174                   6                7991          WAIT_WR -> WRITE              
 173                   7                 455          WAIT_WR -> IDLE               
 177                   8                7924          WAIT_RD -> WAIT_RD2           
 176                   9                 475          WAIT_RD -> IDLE               
 190                  10                7991          WRITE -> IDLE                 
 183                  11                 949          WAIT_RD2 -> IDLE              
 182                  12                3497          WAIT_RD2 -> READ_ADD          
 181                  13                3478          WAIT_RD2 -> READ_DATA          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             14        14         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        70         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_top/slaveDUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.sv
    1                                                module slave(slave_if.DUT intr);
    2                                                
    3                                                	parameter IDLE = 3'b000;
    4                                                	parameter READ_DATA = 3'b001;
    5                                                	parameter READ_ADD = 3'b010;
    6                                                	parameter CHK_CMD = 3'b011;
    7                                                	parameter WRITE = 3'b100;
    8                                                	parameter WAIT_WR = 3'b101;
    9                                                	parameter WAIT_RD = 3'b110;
    10                                               	parameter WAIT_RD2 = 3'b111;
    11                                               	reg [2:0] cs,ns;
    12                                               	reg start_to_give,start_to_take;
    13                                               	reg [intr.ADDR_SIZE-1:0] temp;				//param
    14                                               	reg rd_addr_received;
    15                                               	reg [3:0] i = 0 ;
    16                                               	reg [3:0] j = 0;
    17                                               
    18                                               	reg [intr.ADDR_SIZE:0] rx_temp;
    19                                               
    20                                               
    21                                               /////////////////////////////////Original Code//////////////////////////////////////
    22                                               /*
    23                                               
    24                                               	always@(posedge intr.clk or negedge intr.rst_n)	begin
    25                                               		if(~intr.rst_n)	begin
    26                                               			cs <= IDLE ;
    27                                               		end
    28                                               		else	begin
    29                                               			cs <= ns ;
    30                                               		end
    31                                               	end
    32                                               	//Next state logic
    33                                               	always@(cs,intr.SS_n,intr.MOSI)	begin
    34                                               		case(cs)
    35                                               			IDLE:
    36                                               				if(intr.SS_n)		begin
    37                                               					ns <= IDLE ;
    38                                               				end
    39                                               				else	begin
    40                                               					ns <= CHK_CMD ;
    41                                               				end
    42                                               			READ_DATA:
    43                                               				if(~intr.SS_n &&( start_to_take || start_to_give ))	begin
    44                                               					ns <= READ_DATA ;
    45                                               				end
    46                                               				else	begin
    47                                               					ns <= IDLE ;
    48                                               				end
    49                                               			READ_ADD:
    50                                               				if(~intr.SS_n && start_to_give)	begin
    51                                               					ns <= READ_ADD ;
    52                                               				end
    53                                               				else	begin
    54                                               					ns <= IDLE ;
    55                                               				end
    56                                               			CHK_CMD:
    57                                               				if( (~intr.SS_n) && (intr.MOSI == 1) && rd_addr_received )	begin
    58                                               					ns <= READ_DATA ;
    59                                               				end
    60                                               				else if( (~intr.SS_n) && (intr.MOSI == 1) )	begin
    61                                               					ns <= READ_ADD ;
    62                                               				end
    63                                               				else if ( (~intr.SS_n) && (intr.MOSI == 0) )	begin
    64                                               					ns <= WRITE ;
    65                                               				end
    66                                               				else if (intr.SS_n)	begin
    67                                               					ns <= IDLE ;
    68                                               				end
    69                                               			WRITE:
    70                                               				if(~intr.SS_n && start_to_give)	begin
    71                                               					ns <= WRITE ;
    72                                               				end
    73                                               				else	begin
    74                                               					ns <= IDLE ;
    75                                               				end
    76                                               
    77                                               			default: ns <= IDLE;
    78                                               		endcase
    79                                               	end
    80                                               
    81                                               	always @(posedge intr.clk) begin
    82                                               		if (cs == READ_ADD)
    83                                               			rd_addr_received=1;
    84                                               		else if (cs == READ_DATA)
    85                                               			rd_addr_received=0;
    86                                               	end
    87                                               
    88                                               	always@(posedge intr.clk)	begin
    89                                               		if (start_to_give ==1 && ~intr.SS_n)	begin
    90                                               			intr.rx_data <= {intr.rx_data[intr.ADDR_SIZE:0],intr.MOSI};		//param
    91                                               			if (i==intr.ADDR_SIZE+1) begin 					//param
    92                                               				i<=0;
    93                                               				intr.rx_valid =1;
    94                                               				start_to_give <= 0;
    95                                               			end
    96                                               			else  begin
    97                                               				i <= i + 1 ;
    98                                               				intr.rx_valid <= 0;
    99                                               			end
    100                                              		end
    101                                              		else begin
    102                                              			intr.rx_valid <=0;
    103                                              			if((cs == CHK_CMD) && (intr.SS_n == 0))	
    104                                              				start_to_give <= 1;
    105                                              		end
    106                                              	end
    107                                              
    108                                              	
    109                                              
    110                                              	always@ (posedge intr.tx_valid)begin
    111                                              		start_to_take <=1;
    112                                              		temp <= intr.tx_data;
    113                                              	end
    114                                              
    115                                              	always@(start_to_take,posedge intr.clk)	begin
    116                                              		if (start_to_take==1 && ~intr.SS_n) begin
    117                                              			intr.MISO <= temp[0];
    118                                              			temp <= {1'b0,temp[intr.ADDR_SIZE-1:1]};			//param
    119                                              			if (j == intr.ADDR_SIZE-1)	begin 				//param
    120                                              				start_to_take <= 0 ;
    121                                              				j <= 0;
    122                                              			end
    123                                              			else begin
    124                                              			j <= j + 1 ;
    125                                              			end
    126                                              		end
    127                                              	end
    128                                              */
    129                                              ////////////////////////////////////////////////////////////////////////////////////
    130                                              
    131                                              
    132                                              /////////////////////////////////Edited Code////////////////////////////////////////
    133                                              
    134             1                      90109     	always@(posedge intr.clk or negedge intr.rst_n)	begin
    135                                              		if(~intr.rst_n)	begin
    136             1                       1604     			cs <= IDLE ;
    137                                              		end
    138                                              		else	begin
    139             1                      88505     			cs <= ns ;
    140                                              		end
    141                                              	end
    142                                              	//Next state logic
    143             1                     203191     	always@(cs,intr.SS_n,intr.MOSI)	begin
    144                                              		case(cs)
    145                                              			IDLE:
    146                                              				if(intr.SS_n)		begin
    147             1                      16261     					ns <= IDLE ;
    148                                              				end
    149                                              				else	begin
    150             1                      18955     					ns <= CHK_CMD ;
    151                                              				end
    152                                              			READ_DATA:
    153                                              				if(intr.SS_n) 	begin
    154             1                       3476     					ns <= IDLE;
    155                                              				end
    156                                              				else if( start_to_take )	begin
    157             1                      15241     					ns <= READ_DATA ;
    158                                              				end
    159                                              			READ_ADD:
    160                                              				if(~intr.SS_n && start_to_give)	begin
    161             1                      17333     					ns <= READ_ADD ;
    162                                              				end
    163                                              				else if(intr.SS_n)	begin
    164             1                       3490     					ns <= IDLE ;
    165                                              				end
    166                                              			CHK_CMD:
    167             1                         70     				if(intr.SS_n) ns <= IDLE;
    168                                              				else begin
    169             1                      12692     					if(intr.MOSI) ns <= WAIT_RD;
    170             1                      12728     					else ns <= WAIT_WR;
    171                                              				end
    172                                              			WAIT_WR:
    173             1                        453     				if(intr.SS_n || intr.MOSI) ns <= IDLE;
    174             1                       8446     				else ns <= WRITE;
    175                                              			WAIT_RD:
    176             1                        474     				if(intr.SS_n || ~intr.MOSI) ns <= IDLE;
    177             1                       8399     				else ns <= WAIT_RD2;
    178                                              			WAIT_RD2:
    179             1                          5     				if(intr.SS_n) ns <= IDLE;
    180                                              				else begin
    181             1                       3951     					if(rd_addr_received && intr.MOSI) ns <= READ_DATA;
    182             1                       3497     					else if(~rd_addr_received && ~intr.MOSI) ns <= READ_ADD;
    183             1                       4445     					else ns <= IDLE;
    184                                              				end
    185                                              			WRITE:
    186                                              				if(~intr.SS_n && start_to_give)	begin
    187             1                      43501     					ns <= WRITE ;
    188                                              				end
    189                                              				else if(intr.SS_n)	begin
    190             1                       7968     					ns <= IDLE ;
    191                                              				end
    192                                              
    193             1                          1     			default: ns <= IDLE;
    194                                              		endcase
    195                                              	end
    196                                              
    197             1                     242002     	always @(posedge intr.clk or negedge intr.rst_n) begin
    198                                              		if(cs == IDLE) begin
    199             1                      19993     			rx_temp <= 0;
    200             1                      19993     			intr.rx_valid <= 0;
    201             1                      19993     			intr.MISO <= 0;
    202             1                      19993     			start_to_give <= 0;
    203             1                      19993     			start_to_take <= 0;
    204             1                      19993     			temp <= 0;
    205                                              		end
    206                                              	end
    207                                              
    208             1                      80633     	always @(posedge intr.clk or negedge intr.rst_n) begin
    209             1                        100     		if(!intr.rst_n) rd_addr_received=0;
    210                                              		else begin
    211                                              			if (cs == READ_ADD)
    212             1                       6991     				rd_addr_received=1;
    213                                              			else if (cs == READ_DATA)
    214             1                       6954     				rd_addr_received=0;
    215                                              		end
    216                                              	end
    217                                              
    218             1                     242002     	always@(posedge intr.clk or negedge intr.rst_n) begin
    219                                              		if(~intr.rst_n || intr.SS_n) begin
    220             1                      18241     			rx_temp <= 0;
    221             1                      18241     			intr.rx_valid <= 0;
    222             1                      18241     			i <= 0;
    223                                              		end
    224                                              		else begin
    225                                              			if (start_to_give)	begin
    226             1                     135114     				rx_temp <= {rx_temp[intr.ADDR_SIZE-1:0],intr.MOSI};	//param
    227                                              				if (i==intr.ADDR_SIZE) begin 					//param
    228             1                      14597     					i<=0;
    229             1                      14597     					start_to_give <= 0;
    230             1                          1     					if(intr.tx_valid && (cs == READ_DATA)) intr.rx_valid <= 0;
    231             1                      14596     					else intr.rx_valid <= 1;
    232                                              				end
    233                                              				else  begin
    234             1                     120517     					i <= i + 1 ;
    235             1                     120517     					intr.rx_valid <= 0;
    236                                              				end
    237                                              			end
    238                                              			else begin
    239             1                      88647     				intr.rx_valid <= 0;
    240                                              				if( ((cs == WAIT_WR) && ~intr.MOSI) || ((cs == WAIT_RD) && intr.MOSI) ) begin
    241             1                      15915     					start_to_give <= 1;
    242             1                      15915     					i <= 0;
    243                                              				end
    244                                              			end
    245                                              		end
    246                                              	end
    247                                              
    248             1                       3435     	always@ (posedge intr.tx_valid or negedge intr.rst_n)begin
    249                                              		if(~intr.rst_n) begin
    250             1                         49     			temp <= 0;
    251             1                         49     			start_to_take <=0;
    252             1                         49     			rd_addr_received <= 0;
    253                                              		end
    254                                              		else /*if(cs == READ_DATA)*/ begin
    255             1                       3386     			start_to_take <=1;
    256             1                       3386     			temp <= intr.tx_data;
    257                                              		end
    258                                              		/*else start_to_take <= 0;*/
    259                                              	end
    260                                              
    261             1                     242002     	always@(posedge intr.clk or negedge intr.rst_n)	begin
    262                                              		if(~intr.rst_n || intr.SS_n) begin
    263             1                      18241     			intr.MISO <= 0;
    264             1                      18241     			start_to_take <= 0;
    265             1                      18241     			j <= 0;
    266                                              		end
    267                                              		else begin
    268                                              			if (intr.tx_valid && start_to_take) begin
    269             1                      30436     				intr.MISO <= temp[intr.ADDR_SIZE-1];
    270             1                      30436     				temp <= {temp[intr.ADDR_SIZE-2:0], 1'b0};	//param
    271                                              				if (j == intr.ADDR_SIZE)	begin 			//param
    272             1                       3380     					start_to_take <= 0 ;
    273             1                       3380     					j <= 0;
    274                                              				end
    275                                              				else begin
    276             1                      27056     					j <= j + 1 ;
    277                                              				end
    278                                              			end
    279                                              			else begin
    280             1                     193325     				intr.MISO <= 0;
    281             1                     193325     				start_to_take <= 0;
    282             1                     193325     				j <= 0;
    283                                              			end
    284                                              		end
    285                                              	end
    286                                              
    287                                              
    288             1                     188425     	assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
    289                                              
    290                                              ////////////////////////////////////////////////////////////////////////////////////
    291                                              
    292                                              `ifdef SIM
    293                                              	typedef enum logic [2:0] {IDLE_, READ_DATA_, READ_ADD_, CHK_CMD_, WRITE_, WAIT_WR_, WAIT_RD_, WAIT_RD2_} state_e;
    294                                              
    295                                              	//For Visual Clarity
    296                                              	state_e cs_sva, ns_sva;
    297             1                      73575     	assign cs_sva = state_e'(cs);
    298             1                      88550     	assign ns_sva = state_e'(ns);

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         84        84         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/slaveDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                           cs[2-0]           1           1                              100.00 
                                            cs_sva               ENUM type       Value       Count 
                                                                     IDLE_        6002      100.00 
                                                                READ_DATA_           1      100.00 
                                                                 READ_ADD_           1      100.00 
                                                                  CHK_CMD_        6002      100.00 
                                                                    WRITE_        6000      100.00 
                                                                  WAIT_WR_        6000      100.00 
                                                                  WAIT_RD_           2      100.00 
                                                                 WAIT_RD2_           2      100.00 
                                            i[3-0]           1           1                              100.00 
                                            j[3-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                            ns_sva               ENUM type       Value       Count 
                                                                     IDLE_        6756      100.00 
                                                                READ_DATA_           1      100.00 
                                                                 READ_ADD_           1      100.00 
                                                                  CHK_CMD_        6755      100.00 
                                                                    WRITE_        6000      100.00 
                                                                  WAIT_WR_        6002      100.00 
                                                                  WAIT_RD_        3025      100.00 
                                                                 WAIT_RD2_           2      100.00 
                                  rd_addr_received           1           1                              100.00 
                                      rx_temp[8-0]           1           1                              100.00 
                                     start_to_give           1           1                              100.00 
                                     start_to_take           1           1                              100.00 
                                         temp[7-0]           1           1                              100.00 

Total Node Count     =         50 
Toggled Node Count   =         50 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (84 of 84 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/slaverefif
=== Design Unit: work.slave_ref_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/slaverefif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          MISO_ref           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                  rx_data_ref[9-0]           1           1                              100.00 
                                      rx_valid_ref           1           1                              100.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/slaveREF
=== Design Unit: work.slave_ref
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        74        73         1    98.64%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_top/slaveREF

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_ref.sv
------------------------------------IF Branch------------------------------------
    26                                     90109     Count coming in to IF
    26              1                       1604     		if(~intr.rst_n) cs <= IDLE;
    27              1                      88505     		else cs <= ns;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    32                                    203192     Count coming in to CASE
    33              1                      35217     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
    34              1                      25490     		CHK_CMD: begin
    41              1                       8899     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    42              1                       8873     		WAIT_RD: begin
    49              1                      11898     		WAIT_RD2: begin
    57              1                      52280     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
    58              1                      21116     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
    59              1                      39418     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
    60              1                          1     		default: ns = IDLE;
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                     35217     Count coming in to IF
    33              2                      16261     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
    33              3                      18956     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                     25490     Count coming in to IF
    35              1                         70     			if(intr.SS_n) ns = IDLE;
    36              1                      25420     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     25420     Count coming in to IF
    37              1                      12692     				if(intr.MOSI) ns = WAIT_RD;
    38              1                      12728     				else ns = WAIT_WR;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      8899     Count coming in to IF
    41              2                         54     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    41              3                       8845     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      8845     Count coming in to IF
    41              4                        399     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    41              5                       8446     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                      8873     Count coming in to IF
    43              1                         61     			if(intr.SS_n) ns = IDLE;
    44              1                       8812     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                      8812     Count coming in to IF
    45              1                        413     				if(~intr.MOSI) ns = IDLE;
    46              1                       8399     				else ns = WAIT_RD2;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                     11898     Count coming in to IF
    50              1                          5     			if(intr.SS_n) ns = IDLE;
    51              1                      11893     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                     11893     Count coming in to IF
    52              1                       3951     				if(intr.MOSI && data_addr) ns = READ_DATA;
    53              1                       3497     				else if(~intr.MOSI && ~data_addr) ns = READ_ADD;
    54              1                       4445     				else ns = IDLE;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                     52280     Count coming in to IF
    57              2                       7968     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
    57              3                      44312     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                     21116     Count coming in to IF
    58              2                       3490     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
    58              3                      17626     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     39418     Count coming in to IF
    59              2                       3476     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
    59              3                      35942     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                      3435     Count coming in to IF
    66              1                         49     		if(~intr.rst_n) temp_tx <= 0;
    67              1                       3386     		else if(cs == READ_DATA) temp_tx <= intr.tx_data;
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    71                                    242002     Count coming in to IF
    71              1                       3098     		if(~intr.rst_n) begin
    83              1                     238904     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    84                                    238904     Count coming in to CASE
    85              1                      16940     			IDLE: begin
    96              1                      80272     			WRITE: begin
    106             1                      31903     			READ_ADD: begin
    117             1                      68111     			READ_DATA: begin
    147             1                      41678     			default: begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                     80272     Count coming in to IF
    99              1                       7746     				if(f_wr && (bit_cntr_wr == (intr.ADDR_SIZE))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    104             1                      72526     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                    31903     Count coming in to IF
    109             1                       3469     				if(f_rd && (bit_cntr_wr == (intr.ADDR_SIZE-1))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    114             1                      28434     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                    31903     Count coming in to IF
    115             1                       3490     				if(intr.SS_n) data_addr <= 1; //intr.SS_n high -> end of state -> READ_DATA next
                                           28413     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                    68111     Count coming in to IF
    118             1                      27471     				if(f_rd && (bit_cntr_wr < intr.ADDR_SIZE)) begin //bit_cntr<10, intr.rx_data_ref (dummy) is being transferred
    127             1                      40640     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                    27471     Count coming in to IF
    120             1                       3387     					if(bit_cntr_wr == (intr.ADDR_SIZE-1)) begin //next bit_cntr=10, intr.rx_data_ref is ready
                                           24084     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     3387     Count coming in to IF
    121             1                          1     						if(intr.tx_valid) intr.rx_valid_ref <= 0;
    122             1                       3386     						else intr.rx_valid_ref <= 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                    68111     Count coming in to IF
    131             1                      30441     				if(f_tx && f_rd_d && intr.tx_valid) begin
    141             1                      37670     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                    30441     Count coming in to IF
    133             1                       3381     					if(bit_cntr_rd == (intr.ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
                                           27060     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    134                                    30441     Count coming in to IF
    134             1                       3380     					if(bit_cntr_rd > (intr.ADDR_SIZE-1)) begin //next bit_cntr=8, intr.tx_data is ready
                                           27061     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                    68111     Count coming in to IF
    145             1                       3476     				if(intr.SS_n) data_addr <= 0; //intr.SS_n high -> end of state -> READ_ADD next
                                           64635     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                   238904     Count coming in to IF
    158             1                      15143     			if(intr.SS_n) begin
                                          223761     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                   187011     Count coming in to IF
    168             1                      27600     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    168             2                     159411     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                   159411     Count coming in to IF
    168             3                      28335     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    168             4                     131076     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    171                                     3435     Count coming in to IF
    171             1                         49     		if(~intr.rst_n || intr.SS_n) f_tx <= 0;
    172             1                       3386     		else f_tx <= 1;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      21        16         5    76.19%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_top/slaveREF --

  File slave_ref.sv
----------------Focused Condition View-------------------
Line       52 Item    1  (intr.MOSI && data_addr)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.MOSI         Y
   data_addr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.MOSI_0           -                             
  Row   2:          1  intr.MOSI_1           data_addr                     
  Row   3:          1  data_addr_0           intr.MOSI                     
  Row   4:          1  data_addr_1           intr.MOSI                     

----------------Focused Condition View-------------------
Line       53 Item    1  (intr.MOSI ~| data_addr)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   intr.MOSI         Y
   data_addr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.MOSI_0           ~data_addr                    
  Row   2:          1  intr.MOSI_1           ~data_addr                    
  Row   3:          1  data_addr_0           ~intr.MOSI                    
  Row   4:          1  data_addr_1           ~intr.MOSI                    

----------------Focused Condition View-------------------
Line       67 Item    1  (cs == 4)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (f_wr && (bit_cntr_wr == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
                f_wr         Y
  (bit_cntr_wr == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_wr_0                -                             
  Row   2:          1  f_wr_1                (bit_cntr_wr == 8)            
  Row   3:          1  (bit_cntr_wr == 8)_0  f_wr                          
  Row   4:          1  (bit_cntr_wr == 8)_1  f_wr                          

----------------Focused Condition View-------------------
Line       109 Item    1  (f_rd && (bit_cntr_wr == (8 - 1)))
Condition totals: 2 of 2 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                      f_rd         Y
  (bit_cntr_wr == (8 - 1))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  f_rd_0                      -                             
  Row   2:          1  f_rd_1                      (bit_cntr_wr == (8 - 1))      
  Row   3:          1  (bit_cntr_wr == (8 - 1))_0  f_rd                          
  Row   4:          1  (bit_cntr_wr == (8 - 1))_1  f_rd                          

----------------Focused Condition View-------------------
Line       118 Item    1  (f_rd && (bit_cntr_wr < 8))
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
               f_rd         Y
  (bit_cntr_wr < 8)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_rd_0                -                             
  Row   2:          1  f_rd_1                (bit_cntr_wr < 8)             
  Row   3:    ***0***  (bit_cntr_wr < 8)_0   f_rd                          
  Row   4:          1  (bit_cntr_wr < 8)_1   f_rd                          

----------------Focused Condition View-------------------
Line       120 Item    1  (bit_cntr_wr == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (bit_cntr_wr == (8 - 1))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (bit_cntr_wr == (8 - 1))_0  -                             
  Row   2:          1  (bit_cntr_wr == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1  ((f_tx && f_rd_d) && intr.tx_valid)
Condition totals: 1 of 3 input terms covered = 33.33%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
           f_tx         Y
         f_rd_d         N  '_0' not hit             Hit '_0'
  intr.tx_valid         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  f_tx_0                -                             
  Row   2:          1  f_tx_1                (intr.tx_valid && f_rd_d)     
  Row   3:    ***0***  f_rd_d_0              f_tx                          
  Row   4:          1  f_rd_d_1              (intr.tx_valid && f_tx)       
  Row   5:    ***0***  intr.tx_valid_0       (f_tx && f_rd_d)              
  Row   6:          1  intr.tx_valid_1       (f_tx && f_rd_d)              

----------------Focused Condition View-------------------
Line       133 Item    1  (bit_cntr_rd == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (bit_cntr_rd == (8 - 2))         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (bit_cntr_rd == (8 - 2))_0  -                             
  Row   2:          1  (bit_cntr_rd == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       134 Item    1  (bit_cntr_rd > (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (bit_cntr_rd > (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (bit_cntr_rd > (8 - 1))_0  -                             
  Row   2:          1  (bit_cntr_rd > (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       168 Item    2  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 3)_0           -                             
  Row   2:          1  (cs == 3)_1           -                             

----------------Focused Condition View-------------------
Line       171 Item    1  (~intr.rst_n || intr.SS_n)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  intr.rst_n         Y
   intr.SS_n         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  intr.rst_n_0          -                             
  Row   2:          1  intr.rst_n_1          ~intr.SS_n                    
  Row   3:          1  intr.SS_n_0           intr.rst_n                    
  Row   4:    ***0***  intr.SS_n_1           intr.rst_n                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 14        14         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_Wrapper_top/slaveREF --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  33                IDLE                   0
  34             CHK_CMD                   1
  41             WAIT_WR                   5
  42             WAIT_RD                   6
  57               WRITE                   2
  49            WAIT_RD2                   7
  58            READ_ADD                   3
  59           READ_DATA                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE               18500          
                 CHK_CMD               16919          
                 WAIT_WR                8446          
                 WAIT_RD                8399          
                   WRITE               15976          
                WAIT_RD2                7924          
                READ_ADD                6991          
               READ_DATA                6954          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  33                   0               16919          IDLE -> CHK_CMD               
  38                   1                8446          CHK_CMD -> WAIT_WR            
  37                   2                8399          CHK_CMD -> WAIT_RD            
  35                   3                  74          CHK_CMD -> IDLE               
  41                   4                7991          WAIT_WR -> WRITE              
  41                   5                 455          WAIT_WR -> IDLE               
  46                   6                7924          WAIT_RD -> WAIT_RD2           
  45                   7                 475          WAIT_RD -> IDLE               
  57                   8                7991          WRITE -> IDLE                 
  54                   9                 949          WAIT_RD2 -> IDLE              
  53                  10                3497          WAIT_RD2 -> READ_ADD          
  52                  11                3478          WAIT_RD2 -> READ_DATA          
  58                  12                3497          READ_ADD -> IDLE              
  59                  13                3478          READ_DATA -> IDLE             


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             14        14         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      88        88         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_top/slaveREF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_ref.sv
    1                                                module slave_ref(slave_ref_if.DUT intr);
    2                                                
    3                                                	parameter IDLE = 3'b000;
    4                                                	parameter CHK_CMD = 3'b001;
    5                                                	parameter WRITE = 3'b010;
    6                                                	parameter READ_ADD = 3'b011;
    7                                                	parameter READ_DATA = 3'b100;
    8                                                	parameter WAIT_WR = 3'b101;
    9                                                	parameter WAIT_RD = 3'b110;
    10                                               	parameter WAIT_RD2 = 3'b111;
    11                                               
    12                                                   (* fsm_encoding = "gray" *)
    13                                               	reg [2:0] cs, ns;
    14                                               	reg data_addr; //0: addr, 1: data
    15                                               	reg [4:0] bit_cntr_wr, bit_cntr_rd; //counting cycles - indicates end of state
    16                                               
    17                                               	reg f_wr, f_rd, f_rd_d;
    18                                               
    19                                               	reg [intr.ADDR_SIZE:0] temp_wr;
    20                                               	reg [intr.ADDR_SIZE-1:0] temp_rd, temp_tx;
    21                                               
    22                                               	reg f_tx;
    23                                               
    24                                               	//State Memory
    25              1                      90109     	always @(posedge intr.clk or negedge intr.rst_n) begin
    26              1                       1604     		if(~intr.rst_n) cs <= IDLE;
    27              1                      88505     		else cs <= ns;
    28                                               	end
    29                                               
    30                                               	//Next State Logic
    31              1                     203192     	always @(*) begin
    32                                               		case(cs)
    33              1                      35217     		IDLE: ns = (intr.SS_n) ? IDLE : CHK_CMD;
    34                                               		CHK_CMD: begin
    35              1                         70     			if(intr.SS_n) ns = IDLE;
    36                                               			else begin
    37              1                      12692     				if(intr.MOSI) ns = WAIT_RD;
    38              1                      12728     				else ns = WAIT_WR;
    39                                               			end
    40                                               		end
    41              1                       8899     		WAIT_WR: ns = (intr.SS_n) ? IDLE : (intr.MOSI) ? IDLE : WRITE;
    42                                               		WAIT_RD: begin
    43              1                         61     			if(intr.SS_n) ns = IDLE;
    44                                               			else begin
    45              1                        413     				if(~intr.MOSI) ns = IDLE;
    46              1                       8399     				else ns = WAIT_RD2;
    47                                               			end
    48                                               		end
    49                                               		WAIT_RD2: begin
    50              1                          5     			if(intr.SS_n) ns = IDLE;
    51                                               			else begin
    52              1                       3951     				if(intr.MOSI && data_addr) ns = READ_DATA;
    53              1                       3497     				else if(~intr.MOSI && ~data_addr) ns = READ_ADD;
    54              1                       4445     				else ns = IDLE;
    55                                               			end
    56                                               		end
    57              1                      52280     		WRITE: ns = (intr.SS_n) ? IDLE : WRITE;
    58              1                      21116     		READ_ADD: ns = (intr.SS_n) ? IDLE : READ_ADD;
    59              1                      39418     		READ_DATA: ns = (intr.SS_n) ? IDLE : READ_DATA;
    60              1                          1     		default: ns = IDLE;
    61                                               		endcase
    62                                               	end
    63                                               
    64                                               	//Output Logic
    65              1                       3435     	always @(posedge intr.tx_valid or negedge intr.rst_n) begin
    66              1                         49     		if(~intr.rst_n) temp_tx <= 0;
    67              1                       3386     		else if(cs == READ_DATA) temp_tx <= intr.tx_data;
    68                                               	end
    69                                               
    70              1                     242002     	always @(posedge intr.clk or negedge intr.rst_n) begin
    71                                               		if(~intr.rst_n) begin
    72              1                       3098     			intr.MISO_ref <= 0;
    73              1                       3098     			intr.rx_valid_ref <= 0;
    74              1                       3098     			temp_wr <= 0;
    75              1                       3098     			temp_rd <= 0;
    76              1                       3098     			bit_cntr_wr <= 0;
    77              1                       3098     			bit_cntr_rd <= 0;
    78              1                       3098     			data_addr <= 0;
    79              1                       3098     			f_wr <= 1;
    80              1                       3098     			f_rd <= 1;
    81              1                       3098     			f_rd_d <= 1;
    82                                               		end
    83                                               		else begin
    84                                               			case(cs)
    85                                               			IDLE: begin
    86              1                      16940     				intr.MISO_ref <= 0;
    87              1                      16940     				intr.rx_valid_ref <= 0;
    88              1                      16940     				temp_wr <= 0;
    89              1                      16940     				temp_rd <= 0;
    90              1                      16940     				bit_cntr_wr <= 0;
    91              1                      16940     				bit_cntr_rd <= 0;
    92              1                      16940     				f_wr <= 1;
    93              1                      16940     				f_rd <= 1;
    94              1                      16940     				f_rd_d <= 1;
    95                                               			end
    96                                               			WRITE: begin
    97              1                      80272     				temp_wr <= {temp_wr[intr.ADDR_SIZE-1:0], intr.MOSI}; //Shift OP (Serial to Parallel)
    98              1                      80272     				bit_cntr_wr <= bit_cntr_wr + 1;
    99                                               				if(f_wr && (bit_cntr_wr == (intr.ADDR_SIZE))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    100             1                       7746     					intr.rx_valid_ref <= 1;
    101             1                       7746     					bit_cntr_wr <= 0;
    102             1                       7746     					f_wr <= 0;
    103                                              				end
    104             1                      72526     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
    105                                              			end
    106                                              			READ_ADD: begin
    107             1                      31903     				temp_rd <= {temp_rd[intr.ADDR_SIZE-2:0], intr.MOSI}; //Shift OP (Serial to Parallel)
    108             1                      31903     				bit_cntr_wr <= bit_cntr_wr + 1;
    109                                              				if(f_rd && (bit_cntr_wr == (intr.ADDR_SIZE-1))) begin //next bit_cntr=10, intr.rx_data_ref is ready
    110             1                       3469     					intr.rx_valid_ref <= 1;
    111             1                       3469     					bit_cntr_wr <= 0;
    112             1                       3469     					f_rd <= 0;
    113                                              				end
    114             1                      28434     				else intr.rx_valid_ref <= 0; //intr.rx_data_ref is not ready yet
    115             1                       3490     				if(intr.SS_n) data_addr <= 1; //intr.SS_n high -> end of state -> READ_DATA next
    116                                              			end
    117                                              			READ_DATA: begin
    118                                              				if(f_rd && (bit_cntr_wr < intr.ADDR_SIZE)) begin //bit_cntr<10, intr.rx_data_ref (dummy) is being transferred
    119             1                      27471     					temp_rd <= {temp_rd[intr.ADDR_SIZE-2:0], intr.MOSI}; //Shift OP (Serial to Parallel)
    120                                              					if(bit_cntr_wr == (intr.ADDR_SIZE-1)) begin //next bit_cntr=10, intr.rx_data_ref is ready
    121             1                          1     						if(intr.tx_valid) intr.rx_valid_ref <= 0;
    122             1                       3386     						else intr.rx_valid_ref <= 1;
    123             1                       3387     						f_rd <= 0;
    124                                              					end
    125             1                      27471     					bit_cntr_wr <= bit_cntr_wr + 1;
    126                                              				end
    127                                              				else begin
    128             1                      40640     					bit_cntr_wr <= 0;
    129             1                      40640     					intr.rx_valid_ref <= 0;
    130                                              				end
    131                                              				if(f_tx && f_rd_d && intr.tx_valid) begin
    132             1                      30441     					intr.MISO_ref <= temp_tx[intr.ADDR_SIZE-1-bit_cntr_rd]; //Parallel to Serial
    133             1                       3381     					if(bit_cntr_rd == (intr.ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
    134                                              					if(bit_cntr_rd > (intr.ADDR_SIZE-1)) begin //next bit_cntr=8, intr.tx_data is ready
    135             1                       3380     						intr.MISO_ref <= 0;
    136             1                       3380     						f_rd_d <= 0;
    137             1                       3380     						f_tx <= 0;
    138                                              					end
    139             1                      30441     					bit_cntr_rd <= bit_cntr_rd + 1;
    140                                              				end
    141                                              				else begin
    142             1                      37670     					intr.MISO_ref <= 0; //intr.MISO_ref=0 as long as intr.tx_valid is low
    143             1                      37670     					bit_cntr_rd <= 0;
    144                                              				end
    145             1                       3476     				if(intr.SS_n) data_addr <= 0; //intr.SS_n high -> end of state -> READ_ADD next
    146                                              			end
    147                                              			default: begin
    148             1                      41678     				intr.MISO_ref <= 0;
    149             1                      41678     				intr.rx_valid_ref <= 0;
    150             1                      41678     				temp_wr <= 0;
    151             1                      41678     				temp_rd <= 0;
    152             1                      41678     				bit_cntr_wr <= 0;
    153             1                      41678     				bit_cntr_rd <= 0;
    154             1                      41678     				f_tx <= 0;
    155                                              			end
    156                                              			endcase
    157                                              
    158                                              			if(intr.SS_n) begin
    159             1                      15143     				temp_wr <= 0;
    160             1                      15143     				temp_rd <= 0;
    161             1                      15143     				intr.rx_valid_ref <= 0;
    162             1                      15143     				intr.MISO_ref <= 0;
    163             1                      15143     				f_tx <= 0;
    164                                              			end
    165                                              		end
    166                                              	end
    167                                              
    168             1                     187012     	assign intr.rx_data_ref = (cs == READ_DATA) ? {2'b11, temp_rd} : (cs == READ_ADD) ? {2'b10, temp_rd} : {1'b0, temp_wr};
    169                                              
    170             1                       3435     	always @(posedge intr.tx_valid or negedge intr.rst_n) begin
    171             1                         49     		if(~intr.rst_n || intr.SS_n) f_tx <= 0;
    172             1                       3386     		else f_tx <= 1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         92        90         2    97.82%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/slaveREF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    bit_cntr_rd[4]           0           0                                0.00 
                                  bit_cntr_rd[3-0]           1           1                              100.00 
                                  bit_cntr_wr[4-0]           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                         data_addr           1           1                              100.00 
                                              f_rd           1           1                              100.00 
                                            f_rd_d           1           1                              100.00 
                                              f_tx           1           1                              100.00 
                                              f_wr           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                      temp_rd[7-0]           1           1                              100.00 
                                      temp_tx[7-0]           1           1                              100.00 
                                      temp_wr[8-0]           1           1                              100.00 

Total Node Count     =         46 
Toggled Node Count   =         45 
Untoggled Node Count =          1 

Toggle Coverage      =      97.82% (90 of 92 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/ramif
=== Design Unit: work.ram_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/ramif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/ramDUT
=== Design Unit: work.ram
=================================================================================

Assertion Coverage:
    Assertions                       8         8         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_top/ramDUT/assertion_reset
                     ram.sv(180)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_rx_inv
                     ram.sv(183)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_save_wr
                     ram.sv(186)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_wr_d
                     ram.sv(189)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_save_rd
                     ram.sv(192)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_rd_d
                     ram.sv(195)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_tx_a
                     ram.sv(198)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_tx_in
                     ram.sv(201)                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_top/ramDUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
------------------------------------IF Branch------------------------------------
    48                                    242002     Count coming in to IF
    48              1                       3098     		if(~intr.rst_n) begin
    54              1                      14596     		else if(intr.rx_valid) begin
                                          224308     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    55                                     14596     Count coming in to CASE
    56              1                       3845     				2'b00: begin
    60              1                       3898     				2'b01: begin
    64              1                       3467     				2'b10: begin
    68              1                       3386     				default: begin
Branch totals: 4 hits of 4 branches = 100.00%



Directive Coverage:
    Directives                       8         8         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_Wrapper_top/ramDUT/cover_reset      ram    Verilog  SVA  ram.sv(181)       49 Covered   
/SPI_Wrapper_top/ramDUT/cover_rx_inv     ram    Verilog  SVA  ram.sv(184)     14594 Covered   
/SPI_Wrapper_top/ramDUT/cover_save_wr    ram    Verilog  SVA  ram.sv(187)     3845 Covered   
/SPI_Wrapper_top/ramDUT/cover_wr_d       ram    Verilog  SVA  ram.sv(190)     3898 Covered   
/SPI_Wrapper_top/ramDUT/cover_save_rd    ram    Verilog  SVA  ram.sv(193)     3466 Covered   
/SPI_Wrapper_top/ramDUT/cover_rd_d       ram    Verilog  SVA  ram.sv(196)     3386 Covered   
/SPI_Wrapper_top/ramDUT/cover_tx_a       ram    Verilog  SVA  ram.sv(199)     3386 Covered   
/SPI_Wrapper_top/ramDUT/cover_tx_in      ram    Verilog  SVA  ram.sv(202)     11209 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        15         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_top/ramDUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
    1                                                module ram (ram_if.DUT intr);
    2                                                
    3                                                	reg [intr.ADDR_SIZE-1:0] write_addr, read_addr;
    4                                                	reg [intr.ADDR_SIZE-1:0] mem [intr.MEM_DEPTH-1:0];
    5                                                
    6                                                
    7                                                
    8                                                /////////////////////////////////Original Code//////////////////////////////////
    9                                                
    10                                               /*	
    11                                               	integer i=0;
    12                                               	always @(posedge intr.clk,negedge intr.rst_n) begin
    13                                               		if(~intr.rst_n) begin
    14                                               			for (i=0; i < intr.MEM_DEPTH; i=i+1) begin 		//memory values should not equal zero following each reset, only Module outputs (and wr/rd addresses).
    15                                               				mem[i] = 0;
    16                                               			end
    17                                               		end
    18                                               		else if(intr.rx_valid) begin
    19                                               			case (intr.din[9:8])								//Should use parameter (intr.ADDR_SIZE) instead of actual size
    20                                               				2'b00: begin
    21                                               					write_addr <= intr.din[7:0];
    22                                               					intr.tx_valid <=0;
    23                                               				end
    24                                               				2'b01: begin
    25                                               					mem [write_addr] <= intr.din[7:0];
    26                                               					intr.tx_valid <=0;
    27                                               				end	
    28                                               				2'b10: begin
    29                                               					read_addr <= intr.din[7:0];
    30                                               					intr.tx_valid <=0;
    31                                               				end
    32                                               				2'b11: begin							//For Code Coverage = 100% -> This branch is moved to default
    33                                               					intr.dout <= mem[read_addr];
    34                                               					intr.tx_valid <=1;
    35                                               				end
    36                                               			endcase
    37                                               		end
    38                                               		else 
    39                                               			intr.tx_valid =0;
    40                                               	end
    41                                               */
    42                                               	
    43                                               
    44                                               
    45                                               /////////////////////////////////Edited Code//////////////////////////////////
    46                                               
    47              1                     242002     	always @(posedge intr.clk,negedge intr.rst_n) begin
    48                                               		if(~intr.rst_n) begin
    49              1                       3098     			intr.dout <= 0;
    50              1                       3098     			intr.tx_valid <= 0;
    51              1                       3098     			write_addr <= 0;
    52              1                       3098     			read_addr <= 0;
    53                                               		end
    54                                               		else if(intr.rx_valid) begin
    55                                               			case (intr.din[intr.ADDR_SIZE+1:intr.ADDR_SIZE])
    56                                               				2'b00: begin
    57              1                       3845     					write_addr <= intr.din[intr.ADDR_SIZE-1:0];
    58              1                       3845     					intr.tx_valid <=0;
    59                                               				end
    60                                               				2'b01: begin
    61              1                       3898     					mem [write_addr] <= intr.din[intr.ADDR_SIZE-1:0];
    62              1                       3898     					intr.tx_valid <=0;
    63                                               				end	
    64                                               				2'b10: begin
    65              1                       3467     					read_addr <= intr.din[intr.ADDR_SIZE-1:0];
    66              1                       3467     					intr.tx_valid <=0;
    67                                               				end
    68                                               				default: begin
    69              1                       3386     					intr.dout <= mem[read_addr];
    70              1                       3386     					intr.tx_valid <=1;
    71                                               				end
    72                                               			endcase
    73                                               		end
    74                                               	end
    75                                               
    76                                               
    77                                               `ifdef SIM
    78                                               		//For Visual Clarity
    79                                               		logic [1:0] signal;
    80                                               		logic [intr.ADDR_SIZE-1:0] data;
    81              1                     137056     		assign signal = intr.din[intr.ADDR_SIZE+1 : intr.ADDR_SIZE];
    82              1                     137056     		assign data = intr.din[intr.ADDR_SIZE-1 : 0];

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52        52         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/ramDUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         data[7-0]           1           1                              100.00 
                                    read_addr[7-0]           1           1                              100.00 
                                       signal[1-0]           1           1                              100.00 
                                   write_addr[7-0]           1           1                              100.00 

Total Node Count     =         26 
Toggled Node Count   =         26 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (52 of 52 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/ram_refif
=== Design Unit: work.ram_ref_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/ram_refif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           1           1                              100.00 
                                     dout_ref[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_valid_ref           1           1                              100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top/ramREF
=== Design Unit: work.ram_ref
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_top/ramREF

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_ref.sv
------------------------------------IF Branch------------------------------------
    13                                    242002     Count coming in to IF
    13              1                       3098     		if(~intr.rst_n) begin
    19              1                      14596     		else if(intr.rx_valid) begin
                                          224308     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    20                                     14596     Count coming in to CASE
    21              1                       3845     				2'b00: begin
    25              1                       3898     				2'b01: begin
    29              1                       3467     				2'b10: begin
    33              1                       3386     				default: begin
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        15         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_top/ramREF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_ref.sv
    1                                                module ram_ref (ram_ref_if.DUT intr);
    2                                                
    3                                                	reg [intr.ADDR_SIZE-1:0] wr_addr, rd_addr;
    4                                                	reg [intr.ADDR_SIZE-1:0] mem [intr.MEM_DEPTH-1:0];
    5                                                
    6                                                	wire [1:0] signal;
    7                                                	wire [intr.ADDR_SIZE-1:0] data;
    8                                                
    9               1                     135333     	assign signal = intr.din[intr.ADDR_SIZE+1:intr.ADDR_SIZE];
    10              1                     135333         assign data = intr.din[intr.ADDR_SIZE-1:0];
    11                                               
    12              1                     242002     	always @(posedge intr.clk or negedge intr.rst_n) begin
    13                                               		if(~intr.rst_n) begin
    14              1                       3098     			intr.dout_ref <= 0;
    15              1                       3098     			intr.tx_valid_ref <= 0;
    16              1                       3098     			wr_addr <= 0;
    17              1                       3098     			rd_addr <= 0;
    18                                               		end
    19                                               		else if(intr.rx_valid) begin
    20                                               			case (signal)
    21                                               				2'b00: begin
    22              1                       3845     					wr_addr <= data;
    23              1                       3845     					intr.tx_valid_ref <=0;
    24                                               				end
    25                                               				2'b01: begin
    26              1                       3898     					mem [wr_addr] <= data;
    27              1                       3898     					intr.tx_valid_ref <=0;
    28                                               				end	
    29                                               				2'b10: begin
    30              1                       3467     					rd_addr <= data;
    31              1                       3467     					intr.tx_valid_ref <=0;
    32                                               				end
    33                                               				default: begin
    34              1                       3386     					intr.dout_ref <= mem[rd_addr];
    35              1                       3386     					intr.tx_valid_ref <=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52        52         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top/ramREF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         data[0-7]           1           1                              100.00 
                                      rd_addr[7-0]           1           1                              100.00 
                                       signal[0-1]           1           1                              100.00 
                                      wr_addr[7-0]           1           1                              100.00 

Total Node Count     =         26 
Toggled Node Count   =         26 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (52 of 52 bins)

=================================================================================
=== Instance: /SPI_Wrapper_top
=== Design Unit: work.SPI_Wrapper_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        36         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_top.sv
    5                                                module SPI_Wrapper_top;
    6                                                	bit clk;
    7                                                
    8                                                	initial begin
    9               1                          1     		forever #1 clk = ~clk;
    9               2                     483907     
    9               3                     483906     
    10                                               	end
    11                                               
    12                                               	SPI_Wrapper_if SPI_Wrapperif (clk);
    13                                               	SPI_Wrapper SPI_WrapperDUT (SPI_Wrapperif);
    14                                               
    15                                               	SPI_Wrapper_ref_if SPI_Wrapper_refif (clk);
    16                                               	SPI_Wrapper_ref SPI_WrapperREF (SPI_Wrapper_refif);
    17                                               
    18                                               	slave_if slaveif (clk);
    19                                               	slave slaveDUT (slaveif);
    20                                               
    21                                               	slave_ref_if slaverefif (clk);
    22                                               	slave_ref slaveREF (slaverefif);
    23                                               
    24                                               	ram_if ramif (clk);
    25                                               	ram ramDUT (ramif);
    26                                               
    27                                               	ram_ref_if ram_refif (clk);
    28                                               	ram_ref ramREF (ram_refif);
    29                                               
    30                                               	//Design Connections
    31                                               	//Slave
    32              1                        100     	assign slaveif.rst_n = SPI_Wrapperif.rst_n;
    33              1                      31787     	assign slaveif.SS_n = SPI_Wrapperif.SS_n;
    34              1                     113839     	assign slaveif.MOSI = SPI_Wrapperif.MOSI;
    35              1                       6774     	assign slaveif.tx_valid = SPI_WrapperDUT.tx_valid1;
    36              1                       3362     	assign slaveif.tx_data = SPI_WrapperDUT.tx_data1;
    37              1                      15717     	assign SPI_Wrapperif.MISO = slaveif.MISO;
    38              1                      29193     	assign SPI_WrapperDUT.rx_valid1 = slaveif.rx_valid;
    39              1                     137056     	assign SPI_WrapperDUT.rx_data1 = slaveif.rx_data;
    40                                               
    41                                               	//RAM
    42              1                        100     	assign ramif.rst_n = SPI_Wrapperif.rst_n;
    43              1                      29194     	assign ramif.rx_valid = SPI_WrapperDUT.rx_valid1;
    44              1                     137056     	assign ramif.din = SPI_WrapperDUT.rx_data1;
    45              1                       6773     	assign SPI_WrapperDUT.tx_valid1 = ramif.tx_valid;
    46              1                       3362     	assign SPI_WrapperDUT.tx_data1 = ramif.dout;
    47                                               
    48                                               	//Reference Model Connections
    49                                               	//Slave
    50              1                        100     	assign slaverefif.rst_n = SPI_Wrapper_refif.rst_n;
    51              1                      31787     	assign slaverefif.SS_n = SPI_Wrapper_refif.SS_n;
    52              1                     113839     	assign slaverefif.MOSI = SPI_Wrapper_refif.MOSI;
    53              1                       6774     	assign slaverefif.tx_valid = SPI_WrapperREF.tx_valid;
    54              1                       3362     	assign slaverefif.tx_data = SPI_WrapperREF.tx_data;
    55              1                      15719     	assign SPI_Wrapper_refif.MISO_ref = slaverefif.MISO_ref;
    56              1                      29198     	assign SPI_WrapperREF.rx_valid = slaverefif.rx_valid_ref;
    57              1                     135333     	assign SPI_WrapperREF.rx_data = slaverefif.rx_data_ref;
    58                                               
    59                                               	//RAM
    60              1                        100     	assign ram_refif.rst_n = SPI_Wrapper_refif.rst_n;
    61              1                      29194     	assign ram_refif.rx_valid = SPI_WrapperREF.rx_valid;
    62              1                     135333     	assign ram_refif.din = SPI_WrapperREF.rx_data;
    63              1                       6773     	assign SPI_WrapperREF.tx_valid = ram_refif.tx_valid_ref;
    64              1                       3362     	assign SPI_WrapperREF.tx_data = ram_refif.dout_ref;
    65                                               
    66                                               	initial begin
    67              1                          1     		uvm_config_db#(virtual SPI_Wrapper_if)::set(null, "uvm_test_top", "SPI_Wrapper_IF", SPI_Wrapperif);
    68              1                          1     		uvm_config_db#(virtual SPI_Wrapper_ref_if)::set(null, "uvm_test_top", "SPI_Wrapper_REF_IF", SPI_Wrapper_refif);
    69              1                          1     		uvm_config_db#(virtual slave_if)::set(null, "uvm_test_top", "SLAVE_IF", slaveif);
    70              1                          1     		uvm_config_db#(virtual slave_ref_if)::set(null, "uvm_test_top", "SLAVE_REF_IF", slaverefif);
    71              1                          1     		uvm_config_db#(virtual ram_if)::set(null, "uvm_test_top", "RAM_IF", ramif);
    72              1                          1     		uvm_config_db#(virtual ram_ref_if)::set(null, "uvm_test_top", "RAM_REF_IF", ram_refif);
    73              1                          1     		run_test("SPI_Wrapper_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_Wrapper_top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_Wrapper_sequence_item_pkg
=== Design Unit: work.SPI_Wrapper_sequence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         8         8    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_sequence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_sequence_item_pkg.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                     241953     Count coming in to IF
    7               2                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
    7               4                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                     241953     Count coming in to IF
    7               5                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    33                                    241953     Count coming in to IF
    33              1                      49269     			if(i == 0) begin
                                          192684     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                    241953     Count coming in to IF
    67              1                      49269     			if(i == 0) begin
    73              1                     192684     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                    241953     Count coming in to IF
    79              1                      19267     			if(i > ADDR_SIZE + 1) i = 0;
    80              1                     222686     			else i++;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         3         2    60.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_sequence_item_pkg --

  File SPI_Wrapper_sequence_item_pkg.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (this.i == 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (this.i == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.i == 0)_0       -                             
  Row   2:          1  (this.i == 0)_1       -                             

----------------Focused Condition View-------------------
Line       67 Item    1  (this.i == 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (this.i == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.i == 0)_0       -                             
  Row   2:          1  (this.i == 0)_1       -                             

----------------Focused Condition View-------------------
Line       79 Item    1  (this.i > (8 + 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.i > (8 + 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.i > (8 + 1))_0  -                             
  Row   2:          1  (this.i > (8 + 1))_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        17        10    62.96%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_sequence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_sequence_item_pkg.sv
    1                                                package SPI_Wrapper_sequence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class SPI_Wrapper_sequence_item extends uvm_sequence_item;
    7               1                    ***0***     		`uvm_object_utils(SPI_Wrapper_sequence_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                     241953     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                     241953     
    7              10                    ***0***     
    8                                                
    9                                                		rand bit rst_n, SS_n, MOSI;
    10                                               
    11                                               		bit MISO, MISO_ref;
    12                                               
    13                                               		randc bit [ADDR_SIZE-1:0] txn;
    14                                               
    15                                               		bit MOSI_txn_wr_add, MOSI_txn_wr_data, MOSI_txn_rd_add, MOSI_txn_rd_data;
    16                                               		int i;
    17                                               
    18                                               		function new(string name = "SPI_Wrapper_sequence_item");
    19              1                     532633     			super.new(name);
    20                                               		endfunction : new
    21                                               
    22                                               		function string convert2string();
    23              1                    ***0***     			return $sformatf("%s 	rst_n = 0b%0b, 	SS_n = 0b%0b, 	MOSI = 0b%0b, 	MISO = 0b%0b",
    24                                               								super.convert2string(), rst_n, SS_n, MOSI, MISO);
    25                                               		endfunction : convert2string
    26                                               
    27                                               		function string convert2string_stimulus();
    28              1                    ***0***     			return $sformatf("rst_n = 0b%0b, 	SS_n = 0b%0b, 	MOSI = 0b%0b",
    29                                               								rst_n, SS_n, MOSI);
    30                                               		endfunction : convert2string_stimulus
    31                                               
    32                                               		function void pre_randomize();
    33                                               			if(i == 0) begin
    34              1                      49269     				MOSI_txn_wr_add = 0;
    35              1                      49269     				MOSI_txn_wr_data = 0;
    36              1                      49269     				MOSI_txn_rd_add = 1;
    37              1                      49269     				MOSI_txn_rd_data = 1;
    38                                               			end
    39                                               		endfunction : pre_randomize
    40                                               
    41                                               		//Constraints
    42                                               		constraint rst_c {
    43                                               			rst_n 			dist {0:=2, 	1:=98};				//rst_n is inactive most of the time
    44                                               		}
    45                                               
    46                                               		constraint SS_c {
    47                                               			SS_n 			dist {0:=95,	1:=5};				//SS_n is active most of the time
    48                                               		}
    49                                               
    50                                               		constraint MOSI_wr_add_c {
    51                                               			MOSI == MOSI_txn_wr_add;
    52                                               		}
    53                                               
    54                                               		constraint MOSI_wr_data_c {
    55                                               			MOSI == MOSI_txn_wr_data;
    56                                               		}
    57                                               
    58                                               		constraint MOSI_rd_add_c {
    59                                               			MOSI == MOSI_txn_rd_add;
    60                                               		}
    61                                               
    62                                               		constraint MOSI_rd_data_c {
    63                                               			MOSI == MOSI_txn_rd_data;
    64                                               		}
    65                                               		
    66                                               		function void post_randomize();
    67                                               			if(i == 0) begin
    68              1                      49269     				temp_txn_wr_add = {2'b00, txn};
    69              1                      49269     				temp_txn_wr_data = {2'b01, txn};
    70              1                      49269     				temp_txn_rd_add = {2'b10, txn};
    71              1                      49269     				temp_txn_rd_data = {2'b11, txn};
    72                                               			end
    73                                               			else begin
    74              1                     192684     				MOSI_txn_wr_add = temp_txn_wr_add[ADDR_SIZE + 1 - i];
    75              1                     192684     				MOSI_txn_wr_data = temp_txn_wr_data[ADDR_SIZE + 1 - i];
    76              1                     192684     				MOSI_txn_rd_add = temp_txn_rd_add[ADDR_SIZE + 1 - i];
    77              1                     192684     				MOSI_txn_rd_data = temp_txn_rd_data[ADDR_SIZE + 1 - i];
    78                                               			end
    79              1                      19267     			if(i > ADDR_SIZE + 1) i = 0;
    80              1                     222686     			else i++;


=================================================================================
=== Instance: /SPI_Wrapper_sequence_pkg
=== Design Unit: work.SPI_Wrapper_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                      18        18         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_reset_sequence/body/#ublk#252081719#102/immed__104
                     SPI_Wrapper_sequence_pkg.sv(104)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/start_seq/immed__134
                     SPI_Wrapper_sequence_pkg.sv(134)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/end_seq/immed__142
                     SPI_Wrapper_sequence_pkg.sv(142)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/write_add_seq/#ublk#252081719#152/immed__154
                     SPI_Wrapper_sequence_pkg.sv(154)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/write_data_seq/#ublk#252081719#166/immed__168
                     SPI_Wrapper_sequence_pkg.sv(168)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/start_seq/immed__199
                     SPI_Wrapper_sequence_pkg.sv(199)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/end_seq/immed__207
                     SPI_Wrapper_sequence_pkg.sv(207)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/read_add_seq/#ublk#252081719#217/immed__219
                     SPI_Wrapper_sequence_pkg.sv(219)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/read_data_seq/#ublk#252081719#231/immed__233
                     SPI_Wrapper_sequence_pkg.sv(233)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/read_data_seq/#ublk#252081719#240/immed__242
                     SPI_Wrapper_sequence_pkg.sv(242)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/start_seq/immed__277
                     SPI_Wrapper_sequence_pkg.sv(277)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/end_seq/immed__285
                     SPI_Wrapper_sequence_pkg.sv(285)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/write_add_seq/#ublk#252081719#295/immed__297
                     SPI_Wrapper_sequence_pkg.sv(297)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/write_data_seq/#ublk#252081719#309/immed__311
                     SPI_Wrapper_sequence_pkg.sv(311)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/read_add_seq/#ublk#252081719#323/immed__325
                     SPI_Wrapper_sequence_pkg.sv(325)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/read_data_seq/#ublk#252081719#337/immed__339
                     SPI_Wrapper_sequence_pkg.sv(339)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/read_data_seq/#ublk#252081719#346/immed__348
                     SPI_Wrapper_sequence_pkg.sv(348)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_main_sequence/body/#ublk#252081719#372/immed__374
                     SPI_Wrapper_sequence_pkg.sv(374)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        55        14        41    25.45%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_sequence_pkg.sv
------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              1                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              2                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              3                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
    91              4                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              5                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              6                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             2                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             3                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
    114             4                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             5                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             6                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    179                                  ***0***     Count coming in to IF
    179             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    179                                        1     Count coming in to IF
    179             2                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    179                                  ***0***     Count coming in to IF
    179             3                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
    179             4                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    179                                        1     Count coming in to IF
    179             5                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    179                                  ***0***     Count coming in to IF
    179             6                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    253                                  ***0***     Count coming in to IF
    253             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    253                                        1     Count coming in to IF
    253             2                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    253                                  ***0***     Count coming in to IF
    253             3                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
    253             4                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    253                                        1     Count coming in to IF
    253             5                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    253                                  ***0***     Count coming in to IF
    253             6                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    263                                     3000     Count coming in to CASE
    264             1                        731     					0: write_add_seq(seq_item);
    265             1                        770     					1: write_data_seq(seq_item);
    266             1                        776     					2: read_add_seq(seq_item);
    267             1                        723     					3: read_data_seq(seq_item);
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    359                                  ***0***     Count coming in to IF
    359             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    359                                        1     Count coming in to IF
    359             2                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    359                                  ***0***     Count coming in to IF
    359             3                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
    359             4                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    359                                        1     Count coming in to IF
    359             5                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    359                                  ***0***     Count coming in to IF
    359             6                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         0        10     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_sequence_pkg --

  File SPI_Wrapper_sequence_pkg.sv
----------------Focused Condition View-------------------
Line       91 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       91 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       114 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       114 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       179 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       179 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       253 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       253 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       359 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       359 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     173       133        40    76.87%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_sequence_pkg.sv
    1                                                package SPI_Wrapper_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_Wrapper_sequence_item_pkg::*;
    4                                                import shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                parameter TESTS = 3000;
    8                                                /*
    9                                                	class default_sequences extends uvm_sequence #(SPI_Wrapper_sequence_item);
    10                                               
    11                                               		function new(string name = "default_sequences");
    12                                               			super.new(name);
    13                                               		endfunction : new
    14                                               
    15                                               		SPI_Wrapper_sequence_item seq_item;
    16                                               
    17                                               		////////////////////////////////START & END////////////////////////////////
    18                                               		task start_seq;
    19                                               			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    20                                               			start_item(seq_item);
    21                                               			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    22                                               			finish_item(seq_item);
    23                                               		endtask : start_seq
    24                                               
    25                                               		task end_seq;
    26                                               			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    27                                               			start_item(seq_item);
    28                                               			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    29                                               			finish_item(seq_item);
    30                                               		endtask : end_seq
    31                                               
    32                                               		//////////////////////////////WRITE_ADDRESS//////////////////////////////
    33                                               		task write_add_seq;
    34                                               			start_seq;
    35                                               			repeat(ADDR_SIZE + 3) begin
    36                                               				seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    37                                               				start_item(seq_item);
    38                                               				seq_item.constraint_mode(0);
    39                                               				seq_item.MOSI_wr_add_c.constraint_mode(1);
    40                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    41                                               				finish_item(seq_item);
    42                                               			end
    43                                               			end_seq;
    44                                               		endtask : write_add_seq
    45                                               
    46                                               		///////////////////////////////WRITE_DATA///////////////////////////////
    47                                               		task write_data_seq;
    48                                               			start_seq;
    49                                               			repeat(ADDR_SIZE + 3) begin
    50                                               				seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    51                                               				start_item(seq_item);
    52                                               				seq_item.constraint_mode(0);
    53                                               				seq_item.MOSI_wr_data_c.constraint_mode(1);
    54                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    55                                               				finish_item(seq_item);
    56                                               			end
    57                                               			end_seq;
    58                                               		endtask : write_data_seq
    59                                               
    60                                               		//////////////////////////////READ_ADDRESS//////////////////////////////
    61                                               		task read_add_seq;
    62                                               			start_seq;
    63                                               			repeat(ADDR_SIZE + 3) begin
    64                                               				seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    65                                               				start_item(seq_item);
    66                                               				seq_item.constraint_mode(0);
    67                                               				seq_item.MOSI_rd_add_c.constraint_mode(1);
    68                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    69                                               				finish_item(seq_item);
    70                                               			end
    71                                               			end_seq;
    72                                               		endtask : read_add_seq
    73                                               
    74                                               		///////////////////////////////READ_DATA///////////////////////////////
    75                                               		task read_data_seq;
    76                                               			start_seq;
    77                                               			repeat(ADDR_SIZE + 3) begin
    78                                               				seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    79                                               				start_item(seq_item);
    80                                               				seq_item.constraint_mode(0);
    81                                               				seq_item.MOSI_rd_data_c.constraint_mode(1);
    82                                               				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    83                                               				finish_item(seq_item);
    84                                               			end
    85                                               			end_seq;
    86                                               		endtask : read_data_seq
    87                                               
    88                                               	endclass : default_sequences
    89                                               */
    90                                               	class SPI_Wrapper_reset_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
    91              1                    ***0***     		`uvm_object_utils(SPI_Wrapper_reset_sequence)
    91              2                    ***0***     
    91              3                    ***0***     
    91              4                    ***0***     
    91              5                    ***0***     
    91              6                          1     
    91              7                    ***0***     
    91              8                    ***0***     
    91              9                          1     
    91             10                    ***0***     
    92                                               
    93                                               		SPI_Wrapper_sequence_item seq_item;
    94                                               
    95                                               		function new(string name = "SPI_Wrapper_reset_sequence");
    96              1                          1     			super.new(name);
    97                                               		endfunction : new
    98                                               
    99                                               		task body();
    100             1                          1     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    101             1                          1     			seq_item.constraint_mode(0);
    102             1                       3000     			repeat(TESTS) begin
    103             1                       3000     				start_item(seq_item);
    104                                              				assert(seq_item.randomize() with {rst_n == 0;});
    105             1                       3000     				finish_item(seq_item);
    106                                              			end
    107                                              		endtask : body
    108                                              
    109                                              	endclass : SPI_Wrapper_reset_sequence
    110                                              
    111                                              
    112                                              
    113                                              	class SPI_Wrapper_write_only_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
    114             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_only_sequence)
    114             2                    ***0***     
    114             3                    ***0***     
    114             4                    ***0***     
    114             5                    ***0***     
    114             6                          1     
    114             7                    ***0***     
    114             8                    ***0***     
    114             9                          1     
    114            10                    ***0***     
    115                                              
    116                                              		SPI_Wrapper_sequence_item seq_item;
    117                                              
    118                                              		function new(string name = "SPI_Wrapper_write_only_sequence");
    119             1                          1     			super.new(name);
    120                                              		endfunction : new
    121                                              
    122                                              		task body();
    123             1                       3000     			repeat(TESTS) begin
    124             1                       3000     				write_add_seq(seq_item);
    125             1                       3000     				write_data_seq(seq_item);
    126                                              			end
    127                                              		endtask : body
    128                                              
    129                                              		////////////////////////////////START & END////////////////////////////////
    130                                              		task start_seq(SPI_Wrapper_sequence_item seq_item);
    131             1                       6000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    132             1                       6000     			seq_item.constraint_mode(0);
    133             1                       6000     			start_item(seq_item);
    134                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    135                                              			finish_item(seq_item);
    136                                              		endtask : start_seq
    137                                              
    138                                              		task end_seq(SPI_Wrapper_sequence_item seq_item);
    139             1                       6000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    140             1                       6000     			seq_item.constraint_mode(0);
    141             1                       6000     			start_item(seq_item);
    142                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    143             1                       6000     			finish_item(seq_item);
    144                                              		endtask : end_seq
    145                                              
    146                                              		//////////////////////////////WRITE_ADDRESS//////////////////////////////
    147                                              		task write_add_seq(SPI_Wrapper_sequence_item seq_item);
    148             1                       3000     			start_seq(seq_item);
    149             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    150             1                       3000     			seq_item.constraint_mode(0);
    151             1                       3000     			seq_item.MOSI_wr_add_c.constraint_mode(1);
    152             1                      33000     			repeat(ADDR_SIZE + 3) begin
    153             1                      33000     				start_item(seq_item);
    154                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    155             1                      33000     				finish_item(seq_item);
    156                                              			end
    157             1                       3000     			end_seq(seq_item);
    158                                              		endtask : write_add_seq
    159                                              
    160                                              		///////////////////////////////WRITE_DATA///////////////////////////////
    161                                              		task write_data_seq(SPI_Wrapper_sequence_item seq_item);
    162             1                       3000     			start_seq(seq_item);
    163             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    164             1                       3000     			seq_item.constraint_mode(0);
    165             1                       3000     			seq_item.MOSI_wr_data_c.constraint_mode(1);
    166             1                      33000     			repeat(ADDR_SIZE + 3) begin
    167             1                      33000     				start_item(seq_item);
    168                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    169             1                      33000     				finish_item(seq_item);
    170                                              			end
    171             1                       3000     			end_seq(seq_item);
    172                                              		endtask : write_data_seq
    173                                              
    174                                              	endclass : SPI_Wrapper_write_only_sequence
    175                                              
    176                                              
    177                                              
    178                                              	class SPI_Wrapper_read_only_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
    179             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_read_only_sequence)
    179             2                    ***0***     
    179             3                    ***0***     
    179             4                    ***0***     
    179             5                    ***0***     
    179             6                          1     
    179             7                    ***0***     
    179             8                    ***0***     
    179             9                          1     
    179            10                    ***0***     
    180                                              
    181                                              		SPI_Wrapper_sequence_item seq_item;
    182                                              
    183                                              		function new(string name = "SPI_Wrapper_read_only_sequence");
    184             1                          1     			super.new(name);
    185                                              		endfunction : new
    186                                              
    187                                              		task body();
    188             1                       3000     			repeat(TESTS) begin
    189             1                       3000     				read_add_seq(seq_item);
    190             1                       3000     				read_data_seq(seq_item);
    191                                              			end
    192                                              		endtask : body
    193                                              
    194                                              		////////////////////////////////START & END////////////////////////////////
    195                                              		task start_seq(SPI_Wrapper_sequence_item seq_item);
    196             1                       6000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    197             1                       6000     			seq_item.constraint_mode(0);
    198             1                       6000     			start_item(seq_item);
    199                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    200                                              			finish_item(seq_item);
    201                                              		endtask : start_seq
    202                                              
    203                                              		task end_seq(SPI_Wrapper_sequence_item seq_item);
    204             1                       6000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    205             1                       6000     			seq_item.constraint_mode(0);
    206             1                       6000     			start_item(seq_item);
    207                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    208             1                       6000     			finish_item(seq_item);
    209                                              		endtask : end_seq
    210                                              
    211                                              		//////////////////////////////READ_ADDRESS//////////////////////////////
    212                                              		task read_add_seq(SPI_Wrapper_sequence_item seq_item);
    213             1                       3000     			start_seq(seq_item);
    214             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    215             1                       3000     			seq_item.constraint_mode(0);
    216             1                       3000     			seq_item.MOSI_rd_add_c.constraint_mode(1);
    217             1                      33000     			repeat(ADDR_SIZE + 3) begin
    218             1                      33000     				start_item(seq_item);
    219                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    220             1                      33000     				finish_item(seq_item);
    221                                              			end
    222             1                       3000     			end_seq(seq_item);
    223                                              		endtask : read_add_seq
    224                                              
    225                                              		///////////////////////////////READ_DATA///////////////////////////////
    226                                              		task read_data_seq(SPI_Wrapper_sequence_item seq_item);
    227             1                       3000     			start_seq(seq_item);
    228             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    229             1                       3000     			seq_item.constraint_mode(0);
    230             1                       3000     			seq_item.MOSI_rd_data_c.constraint_mode(1);
    231             1                      33000     			repeat(ADDR_SIZE + 3) begin
    232             1                      33000     				start_item(seq_item);
    233                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    234             1                      33000     				finish_item(seq_item);
    235                                              			end
    236                                              
    237             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    238             1                       3000     			seq_item.constraint_mode(0);
    239                                              			//seq_item.MOSI_rd_data_c.constraint_mode(1);
    240             1                      33000     			repeat(ADDR_SIZE + 3) begin
    241             1                      33000     				start_item(seq_item);
    242                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    243             1                      33000     				finish_item(seq_item);
    244                                              			end
    245             1                       3000     			end_seq(seq_item);
    246                                              		endtask : read_data_seq
    247                                              
    248                                              	endclass : SPI_Wrapper_read_only_sequence
    249                                              
    250                                              
    251                                              
    252                                              	class SPI_Wrapper_write_read_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
    253             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_write_read_sequence)
    253             2                    ***0***     
    253             3                    ***0***     
    253             4                    ***0***     
    253             5                    ***0***     
    253             6                          1     
    253             7                    ***0***     
    253             8                    ***0***     
    253             9                          1     
    253            10                    ***0***     
    254                                              
    255                                              		SPI_Wrapper_sequence_item seq_item;
    256                                              
    257                                              		function new(string name = "SPI_Wrapper_write_read_sequence");
    258             1                          1     			super.new(name);
    259                                              		endfunction : new
    260                                              
    261                                              		task body();
    262             1                       3000     			repeat(TESTS) begin
    263                                              				case($urandom_range(0,3))
    264             1                        731     					0: write_add_seq(seq_item);
    265             1                        770     					1: write_data_seq(seq_item);
    266             1                        776     					2: read_add_seq(seq_item);
    267             1                        723     					3: read_data_seq(seq_item);
    268                                              				endcase //seq_item.selector_seq
    269                                              			end
    270                                              		endtask : body
    271                                              
    272                                              		////////////////////////////////START & END////////////////////////////////
    273                                              		task start_seq(SPI_Wrapper_sequence_item seq_item);
    274             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    275             1                       3000     			seq_item.constraint_mode(0);
    276             1                       3000     			start_item(seq_item);
    277                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;})
    278                                              			finish_item(seq_item);
    279                                              		endtask : start_seq
    280                                              
    281                                              		task end_seq(SPI_Wrapper_sequence_item seq_item);
    282             1                       3000     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    283             1                       3000     			seq_item.constraint_mode(0);
    284             1                       3000     			start_item(seq_item);
    285                                              			assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
    286             1                       3000     			finish_item(seq_item);
    287                                              		endtask : end_seq
    288                                              
    289                                              		//////////////////////////////WRITE_ADDRESS//////////////////////////////
    290                                              		task write_add_seq(SPI_Wrapper_sequence_item seq_item);
    291             1                        731     			start_seq(seq_item);
    292             1                        731     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    293             1                        731     			seq_item.constraint_mode(0);
    294             1                        731     			seq_item.MOSI_wr_add_c.constraint_mode(1);
    295             1                       8041     			repeat(ADDR_SIZE + 3) begin
    296             1                       8041     				start_item(seq_item);
    297                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    298             1                       8041     				finish_item(seq_item);
    299                                              			end
    300             1                        731     			end_seq(seq_item);
    301                                              		endtask : write_add_seq
    302                                              
    303                                              		///////////////////////////////WRITE_DATA///////////////////////////////
    304                                              		task write_data_seq(SPI_Wrapper_sequence_item seq_item);
    305             1                        770     			start_seq(seq_item);
    306             1                        770     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    307             1                        770     			seq_item.constraint_mode(0);
    308             1                        770     			seq_item.MOSI_wr_data_c.constraint_mode(1);
    309             1                       8470     			repeat(ADDR_SIZE + 3) begin
    310             1                       8470     				start_item(seq_item);
    311                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    312             1                       8470     				finish_item(seq_item);
    313                                              			end
    314             1                        770     			end_seq(seq_item);
    315                                              		endtask : write_data_seq
    316                                              
    317                                              		//////////////////////////////READ_ADDRESS//////////////////////////////
    318                                              		task read_add_seq(SPI_Wrapper_sequence_item seq_item);
    319             1                        776     			start_seq(seq_item);
    320             1                        776     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    321             1                        776     			seq_item.constraint_mode(0);
    322             1                        776     			seq_item.MOSI_rd_add_c.constraint_mode(1);
    323             1                       8536     			repeat(ADDR_SIZE + 3) begin
    324             1                       8536     				start_item(seq_item);
    325                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    326             1                       8536     				finish_item(seq_item);
    327                                              			end
    328             1                        776     			end_seq(seq_item);
    329                                              		endtask : read_add_seq
    330                                              
    331                                              		///////////////////////////////READ_DATA///////////////////////////////
    332                                              		task read_data_seq(SPI_Wrapper_sequence_item seq_item);
    333             1                        723     			start_seq(seq_item);
    334             1                        723     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    335             1                        723     			seq_item.constraint_mode(0);
    336             1                        723     			seq_item.MOSI_rd_data_c.constraint_mode(1);
    337             1                       7953     			repeat(ADDR_SIZE + 3) begin
    338             1                       7953     				start_item(seq_item);
    339                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    340             1                       7953     				finish_item(seq_item);
    341                                              			end
    342                                              
    343             1                        723     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    344             1                        723     			seq_item.constraint_mode(0);
    345                                              			//seq_item.MOSI_rd_data_c.constraint_mode(1);
    346             1                       7953     			repeat(ADDR_SIZE + 3) begin
    347             1                       7953     				start_item(seq_item);
    348                                              				assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
    349             1                       7953     				finish_item(seq_item);
    350                                              			end
    351             1                        723     			end_seq(seq_item);
    352                                              		endtask : read_data_seq
    353                                              
    354                                              	endclass : SPI_Wrapper_write_read_sequence
    355                                              	
    356                                              
    357                                              
    358                                              	class SPI_Wrapper_main_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
    359             1                    ***0***     		`uvm_object_utils(SPI_Wrapper_main_sequence)
    359             2                    ***0***     
    359             3                    ***0***     
    359             4                    ***0***     
    359             5                    ***0***     
    359             6                          1     
    359             7                    ***0***     
    359             8                    ***0***     
    359             9                          1     
    359            10                    ***0***     
    360                                              
    361                                              		SPI_Wrapper_sequence_item seq_item;
    362                                              
    363                                              		function new(string name = "SPI_Wrapper_main_sequence");
    364             1                          1     			super.new(name);
    365                                              		endfunction : new
    366                                              
    367                                              		task body();
    368             1                          1     			seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
    369             1                          1     			seq_item.constraint_mode(0);
    370             1                          1     			seq_item.rst_c.constraint_mode(1);
    371             1                          1     			seq_item.SS_c.constraint_mode(1);
    372             1                       3000     			repeat(TESTS) begin
    373             1                       3000     				start_item(seq_item);
    374                                              				assert(seq_item.randomize());
    375             1                       3000     				finish_item(seq_item);


=================================================================================
=== Instance: /ram_sequence_item_pkg
=== Design Unit: work.ram_sequence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_sequence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_sequence_item_pkg.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     		`uvm_object_utils(ram_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     		`uvm_object_utils(ram_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     		`uvm_object_utils(ram_sequence_item)
    7               4                    ***0***     		`uvm_object_utils(ram_sequence_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     		`uvm_object_utils(ram_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     		`uvm_object_utils(ram_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_sequence_item_pkg --

  File ram_sequence_item_pkg.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         1        13     7.14%

================================Statement Details================================

Statement Coverage for instance /ram_sequence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_sequence_item_pkg.sv
    1                                                package ram_sequence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class ram_sequence_item extends uvm_sequence_item;
    7               1                    ***0***     		`uvm_object_utils(ram_sequence_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                		rand bit rst_n, rx_valid;
    10                                               		//rand logic [ADDR_SIZE+1:0] din;
    11                                               		logic [ADDR_SIZE-1:0] dout;
    12                                               		bit tx_valid;
    13                                               
    14                                               		logic [ADDR_SIZE-1:0] dout_ref;
    15                                               		bit tx_valid_ref;
    16                                               
    17                                               		rand signal_e signal;
    18                                               		rand logic [ADDR_SIZE-1:0] data;
    19                                               
    20                                               		//For post randomization
    21                                               		signal_e signal_old;
    22                                               
    23                                               		//For specifying valid addresses (that have been written previously)
    24                                               		logic [ADDR_SIZE-1:0] valid_addr_q[$];
    25                                               
    26                                               		rand bit [1:0] selector_data;
    27                                               
    28                                               		function new(string name = "ram_sequence_item");
    29              1                     241954     			super.new(name);
    30                                               		endfunction : new
    31                                               
    32                                               		function string convert2string();
    33              1                    ***0***     			return $sformatf("%s 	rst_n = 0b%0b, 	rx_valid = 0b%0b, 	din = 0x%0h, 	tx_valid = 0b%0b, 	dout = 0x%0h",
    34                                               								super.convert2string(), rst_n, rx_valid, {signal, data}, tx_valid, dout);
    35                                               		endfunction : convert2string
    36                                               
    37                                               		function string convert2string_stimulus();
    38              1                    ***0***     			return $sformatf("rst_n = 0b%0b, 	rx_valid = 0b%0b, 	din = 0x%0h",
    39                                               								rst_n, rx_valid, {signal, data});
    40                                               		endfunction : convert2string_stimulus
    41                                               
    42                                               		//Constraints
    43                                               		constraint c {
    44                                               			rst_n 			dist {0:=5, 	1:=95};							//rst_n is inactive most of the time
    45                                               			rx_valid 		dist {0:=30, 	1:=70};							//rx_valid is active most of the time
    46                                               
    47                                               			selector_data  	dist {[0:2]:/30, 3:=70};						//Data is at its corner cases for some time
    48                                               
    49                                               			if(selector_data == 0) 			data == {ALL_ONES};
    50                                               			else if(selector_data == 1) 	data == {ZERO};
    51                                               			else if(selector_data == 2)		$countones(data) == 1;
    52                                               
    53                                               			//(signal == STORE_RD_ADDR)		-> data inside {valid_addr_q};
    54                                               		}
    55                                               		
    56                                               		constraint write_op_c {
    57                                               			(signal_old == STORE_WR_ADDR) 	-> signal == WRITE_DATA;		//Whenever a "SAVE WR ADDRESS" signal is sent, it's followed by a "WRITE DATA" signal
    58                                               		}
    59                                               		
    60                                               		constraint read_op_c {
    61                                               			(signal_old == STORE_RD_ADDR) 	-> signal == READ_DATA_;		//Whenever a "SAVE RD ADDRESS" signal is sent, it's followed by a "READ DATA" signal
    62                                               		}
    63                                               
    64                                               		function void post_randomize;
    65                                               			//if(rst_n && rx_valid && (signal == STORE_WR_ADDR)) valid_addr_q.push_front(data);
    66              1                    ***0***     			signal_old 	= signal;


=================================================================================
=== Instance: /ram_coverage_pkg
=== Design Unit: work.ram_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          3        na        na        na
            Covergroup Bins         13        13         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /ram_coverage_pkg/ram_coverage/cg               100.00%        100          -    Covered              
    covered/total bins:                                    13         13          -                      
    missing/total bins:                                     0         13          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint signal_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_signal_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/ram_coverage_pkg::ram_coverage::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    13         13          -                      
    missing/total bins:                                     0         13          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint signal_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_states[STORE_WR_ADDR]                     3844          1          -    Covered              
        bin WR_states[WRITE_DATA]                        3897          1          -    Covered              
        bin RD_states[STORE_RD_ADDR]                     3467          1          -    Covered              
        bin RD_states[READ_DATA_]                        3386          1          -    Covered              
        bin WR_to_RD                                       99          1          -    Covered              
        bin RD_to_WR                                       92          1          -    Covered              
    Coverpoint data_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALL_ones                                       52          1          -    Covered              
        bin ZERO                                           59          1          -    Covered              
        bin Walking_ones                                  432          1          -    Covered              
        default bin others                              14051                     -    Occurred             
    Cross cross_signal_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin WR_data                                   278          1          -    Covered              
            bin RD_data                                   265          1          -    Covered              
            bin data_WR_trans                               4          1          -    Covered              
            bin data_RW_trans                               5          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /ram_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_coverage_pkg.sv
    1                                                package ram_coverage_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import ram_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class ram_coverage extends uvm_component;
    9               1                    ***0***     		`uvm_component_utils(ram_coverage);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		uvm_analysis_export #(ram_sequence_item) cov_export;
    12                                               		uvm_tlm_analysis_fifo #(ram_sequence_item) cov_fifo;
    13                                               
    14                                               		ram_sequence_item cov_seq_item;
    15                                               
    16                                               		covergroup cg;
    17                                               			signal_cp:		coverpoint cov_seq_item.signal iff (cov_seq_item.rx_valid){
    18                                               				bins WR_states[] 	= {STORE_WR_ADDR, WRITE_DATA};
    19                                               				bins RD_states[] 	= {STORE_RD_ADDR, READ_DATA_};
    20                                               				bins WR_to_RD		= (STORE_WR_ADDR => WRITE_DATA => STORE_RD_ADDR, READ_DATA_);	//Normal Operation: Read after Write
    21                                               				bins RD_to_WR		= (STORE_RD_ADDR => READ_DATA_ => STORE_WR_ADDR, WRITE_DATA);	//Proposed Scenario: Write after Read
    22                                               			}
    23                                               
    24                                               			data_cp: 		coverpoint cov_seq_item.data iff (cov_seq_item.rx_valid){				//Ensuring access to all bits of data and memory
    25                                               				bins ALL_ones 		= {ALL_ONES};
    26                                               				bins ZERO 			= {ZERO};
    27                                               				bins Walking_ones 	= {2**(ADDR_SIZE-1), 2**(ADDR_SIZE-2), 2**(ADDR_SIZE-3), 2**(ADDR_SIZE-4), 2**(ADDR_SIZE-5), 2**(ADDR_SIZE-6), 2**(ADDR_SIZE-7), 2**(ADDR_SIZE-8)};
    28                                               				bins others			= default;
    29                                               			}
    30                                               
    31                                               			cross_signal_data: 		cross signal_cp, data_cp{
    32                                               				bins WR_data 		= binsof(signal_cp.WR_states) && binsof(data_cp);			//All corners of data came along Write States
    33                                               				bins RD_data 		= binsof(signal_cp.RD_states) && binsof(data_cp);			//All corners of data came along Read States
    34                                               				bins data_WR_trans	= binsof(signal_cp.WR_to_RD) && binsof(data_cp);			//All corners of data came along the transition from Write States to Read States
    35                                               				bins data_RW_trans	= binsof(signal_cp.RD_to_WR) && binsof(data_cp);			//All corners of data came along the transition from Read States to Write States
    36                                               			}
    37                                               		endgroup
    38                                               
    39                                               		function new(string name = "ram_coverage", uvm_component parent = null);
    40              1                          1     			super.new(name, parent);
    41              1                          1     			cg = new();
    42                                               		endfunction : new
    43                                               
    44                                               		function void build_phase(uvm_phase phase);
    45              1                          1     			super.build_phase(phase);
    46              1                          1     			cov_export = new("cov_export", this);
    47              1                          1     			cov_fifo = new("cov_fifo", this);
    48                                               		endfunction : build_phase
    49                                               
    50                                               		function void connect_phase(uvm_phase phase);
    51              1                          1     			super.connect_phase(phase);
    52              1                          1     			cov_export.connect(cov_fifo.analysis_export);
    53                                               		endfunction : connect_phase
    54                                               
    55                                               		task run_phase(uvm_phase phase);
    56              1                          1     			super.run_phase(phase);
    57              1                          1     			forever begin
    58              1                     241954     				cov_fifo.get(cov_seq_item);
    59              1                     241953     				cg.sample();


=================================================================================
=== Instance: /ram_scoreboard_pkg
=== Design Unit: work.ram_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         8        12    40.00%

================================Branch Details================================

Branch Coverage for instance /ram_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    39                                    241953     Count coming in to IF
    39              1                    ***0***     				if(sb_seq_item.dout !== sb_seq_item.dout_ref) begin
    43              1                     241953     				else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -dout-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.dout_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    44                                    241953     Count coming in to IF
    44              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct RAM output -dout-: %s", sb_seq_item.convert2string()), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                    241953     Count coming in to IF
    48              1                    ***0***     				if(sb_seq_item.tx_valid !== sb_seq_item.tx_valid_ref) begin
    52              1                     241953     				else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -tx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.tx_valid_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                    241953     Count coming in to IF
    53              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct RAM output -tx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -dout-: %0d", correct_count_dout), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -dout-: %0d", error_count_dout), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -tx_valid-: %0d", correct_count_tx), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                         1     Count coming in to IF
    65              1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -tx_valid-: %0d", error_count_tx), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_scoreboard_pkg --

  File ram_scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       39 Item    1  (this.sb_seq_item.dout !== this.sb_seq_item.dout_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                             Input Term   Covered  Reason for no coverage   Hint
                                            -----------  --------  -----------------------  --------------
  (this.sb_seq_item.dout !== this.sb_seq_item.dout_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                     -------------------------     
  Row   1:          1  (this.sb_seq_item.dout !== this.sb_seq_item.dout_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.dout !== this.sb_seq_item.dout_ref)_1  -                             

----------------Focused Condition View-------------------
Line       48 Item    1  (this.sb_seq_item.tx_valid !== this.sb_seq_item.tx_valid_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (this.sb_seq_item.tx_valid !== this.sb_seq_item.tx_valid_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:          1  (this.sb_seq_item.tx_valid !== this.sb_seq_item.tx_valid_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.tx_valid !== this.sb_seq_item.tx_valid_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        17         8    68.00%

================================Statement Details================================

Statement Coverage for instance /ram_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_scoreboard_pkg.sv
    1                                                package ram_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import ram_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class ram_scoreboard extends uvm_scoreboard;
    9               1                    ***0***     		`uvm_component_utils(ram_scoreboard);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		ram_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(ram_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(ram_sequence_item) sb_fifo;
    14                                               
    15                                               		int correct_count_dout, error_count_dout;
    16                                               		int correct_count_tx, error_count_tx;
    17                                               
    18                                               
    19                                               		function new(string name = "ram_scoreboard", uvm_component parent = null);
    20              1                          1     			super.new(name, parent);
    21                                               		endfunction : new
    22                                               
    23                                               		function void build_phase(uvm_phase phase);
    24              1                          1     			super.build_phase(phase);
    25              1                          1     			sb_export = new("sb_export", this);
    26              1                          1     			sb_fifo = new("sb_fifo", this);
    27                                               		endfunction : build_phase
    28                                               
    29                                               		function void connect_phase(uvm_phase phase);
    30              1                          1     			super.connect_phase(phase);
    31              1                          1     			sb_export.connect(sb_fifo.analysis_export);
    32                                               		endfunction : connect_phase
    33                                               
    34                                               		task run_phase(uvm_phase phase);
    35              1                          1     			super.run_phase(phase);
    36              1                          1     			forever begin
    37              1                     241954     				sb_fifo.get(sb_seq_item);
    38                                               				
    39                                               				if(sb_seq_item.dout !== sb_seq_item.dout_ref) begin
    40              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -dout-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.dout_ref));
    41              1                    ***0***     					error_count_dout++;
    42                                               				end
    43                                               				else begin
    44              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct RAM output -dout-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    45              1                     241953     					correct_count_dout++;
    46                                               				end
    47                                               
    48                                               				if(sb_seq_item.tx_valid !== sb_seq_item.tx_valid_ref) begin
    49              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -tx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.tx_valid_ref));
    50              1                    ***0***     					error_count_tx++;
    51                                               				end
    52                                               				else begin
    53              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct RAM output -tx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    54              1                     241953     					correct_count_tx++;
    55                                               				end
    56                                               			end
    57                                               				
    58                                               		endtask : run_phase
    59                                               
    60                                               		function void report_phase(uvm_phase phase);
    61              1                          1     			super.report_phase(phase);
    62              1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -dout-: %0d", correct_count_dout), UVM_MEDIUM);
    63              1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -dout-: %0d", error_count_dout), UVM_MEDIUM);
    64              1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -tx_valid-: %0d", correct_count_tx), UVM_MEDIUM);
    65              1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -tx_valid-: %0d", error_count_tx), UVM_MEDIUM);


=================================================================================
=== Instance: /ram_config_pkg
=== Design Unit: work.ram_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_config_pkg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     		`uvm_object_utils(ram_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***     		`uvm_object_utils(ram_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     		`uvm_object_utils(ram_config)
    6               4                    ***0***     		`uvm_object_utils(ram_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***     		`uvm_object_utils(ram_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     		`uvm_object_utils(ram_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_config_pkg --

  File ram_config_pkg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /ram_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_config_pkg.sv
    1                                                package ram_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                	class ram_config extends uvm_object;
    6               1                    ***0***     		`uvm_object_utils(ram_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                		
    8                                                		virtual ram_if ram_vif;
    9                                                		virtual ram_ref_if ram_ref_vif;
    10                                               		uvm_active_passive_enum active;
    11                                               
    12                                               		function new(string name = "ram_config");
    13              1                          2     			super.new(name);


=================================================================================
=== Instance: /ram_monitor_pkg
=== Design Unit: work.ram_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /ram_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_monitor_pkg.sv
------------------------------------IF Branch------------------------------------
    41                                    241953     Count coming in to IF
    41              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        17         3    85.00%

================================Statement Details================================

Statement Coverage for instance /ram_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_monitor_pkg.sv
    1                                                package ram_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import ram_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class ram_monitor extends uvm_monitor;
    9               1                    ***0***     		`uvm_component_utils(ram_monitor)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		ram_sequence_item rsp_seq_item;
    12                                               		virtual ram_if ram_mon_vif;
    13                                               		virtual ram_ref_if ram_ref_mon_vif;
    14                                               		uvm_analysis_port #(ram_sequence_item) mon_ap;
    15                                               
    16                                               		function new(string name = "ram_monitor", uvm_component parent = null);
    17              1                          1     			super.new(name, parent);
    18                                               		endfunction : new
    19                                               
    20                                               		function void build_phase(uvm_phase phase);
    21              1                          1     			super.build_phase(phase);
    22              1                          1     			mon_ap = new("mon_ap", this);
    23                                               		endfunction : build_phase
    24                                               
    25                                               		task run_phase(uvm_phase phase);
    26              1                          1     			super.run_phase(phase);
    27                                               
    28              1                          1     			forever begin
    29              1                     241954     				rsp_seq_item = ram_sequence_item::type_id::create("rsp_seq_item");
    30              1                     241954     				@(negedge ram_mon_vif.clk);
    31              1                     241953     				rsp_seq_item.rst_n 			= ram_mon_vif.rst_n;
    32              1                     241953     				rsp_seq_item.rx_valid 		= ram_mon_vif.rx_valid;
    33              1                     241953     				rsp_seq_item.tx_valid 		= ram_mon_vif.tx_valid;
    34              1                     241953     				rsp_seq_item.dout 			= ram_mon_vif.dout;
    35              1                     241953     				rsp_seq_item.signal 		= signal_e'(ram_mon_vif.din[ADDR_SIZE+1:ADDR_SIZE]);
    36              1                     241953     				rsp_seq_item.data 			= ram_mon_vif.din[ADDR_SIZE-1:0];
    37              1                     241953     				rsp_seq_item.dout_ref 		= ram_ref_mon_vif.dout_ref;
    38              1                     241953     				rsp_seq_item.tx_valid_ref	= ram_ref_mon_vif.tx_valid_ref;
    39                                               				
    40              1                     241953     				mon_ap.write(rsp_seq_item);
    41              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /ram_sequencer_pkg
=== Design Unit: work.ram_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /ram_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_sequencer_pkg.sv
    1                                                package ram_sequencer_pkg;
    2                                                import ram_sequence_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class ram_sequencer extends uvm_sequencer #(ram_sequence_item);
    7               1                    ***0***     		`uvm_component_utils(ram_sequencer)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                		function new(string name = "ram_sequencer", uvm_component parent = null);
    10              1                    ***0***     			super.new(name, parent);


=================================================================================
=== Instance: /ram_driver_pkg
=== Design Unit: work.ram_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_driver_pkg.sv
------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19         0        19     0.00%

================================Statement Details================================

Statement Coverage for instance /ram_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_driver_pkg.sv
    1                                                package ram_driver_pkg;
    2                                                import ram_sequence_item_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                	
    7                                                	class ram_driver extends uvm_driver #(ram_sequence_item);
    8               1                    ***0***     		`uvm_component_utils(ram_driver)
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                
    10                                               		virtual ram_if ram_drv_vif;
    11                                               		virtual ram_ref_if ram_ref_drv_vif;
    12                                               		ram_sequence_item stim_seq_item;
    13                                               
    14                                               		function new(string name = "ram_driver", uvm_component parent = null);
    15              1                    ***0***     			super.new(name, parent);
    16                                               		endfunction : new
    17                                               
    18                                               		task run_phase(uvm_phase phase);
    19              1                    ***0***     			super.run_phase(phase);
    20              1                    ***0***     			forever begin
    21              1                    ***0***     				stim_seq_item = ram_sequence_item::type_id::create("stim_seq_item");
    22              1                    ***0***     				seq_item_port.get_next_item(stim_seq_item);
    23                                               				//DUT
    24              1                    ***0***     				ram_drv_vif.rst_n 						= stim_seq_item.rst_n;
    25              1                    ***0***     				ram_drv_vif.rx_valid 					= stim_seq_item.rx_valid;
    26              1                    ***0***     				ram_drv_vif.din[ADDR_SIZE+1:ADDR_SIZE] 	= stim_seq_item.signal;
    27              1                    ***0***     				ram_drv_vif.din[ADDR_SIZE-1:0] 			= stim_seq_item.data;
    28                                               
    29                                               				//REF
    30              1                    ***0***     				ram_ref_drv_vif.rst_n 						= stim_seq_item.rst_n;
    31              1                    ***0***     				ram_ref_drv_vif.rx_valid 					= stim_seq_item.rx_valid;
    32              1                    ***0***     				ram_ref_drv_vif.din[ADDR_SIZE+1:ADDR_SIZE] 	= stim_seq_item.signal;
    33              1                    ***0***     				ram_ref_drv_vif.din[ADDR_SIZE-1:0] 			= stim_seq_item.data;
    34                                               				
    35              1                    ***0***     				@(negedge ram_drv_vif.clk);
    36              1                    ***0***     				seq_item_port.item_done();
    37              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /ram_agent_pkg
=== Design Unit: work.ram_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /ram_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_agent_pkg.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***     			if(!uvm_config_db#(ram_config)::get(this, "", "RAM_CFG", ram_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get RAM Configuration Object.");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                    ***0***     			if(ram_cfg.active) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                    ***0***     			if(ram_cfg.active) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /ram_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_agent_pkg.sv
    1                                                package ram_agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                import ram_driver_pkg::*;
    4                                                import ram_sequencer_pkg::*;
    5                                                import ram_monitor_pkg::*;
    6                                                import ram_config_pkg::*;
    7                                                import ram_sequence_item_pkg::*;
    8                                                
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               	class ram_agent extends uvm_agent;
    12              1                    ***0***     		`uvm_component_utils(ram_agent)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               		ram_driver drv;
    15                                               		ram_sequencer sqr;
    16                                               		ram_monitor mon;
    17                                               		ram_config ram_cfg;
    18                                               		uvm_analysis_port #(ram_sequence_item) agt_ap;
    19                                               
    20                                               		function new(string name = "ram_agent", uvm_component parent = null);
    21              1                          1     			super.new(name, parent);			
    22                                               		endfunction : new
    23                                               
    24                                               		function void build_phase(uvm_phase phase);
    25              1                          1     			super.build_phase(phase);
    26              1                          1     			ram_cfg = ram_config::type_id::create("ram_cfg", this);
    27                                               			if(!uvm_config_db#(ram_config)::get(this, "", "RAM_CFG", ram_cfg))
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get RAM Configuration Object.");
    29                                               
    30                                               			if(ram_cfg.active) begin
    31              1                    ***0***     				drv = ram_driver::type_id::create("drv", this);
    32              1                    ***0***     				sqr = ram_sequencer::type_id::create("sqr", this);
    33                                               			end
    34              1                          1     			mon = ram_monitor::type_id::create("mon", this);
    35                                               
    36              1                          1     			agt_ap = new("agt_ap", this);
    37                                               		endfunction : build_phase
    38                                               
    39                                               		function void connect_phase(uvm_phase phase);
    40              1                          1     			super.connect_phase(phase);
    41                                               			if(ram_cfg.active) begin
    42              1                    ***0***     				drv.ram_drv_vif = ram_cfg.ram_vif;
    43              1                    ***0***     				drv.ram_ref_drv_vif = ram_cfg.ram_ref_vif;
    44              1                    ***0***     				drv.seq_item_port.connect(sqr.seq_item_export);
    45                                               			end
    46              1                          1     			mon.ram_mon_vif = ram_cfg.ram_vif;
    47              1                          1     			mon.ram_ref_mon_vif = ram_cfg.ram_ref_vif;
    48              1                          1     			mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /ram_env_pkg
=== Design Unit: work.ram_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /ram_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_env_pkg.sv
    1                                                package ram_env_pkg;
    2                                                import uvm_pkg::*;
    3                                                import ram_agent_pkg::*;
    4                                                import ram_scoreboard_pkg::*;
    5                                                import ram_coverage_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class ram_env extends uvm_env;
    9               1                    ***0***     		`uvm_component_utils(ram_env);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		ram_agent agt;
    12                                               		ram_scoreboard sb;
    13                                               		ram_coverage cov;
    14                                               
    15                                               		function new(string name = "ram_env", uvm_component parent = null);
    16              1                          1     			super.new(name, parent);
    17                                               		endfunction : new
    18                                               
    19                                               		function void build_phase(uvm_phase phase);
    20              1                          1     			super.build_phase(phase);
    21              1                          1     			agt = ram_agent::type_id::create("agt", this);
    22              1                          1     			sb = ram_scoreboard::type_id::create("sb", this);
    23              1                          1     			cov = ram_coverage::type_id::create("cov", this);
    24                                               		endfunction
    25                                               
    26                                               		function void connect_phase(uvm_phase phase);
    27              1                          1     			super.connect_phase(phase);
    28              1                          1     			agt.agt_ap.connect(sb.sb_export);
    29              1                          1     			agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /slave_sequence_item_pkg
=== Design Unit: work.slave_sequence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_sequence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequence_item_pkg.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     		`uvm_object_utils(slave_sequence_item)
    7               4                    ***0***     		`uvm_object_utils(slave_sequence_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     		`uvm_object_utils(slave_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_sequence_item_pkg --

  File slave_sequence_item_pkg.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         1        12     7.69%

================================Statement Details================================

Statement Coverage for instance /slave_sequence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequence_item_pkg.sv
    1                                                package slave_sequence_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class slave_sequence_item extends uvm_sequence_item;
    7               1                    ***0***     		`uvm_object_utils(slave_sequence_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                		rand bit MOSI, SS_n, rst_n, tx_valid;
    10                                               		rand logic [ADDR_SIZE-1:0] tx_data;
    11                                               
    12                                               		bit rx_valid, rx_valid_ref, MISO, MISO_ref;
    13                                               		logic [ADDR_SIZE+1:0] rx_data, rx_data_ref;
    14                                               
    15                                               		//state_e cs, ns;
    16                                               
    17                                               		rand bit [1:0] selector_tx;
    18                                               
    19                                               		function new(string name = "slave_sequence_item");
    20              1                     241954     			super.new(name);
    21                                               		endfunction : new
    22                                               
    23                                               		function string convert2string();
    24              1                    ***0***     			return $sformatf("%s 	rst_n = 0b%0b, 	SS_n = 0b%0b, 	MOSI = 0b%0b, 	tx_valid = 0b%0b, 	tx_data = 0x%0h, 	MISO = 0b%0b, 	rx_valid = 0b%0b, 	rx_data = 0x%0h",
    25                                               								super.convert2string(), rst_n, SS_n, MOSI, tx_valid, tx_data, MISO, rx_valid, rx_data);
    26                                               		endfunction : convert2string
    27                                               
    28                                               		function string convert2string_stimulus();
    29              1                    ***0***     			return $sformatf("rst_n = 0b%0b, 	SS_n = 0b%0b, 	MOSI = 0b%0b, 	tx_valid = 0b%0b, 	tx_data = 0x%0h",


=================================================================================
=== Instance: /slave_coverage_pkg
=== Design Unit: work.slave_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         10        na        na        na
            Covergroup Bins         28        28         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /slave_coverage_pkg/slave_coverage/cg           100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_coverage::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                     86057          1          -    Covered              
        default bin others[2]                             720                     -    Occurred             
        default bin others[3]                             189                     -    Occurred             
        default bin others[5]                            1350                     -    Occurred             
        default bin others[7]                            1690                     -    Occurred             
        default bin others[8]                             191                     -    Occurred             
        default bin others[9]                             809                     -    Occurred             
        default bin others[10]                            285                     -    Occurred             
        default bin others[12]                            378                     -    Occurred             
        default bin others[13]                            481                     -    Occurred             
        default bin others[14]                           1164                     -    Occurred             
        default bin others[18]                            444                     -    Occurred             
        default bin others[19]                            735                     -    Occurred             
        default bin others[20]                             37                     -    Occurred             
        default bin others[21]                            494                     -    Occurred             
        default bin others[26]                           1369                     -    Occurred             
        default bin others[27]                            504                     -    Occurred             
        default bin others[28]                            694                     -    Occurred             
        default bin others[29]                            768                     -    Occurred             
        default bin others[30]                            370                     -    Occurred             
        default bin others[31]                           1442                     -    Occurred             
        default bin others[32]                            657                     -    Occurred             
        default bin others[33]                             63                     -    Occurred             
        default bin others[34]                            618                     -    Occurred             
        default bin others[35]                            333                     -    Occurred             
        default bin others[36]                           1016                     -    Occurred             
        default bin others[37]                           1073                     -    Occurred             
        default bin others[38]                            450                     -    Occurred             
        default bin others[41]                            888                     -    Occurred             
        default bin others[42]                            433                     -    Occurred             
        default bin others[43]                            124                     -    Occurred             
        default bin others[45]                            113                     -    Occurred             
        default bin others[46]                            444                     -    Occurred             
        default bin others[48]                            611                     -    Occurred             
        default bin others[49]                            481                     -    Occurred             
        default bin others[50]                            481                     -    Occurred             
        default bin others[51]                            518                     -    Occurred             
        default bin others[52]                            185                     -    Occurred             
        default bin others[54]                            370                     -    Occurred             
        default bin others[56]                           1897                     -    Occurred             
        default bin others[57]                            161                     -    Occurred             
        default bin others[58]                            226                     -    Occurred             
        default bin others[59]                            333                     -    Occurred             
        default bin others[60]                           1253                     -    Occurred             
        default bin others[61]                           1064                     -    Occurred             
        default bin others[63]                            421                     -    Occurred             
        default bin others[64]                            510                     -    Occurred             
        default bin others[65]                            152                     -    Occurred             
        default bin others[66]                           1213                     -    Occurred             
        default bin others[67]                           1073                     -    Occurred             
        default bin others[69]                           1097                     -    Occurred             
        default bin others[70]                            746                     -    Occurred             
        default bin others[71]                            568                     -    Occurred             
        default bin others[72]                            561                     -    Occurred             
        default bin others[73]                            666                     -    Occurred             
        default bin others[74]                           1749                     -    Occurred             
        default bin others[75]                           1309                     -    Occurred             
        default bin others[76]                            766                     -    Occurred             
        default bin others[79]                            137                     -    Occurred             
        default bin others[80]                           1364                     -    Occurred             
        default bin others[81]                            278                     -    Occurred             
        default bin others[83]                           1544                     -    Occurred             
        default bin others[84]                           1475                     -    Occurred             
        default bin others[86]                            100                     -    Occurred             
        default bin others[87]                            929                     -    Occurred             
        default bin others[88]                            370                     -    Occurred             
        default bin others[89]                            100                     -    Occurred             
        default bin others[90]                           1160                     -    Occurred             
        default bin others[92]                            246                     -    Occurred             
        default bin others[94]                            333                     -    Occurred             
        default bin others[95]                           1484                     -    Occurred             
        default bin others[96]                            518                     -    Occurred             
        default bin others[97]                           1334                     -    Occurred             
        default bin others[98]                           1417                     -    Occurred             
        default bin others[99]                            198                     -    Occurred             
        default bin others[100]                          1457                     -    Occurred             
        default bin others[101]                          1247                     -    Occurred             
        default bin others[102]                           426                     -    Occurred             
        default bin others[103]                          1076                     -    Occurred             
        default bin others[104]                           481                     -    Occurred             
        default bin others[105]                           439                     -    Occurred             
        default bin others[106]                           485                     -    Occurred             
        default bin others[107]                           524                     -    Occurred             
        default bin others[108]                          1083                     -    Occurred             
        default bin others[110]                           809                     -    Occurred             
        default bin others[112]                           523                     -    Occurred             
        default bin others[113]                          1414                     -    Occurred             
        default bin others[115]                           370                     -    Occurred             
        default bin others[116]                           102                     -    Occurred             
        default bin others[117]                           507                     -    Occurred             
        default bin others[118]                           481                     -    Occurred             
        default bin others[120]                           676                     -    Occurred             
        default bin others[121]                          1050                     -    Occurred             
        default bin others[122]                            37                     -    Occurred             
        default bin others[123]                           683                     -    Occurred             
        default bin others[124]                           561                     -    Occurred             
        default bin others[126]                          1721                     -    Occurred             
        default bin others[127]                          2247                     -    Occurred             
        default bin others[128]                           380                     -    Occurred             
        default bin others[129]                           387                     -    Occurred             
        default bin others[130]                           740                     -    Occurred             
        default bin others[132]                          1260                     -    Occurred             
        default bin others[133]                            69                     -    Occurred             
        default bin others[134]                          1112                     -    Occurred             
        default bin others[135]                           694                     -    Occurred             
        default bin others[136]                           407                     -    Occurred             
        default bin others[137]                           431                     -    Occurred             
        default bin others[138]                          1066                     -    Occurred             
        default bin others[139]                           178                     -    Occurred             
        default bin others[140]                           629                     -    Occurred             
        default bin others[141]                           259                     -    Occurred             
        default bin others[142]                           777                     -    Occurred             
        default bin others[143]                           174                     -    Occurred             
        default bin others[144]                           254                     -    Occurred             
        default bin others[145]                           894                     -    Occurred             
        default bin others[146]                            76                     -    Occurred             
        default bin others[147]                           681                     -    Occurred             
        default bin others[149]                           586                     -    Occurred             
        default bin others[150]                           139                     -    Occurred             
        default bin others[151]                          1606                     -    Occurred             
        default bin others[152]                           592                     -    Occurred             
        default bin others[153]                          1160                     -    Occurred             
        default bin others[154]                           148                     -    Occurred             
        default bin others[155]                          1201                     -    Occurred             
        default bin others[157]                          1312                     -    Occurred             
        default bin others[158]                          1431                     -    Occurred             
        default bin others[159]                          2326                     -    Occurred             
        default bin others[160]                          1371                     -    Occurred             
        default bin others[162]                           644                     -    Occurred             
        default bin others[163]                           546                     -    Occurred             
        default bin others[165]                           676                     -    Occurred             
        default bin others[166]                           731                     -    Occurred             
        default bin others[168]                          1334                     -    Occurred             
        default bin others[169]                          1390                     -    Occurred             
        default bin others[171]                           481                     -    Occurred             
        default bin others[172]                          1851                     -    Occurred             
        default bin others[174]                          1186                     -    Occurred             
        default bin others[175]                          1627                     -    Occurred             
        default bin others[176]                           481                     -    Occurred             
        default bin others[177]                          1116                     -    Occurred             
        default bin others[178]                           681                     -    Occurred             
        default bin others[179]                          1001                     -    Occurred             
        default bin others[180]                          1994                     -    Occurred             
        default bin others[181]                          1001                     -    Occurred             
        default bin others[182]                           668                     -    Occurred             
        default bin others[183]                           115                     -    Occurred             
        default bin others[184]                          1570                     -    Occurred             
        default bin others[185]                           772                     -    Occurred             
        default bin others[186]                           191                     -    Occurred             
        default bin others[187]                           922                     -    Occurred             
        default bin others[189]                          1210                     -    Occurred             
        default bin others[190]                           600                     -    Occurred             
        default bin others[191]                           720                     -    Occurred             
        default bin others[194]                           796                     -    Occurred             
        default bin others[195]                           962                     -    Occurred             
        default bin others[196]                           557                     -    Occurred             
        default bin others[197]                           566                     -    Occurred             
        default bin others[198]                          1639                     -    Occurred             
        default bin others[199]                            50                     -    Occurred             
        default bin others[200]                           874                     -    Occurred             
        default bin others[201]                          1131                     -    Occurred             
        default bin others[203]                           344                     -    Occurred             
        default bin others[204]                           407                     -    Occurred             
        default bin others[206]                           594                     -    Occurred             
        default bin others[207]                           689                     -    Occurred             
        default bin others[208]                           683                     -    Occurred             
        default bin others[209]                          1586                     -    Occurred             
        default bin others[210]                          1543                     -    Occurred             
        default bin others[211]                           555                     -    Occurred             
        default bin others[212]                          1060                     -    Occurred             
        default bin others[213]                           592                     -    Occurred             
        default bin others[214]                          2440                     -    Occurred             
        default bin others[216]                           304                     -    Occurred             
        default bin others[217]                           102                     -    Occurred             
        default bin others[218]                          1440                     -    Occurred             
        default bin others[219]                          1170                     -    Occurred             
        default bin others[220]                           504                     -    Occurred             
        default bin others[221]                           444                     -    Occurred             
        default bin others[222]                          2304                     -    Occurred             
        default bin others[223]                           735                     -    Occurred             
        default bin others[225]                          1007                     -    Occurred             
        default bin others[227]                           902                     -    Occurred             
        default bin others[228]                            28                     -    Occurred             
        default bin others[229]                          1199                     -    Occurred             
        default bin others[230]                           763                     -    Occurred             
        default bin others[231]                          1035                     -    Occurred             
        default bin others[232]                           703                     -    Occurred             
        default bin others[233]                           558                     -    Occurred             
        default bin others[235]                           407                     -    Occurred             
        default bin others[236]                          1115                     -    Occurred             
        default bin others[237]                           740                     -    Occurred             
        default bin others[238]                           444                     -    Occurred             
        default bin others[239]                           826                     -    Occurred             
        default bin others[241]                           698                     -    Occurred             
        default bin others[242]                           605                     -    Occurred             
        default bin others[244]                           572                     -    Occurred             
        default bin others[245]                           444                     -    Occurred             
        default bin others[246]                           139                     -    Occurred             
        default bin others[247]                           152                     -    Occurred             
        default bin others[250]                          1110                     -    Occurred             
        default bin others[251]                          1275                     -    Occurred             
        default bin others[252]                           139                     -    Occurred             
        default bin others[253]                           993                     -    Occurred             
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin signal_wr_addr                               3845          1          -    Covered              
        bin signal_wr_data                               3898          1          -    Covered              
        bin signal_rd_addr                               3467          1          -    Covered              
        bin signal_rd_data                               3386          1          -    Covered              
        bin signal_trans                                   13          1          -    Covered              
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                       236          1          -    Covered              
        default bin others[1]                              55                     -    Occurred             
        default bin others[2]                              55                     -    Occurred             
        default bin others[3]                              61                     -    Occurred             
        default bin others[4]                              58                     -    Occurred             
        default bin others[5]                              50                     -    Occurred             
        default bin others[6]                              57                     -    Occurred             
        default bin others[7]                              47                     -    Occurred             
        default bin others[8]                              53                     -    Occurred             
        default bin others[9]                              62                     -    Occurred             
        default bin others[10]                             66                     -    Occurred             
        default bin others[11]                             55                     -    Occurred             
        default bin others[12]                             47                     -    Occurred             
        default bin others[13]                             47                     -    Occurred             
        default bin others[14]                             67                     -    Occurred             
        default bin others[15]                             57                     -    Occurred             
        default bin others[16]                             50                     -    Occurred             
        default bin others[17]                             55                     -    Occurred             
        default bin others[18]                             58                     -    Occurred             
        default bin others[19]                             63                     -    Occurred             
        default bin others[20]                             53                     -    Occurred             
        default bin others[21]                             63                     -    Occurred             
        default bin others[22]                             80                     -    Occurred             
        default bin others[23]                             61                     -    Occurred             
        default bin others[24]                             64                     -    Occurred             
        default bin others[25]                             59                     -    Occurred             
        default bin others[26]                             39                     -    Occurred             
        default bin others[27]                             70                     -    Occurred             
        default bin others[28]                             52                     -    Occurred             
        default bin others[29]                             57                     -    Occurred             
        default bin others[30]                             55                     -    Occurred             
        default bin others[31]                             47                     -    Occurred             
        default bin others[32]                             44                     -    Occurred             
        default bin others[33]                             60                     -    Occurred             
        default bin others[34]                             55                     -    Occurred             
        default bin others[35]                             59                     -    Occurred             
        default bin others[36]                             54                     -    Occurred             
        default bin others[37]                             59                     -    Occurred             
        default bin others[38]                             45                     -    Occurred             
        default bin others[39]                             58                     -    Occurred             
        default bin others[40]                             49                     -    Occurred             
        default bin others[41]                             54                     -    Occurred             
        default bin others[42]                             69                     -    Occurred             
        default bin others[43]                             54                     -    Occurred             
        default bin others[44]                             53                     -    Occurred             
        default bin others[45]                             52                     -    Occurred             
        default bin others[46]                             56                     -    Occurred             
        default bin others[47]                             64                     -    Occurred             
        default bin others[48]                             48                     -    Occurred             
        default bin others[49]                             48                     -    Occurred             
        default bin others[50]                             52                     -    Occurred             
        default bin others[51]                             76                     -    Occurred             
        default bin others[52]                             54                     -    Occurred             
        default bin others[53]                             58                     -    Occurred             
        default bin others[54]                             46                     -    Occurred             
        default bin others[55]                             57                     -    Occurred             
        default bin others[56]                             64                     -    Occurred             
        default bin others[57]                             56                     -    Occurred             
        default bin others[58]                             50                     -    Occurred             
        default bin others[59]                             57                     -    Occurred             
        default bin others[60]                             54                     -    Occurred             
        default bin others[61]                             54                     -    Occurred             
        default bin others[62]                             58                     -    Occurred             
        default bin others[63]                             54                     -    Occurred             
        default bin others[64]                             68                     -    Occurred             
        default bin others[65]                             43                     -    Occurred             
        default bin others[66]                             64                     -    Occurred             
        default bin others[67]                             48                     -    Occurred             
        default bin others[68]                             60                     -    Occurred             
        default bin others[69]                             53                     -    Occurred             
        default bin others[70]                             46                     -    Occurred             
        default bin others[71]                             56                     -    Occurred             
        default bin others[72]                             67                     -    Occurred             
        default bin others[73]                             56                     -    Occurred             
        default bin others[74]                             61                     -    Occurred             
        default bin others[75]                             54                     -    Occurred             
        default bin others[76]                             55                     -    Occurred             
        default bin others[77]                             54                     -    Occurred             
        default bin others[78]                             36                     -    Occurred             
        default bin others[79]                             60                     -    Occurred             
        default bin others[80]                             69                     -    Occurred             
        default bin others[81]                             54                     -    Occurred             
        default bin others[82]                             37                     -    Occurred             
        default bin others[83]                             61                     -    Occurred             
        default bin others[84]                             55                     -    Occurred             
        default bin others[86]                             47                     -    Occurred             
        default bin others[87]                             57                     -    Occurred             
        default bin others[88]                             76                     -    Occurred             
        default bin others[89]                             59                     -    Occurred             
        default bin others[90]                             58                     -    Occurred             
        default bin others[91]                             52                     -    Occurred             
        default bin others[92]                             60                     -    Occurred             
        default bin others[93]                             53                     -    Occurred             
        default bin others[94]                             55                     -    Occurred             
        default bin others[95]                             68                     -    Occurred             
        default bin others[96]                             55                     -    Occurred             
        default bin others[97]                             68                     -    Occurred             
        default bin others[98]                             46                     -    Occurred             
        default bin others[99]                             56                     -    Occurred             
        default bin others[100]                            44                     -    Occurred             
        default bin others[101]                            56                     -    Occurred             
        default bin others[102]                            67                     -    Occurred             
        default bin others[103]                            51                     -    Occurred             
        default bin others[104]                            60                     -    Occurred             
        default bin others[105]                            87                     -    Occurred             
        default bin others[106]                            51                     -    Occurred             
        default bin others[107]                            69                     -    Occurred             
        default bin others[108]                            55                     -    Occurred             
        default bin others[109]                            65                     -    Occurred             
        default bin others[110]                            59                     -    Occurred             
        default bin others[111]                            49                     -    Occurred             
        default bin others[112]                            67                     -    Occurred             
        default bin others[113]                            78                     -    Occurred             
        default bin others[114]                            61                     -    Occurred             
        default bin others[115]                            51                     -    Occurred             
        default bin others[116]                            66                     -    Occurred             
        default bin others[117]                            53                     -    Occurred             
        default bin others[118]                            55                     -    Occurred             
        default bin others[119]                            48                     -    Occurred             
        default bin others[120]                            59                     -    Occurred             
        default bin others[121]                            56                     -    Occurred             
        default bin others[122]                            52                     -    Occurred             
        default bin others[123]                            64                     -    Occurred             
        default bin others[124]                            62                     -    Occurred             
        default bin others[125]                            60                     -    Occurred             
        default bin others[126]                            49                     -    Occurred             
        default bin others[127]                            50                     -    Occurred             
        default bin others[128]                            49                     -    Occurred             
        default bin others[129]                            61                     -    Occurred             
        default bin others[130]                            58                     -    Occurred             
        default bin others[131]                            43                     -    Occurred             
        default bin others[132]                            59                     -    Occurred             
        default bin others[133]                            52                     -    Occurred             
        default bin others[134]                            62                     -    Occurred             
        default bin others[135]                            66                     -    Occurred             
        default bin others[136]                            54                     -    Occurred             
        default bin others[137]                            69                     -    Occurred             
        default bin others[138]                            44                     -    Occurred             
        default bin others[139]                            58                     -    Occurred             
        default bin others[140]                            55                     -    Occurred             
        default bin others[141]                            54                     -    Occurred             
        default bin others[142]                            53                     -    Occurred             
        default bin others[143]                            49                     -    Occurred             
        default bin others[144]                            52                     -    Occurred             
        default bin others[145]                            62                     -    Occurred             
        default bin others[146]                            55                     -    Occurred             
        default bin others[147]                            60                     -    Occurred             
        default bin others[148]                            49                     -    Occurred             
        default bin others[149]                            51                     -    Occurred             
        default bin others[150]                            60                     -    Occurred             
        default bin others[151]                            65                     -    Occurred             
        default bin others[152]                            50                     -    Occurred             
        default bin others[153]                            56                     -    Occurred             
        default bin others[154]                            66                     -    Occurred             
        default bin others[155]                            74                     -    Occurred             
        default bin others[156]                            49                     -    Occurred             
        default bin others[157]                            71                     -    Occurred             
        default bin others[158]                            57                     -    Occurred             
        default bin others[159]                            58                     -    Occurred             
        default bin others[160]                            66                     -    Occurred             
        default bin others[161]                            56                     -    Occurred             
        default bin others[162]                            63                     -    Occurred             
        default bin others[163]                            58                     -    Occurred             
        default bin others[164]                            47                     -    Occurred             
        default bin others[165]                            45                     -    Occurred             
        default bin others[166]                            52                     -    Occurred             
        default bin others[167]                            59                     -    Occurred             
        default bin others[168]                            50                     -    Occurred             
        default bin others[169]                            67                     -    Occurred             
        default bin others[171]                            58                     -    Occurred             
        default bin others[172]                            59                     -    Occurred             
        default bin others[173]                            59                     -    Occurred             
        default bin others[174]                            61                     -    Occurred             
        default bin others[175]                            79                     -    Occurred             
        default bin others[176]                            61                     -    Occurred             
        default bin others[177]                            58                     -    Occurred             
        default bin others[178]                            61                     -    Occurred             
        default bin others[179]                            62                     -    Occurred             
        default bin others[180]                            56                     -    Occurred             
        default bin others[181]                            53                     -    Occurred             
        default bin others[182]                            59                     -    Occurred             
        default bin others[183]                            55                     -    Occurred             
        default bin others[184]                            64                     -    Occurred             
        default bin others[185]                            46                     -    Occurred             
        default bin others[186]                            51                     -    Occurred             
        default bin others[187]                            56                     -    Occurred             
        default bin others[188]                            55                     -    Occurred             
        default bin others[189]                            53                     -    Occurred             
        default bin others[190]                            45                     -    Occurred             
        default bin others[191]                            66                     -    Occurred             
        default bin others[192]                            60                     -    Occurred             
        default bin others[193]                            50                     -    Occurred             
        default bin others[194]                            60                     -    Occurred             
        default bin others[195]                            65                     -    Occurred             
        default bin others[196]                            58                     -    Occurred             
        default bin others[197]                            60                     -    Occurred             
        default bin others[198]                            46                     -    Occurred             
        default bin others[199]                            47                     -    Occurred             
        default bin others[200]                            70                     -    Occurred             
        default bin others[201]                            53                     -    Occurred             
        default bin others[202]                            60                     -    Occurred             
        default bin others[203]                            57                     -    Occurred             
        default bin others[204]                            41                     -    Occurred             
        default bin others[205]                            54                     -    Occurred             
        default bin others[206]                            57                     -    Occurred             
        default bin others[207]                            62                     -    Occurred             
        default bin others[208]                            60                     -    Occurred             
        default bin others[209]                            63                     -    Occurred             
        default bin others[210]                            56                     -    Occurred             
        default bin others[211]                            49                     -    Occurred             
        default bin others[212]                            65                     -    Occurred             
        default bin others[213]                            63                     -    Occurred             
        default bin others[214]                            67                     -    Occurred             
        default bin others[215]                            47                     -    Occurred             
        default bin others[216]                            57                     -    Occurred             
        default bin others[217]                            50                     -    Occurred             
        default bin others[218]                            58                     -    Occurred             
        default bin others[219]                            74                     -    Occurred             
        default bin others[220]                            65                     -    Occurred             
        default bin others[221]                            55                     -    Occurred             
        default bin others[222]                            54                     -    Occurred             
        default bin others[223]                            69                     -    Occurred             
        default bin others[224]                            48                     -    Occurred             
        default bin others[225]                            49                     -    Occurred             
        default bin others[226]                            67                     -    Occurred             
        default bin others[227]                            51                     -    Occurred             
        default bin others[228]                            51                     -    Occurred             
        default bin others[229]                            59                     -    Occurred             
        default bin others[230]                            60                     -    Occurred             
        default bin others[231]                            69                     -    Occurred             
        default bin others[232]                            55                     -    Occurred             
        default bin others[233]                            68                     -    Occurred             
        default bin others[234]                            59                     -    Occurred             
        default bin others[235]                            57                     -    Occurred             
        default bin others[236]                            63                     -    Occurred             
        default bin others[237]                            60                     -    Occurred             
        default bin others[238]                            57                     -    Occurred             
        default bin others[239]                            49                     -    Occurred             
        default bin others[240]                            53                     -    Occurred             
        default bin others[241]                            57                     -    Occurred             
        default bin others[242]                            57                     -    Occurred             
        default bin others[243]                            48                     -    Occurred             
        default bin others[244]                            58                     -    Occurred             
        default bin others[245]                            47                     -    Occurred             
        default bin others[246]                            60                     -    Occurred             
        default bin others[247]                            56                     -    Occurred             
        default bin others[248]                            61                     -    Occurred             
        default bin others[249]                            64                     -    Occurred             
        default bin others[250]                            61                     -    Occurred             
        default bin others[251]                            53                     -    Occurred             
        default bin others[252]                            49                     -    Occurred             
        default bin others[253]                            61                     -    Occurred             
        default bin others[254]                            55                     -    Occurred             
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    121085          1          -    Covered              
        bin auto[1]                                    120868          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    159871          1          -    Covered              
        bin auto[1]                                     82082          1          -    Covered              
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                7507          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 761          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              111866          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 734          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                7636          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 745          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              111895          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 809          1          -    Covered              
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <signal_rd_data,Corners>                   43          1          -    Covered              
            bin <signal_wr_data,Corners>                   68          1          -    Covered              
            bin <signal_rd_addr,Corners>                   55          1          -    Covered              
            bin <signal_wr_addr,Corners>                   70          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin trans                                0                     -    ZERO                 
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_val_data                              1488          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin tx_inv                           84569                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /slave_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_coverage_pkg.sv
    1                                                package slave_coverage_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_coverage extends uvm_component;
    9               1                    ***0***     		`uvm_component_utils(slave_coverage);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		uvm_analysis_export #(slave_sequence_item) cov_export;
    12                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) cov_fifo;
    13                                               
    14                                               		slave_sequence_item cov_seq_item;
    15                                               
    16                                               		covergroup cg;
    17                                               
    18                                               			///////////////////////////////////////////////////////////////Coverpoints///////////////////////////////////////////////////////////////
    19                                               
    20                                               			tx_data_cp:		coverpoint cov_seq_item.tx_data{
    21                                               				bins Corners 	= {ZERO, ALL_ONES, 8'haa, 8'h55};	//Needs to be edited if a different ADDER_SIZE is used
    22                                               				bins others[] 	= default;
    23                                               			}
    24                                               
    25                                               			rx_signal_cp: 	coverpoint cov_seq_item.rx_data[ADDR_SIZE+1:ADDR_SIZE] iff(cov_seq_item.rx_valid){
    26                                               				bins signal_wr_addr	= {2'b00};
    27                                               				bins signal_wr_data	= {2'b01};
    28                                               				bins signal_rd_addr	= {2'b10};
    29                                               				bins signal_rd_data	= {2'b11};
    30                                               				bins signal_trans 	= (2'b00 => 2'b01 => 2'b10 => 2'b11);
    31                                               			}
    32                                               
    33                                               			rx_data_cp: 	coverpoint cov_seq_item.rx_data[ADDR_SIZE-1:0] iff(cov_seq_item.rx_valid){
    34                                               				bins Corners 	= {ZERO, ALL_ONES, 8'haa, 8'h55};	//Needs to be edited if a different ADDER_SIZE is used
    35                                               				bins others[] 	= default;
    36                                               			}
    37                                               
    38                                               			rst_n_cp: 		coverpoint cov_seq_item.rst_n;
    39                                               			SS_n_cp: 		coverpoint cov_seq_item.SS_n;
    40                                               			MOSI_cp: 		coverpoint cov_seq_item.MOSI;
    41                                               			tx_valid_cp: 	coverpoint cov_seq_item.tx_valid;
    42                                               
    43                                               			///////////////////////////////////////////////////////////////Cross Coverage///////////////////////////////////////////////////////////////
    44                                               
    45                                               			cross_MOSI_SS_rst: 		cross rst_n_cp, SS_n_cp, MOSI_cp;										//All combinations of Control Signals occured
    46                                               
    47                                               			cross_rx_signal_data: 	cross rx_signal_cp, rx_data_cp{											//Output has taken all the required values for expected usage
    48                                               				ignore_bins trans = binsof(rx_signal_cp.signal_trans) && binsof(rx_data_cp);
    49                                               			}
    50                                               
    51                                               			cross_tx_valid_data: 	cross tx_data_cp, tx_valid_cp{											//All corners of read data came along active tx_valid
    52                                               				bins tx_val_data 		= binsof(tx_data_cp) && binsof(tx_valid_cp) intersect {1};
    53                                               				ignore_bins tx_inv 		= binsof(tx_data_cp) && binsof(tx_valid_cp) intersect {0};
    54                                               			}
    55                                               		endgroup
    56                                               
    57                                               		function new(string name = "slave_coverage", uvm_component parent = null);
    58              1                          1     			super.new(name, parent);
    59              1                          1     			cg = new();
    60                                               		endfunction : new
    61                                               
    62                                               		function void build_phase(uvm_phase phase);
    63              1                          1     			super.build_phase(phase);
    64              1                          1     			cov_export = new("cov_export", this);
    65              1                          1     			cov_fifo = new("cov_fifo", this);
    66                                               		endfunction : build_phase
    67                                               
    68                                               		function void connect_phase(uvm_phase phase);
    69              1                          1     			super.connect_phase(phase);
    70              1                          1     			cov_export.connect(cov_fifo.analysis_export);
    71                                               		endfunction : connect_phase
    72                                               
    73                                               		task run_phase(uvm_phase phase);
    74              1                          1     			super.run_phase(phase);
    75              1                          1     			forever begin
    76              1                     241954     				cov_fifo.get(cov_seq_item);
    77              1                     241953     				cg.sample();


=================================================================================
=== Instance: /slave_scoreboard_pkg
=== Design Unit: work.slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        14        18    43.75%

================================Branch Details================================

Branch Coverage for instance /slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    44                                    241953     Count coming in to IF
    44              1                    ***0***     				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    48              1                     241953     				else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                    241953     Count coming in to IF
    49              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                    241953     Count coming in to IF
    51              1                      14596     					if(sb_seq_item.rx_valid) begin
                                          227357     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                     14596     Count coming in to IF
    52              1                    ***0***     						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    56              1                      14596     						else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***     							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                     14596     Count coming in to IF
    57              1                    ***0***     							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
                                           14596     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                    241953     Count coming in to IF
    63              1                    ***0***     				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    67              1                     241953     				else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                    241953     Count coming in to IF
    68              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                        1     Count coming in to IF
    118             1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    119                                        1     Count coming in to IF
    119             1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    120                                        1     Count coming in to IF
    120             1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                        1     Count coming in to IF
    121             1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    122                                        1     Count coming in to IF
    122             1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_scoreboard_pkg --

  File slave_scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       44 Item    1  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:          1  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.rx_valid !== this.sb_seq_item.rx_valid_ref)_1  -                             

----------------Focused Condition View-------------------
Line       52 Item    1  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                   Input Term   Covered  Reason for no coverage   Hint
                                                  -----------  --------  -----------------------  --------------
  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                     Non-masking condition(s)      
 ---------  ---------  --------------------                                           -------------------------     
  Row   1:          1  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.rx_data !== this.sb_seq_item.rx_data_ref)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                             Input Term   Covered  Reason for no coverage   Hint
                                            -----------  --------  -----------------------  --------------
  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                     -------------------------     
  Row   1:          1  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        20        11    64.51%

================================Statement Details================================

Statement Coverage for instance /slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard_pkg.sv
    1                                                package slave_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_scoreboard extends uvm_scoreboard;
    9               1                    ***0***     		`uvm_component_utils(slave_scoreboard);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		slave_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(slave_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
    14                                               
    15                                               		bit data_addr;
    16                                               
    17                                               		int correct_count_rxdata, error_count_rxdata;
    18                                               		int correct_count_rxvalid, error_count_rxvalid;
    19                                               		int correct_count_MISO, error_count_MISO;
    20                                               
    21                                               
    22                                               		function new(string name = "slave_scoreboard", uvm_component parent = null);
    23              1                          1     			super.new(name, parent);
    24                                               		endfunction : new
    25                                               
    26                                               		function void build_phase(uvm_phase phase);
    27              1                          1     			super.build_phase(phase);
    28              1                          1     			sb_export = new("sb_export", this);
    29              1                          1     			sb_fifo = new("sb_fifo", this);
    30                                               		endfunction : build_phase
    31                                               
    32                                               		function void connect_phase(uvm_phase phase);
    33              1                          1     			super.connect_phase(phase);
    34              1                          1     			sb_export.connect(sb_fifo.analysis_export);
    35                                               		endfunction : connect_phase
    36                                               
    37                                               		task run_phase(uvm_phase phase);
    38              1                          1     			super.run_phase(phase);
    39              1                          1     			forever begin
    40              1                     241954     				sb_fifo.get(sb_seq_item);
    41                                               
    42                                               				//state_ref_model(sb_seq_item);
    43                                               
    44                                               				if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
    45              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.rx_valid_ref));
    46              1                    ***0***     					error_count_rxvalid++;
    47                                               				end
    48                                               				else begin
    49              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    50              1                     241953     					correct_count_rxvalid++;
    51                                               					if(sb_seq_item.rx_valid) begin
    52                                               						if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
    53              1                    ***0***     							`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.rx_data_ref));
    54              1                    ***0***     							error_count_rxdata++;
    55                                               						end
    56                                               						else begin
    57              1                    ***0***     							`uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    58              1                      14596     							correct_count_rxdata++;
    59                                               						end
    60                                               					end
    61                                               				end
    62                                               
    63                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    64              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    65              1                    ***0***     					error_count_MISO++;
    66                                               				end
    67                                               				else begin
    68              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    69              1                     241953     					correct_count_MISO++;
    70                                               				end
    71                                               			end
    72                                               				
    73                                               		endtask : run_phase
    74                                               /*
    75                                               		task state_ref_model(slave_sequence_item chk_seq_item);
    76                                               			if(!chk_seq_item.rst_n) chk_seq_item.cs = IDLE;
    77                                               			else chk_seq_item.cs = chk_seq_item.ns;
    78                                               
    79                                               			case(chk_seq_item.cs)
    80                                               				IDLE: chk_seq_item.ns = (chk_seq_item.SS_n) ? IDLE : CHK_CMD;
    81                                               				CHK_CMD: begin
    82                                               					if(chk_seq_item.SS_n) chk_seq_item.ns = IDLE;
    83                                               					else begin
    84                                               						if(chk_seq_item.MOSI) chk_seq_item.ns = WAIT_RD;
    85                                               						else chk_seq_item.ns = WAIT_WR;
    86                                               					end
    87                                               				end
    88                                               				WAIT_WR: chk_seq_item.ns = (chk_seq_item.SS_n) ? IDLE : (chk_seq_item.MOSI) ? IDLE : WRITE;
    89                                               				WAIT_RD: begin
    90                                               					if(chk_seq_item.SS_n) chk_seq_item.ns = IDLE;
    91                                               					else begin
    92                                               						if(~chk_seq_item.MOSI) chk_seq_item.ns = IDLE;
    93                                               						else chk_seq_item.ns = WAIT_RD2;
    94                                               					end
    95                                               				end
    96                                               				WAIT_RD2: begin
    97                                               					if(chk_seq_item.SS_n) chk_seq_item.ns = IDLE;
    98                                               					else begin
    99                                               						if(chk_seq_item.MOSI && data_addr) chk_seq_item.ns = READ_DATA;
    100                                              						else if(~chk_seq_item.MOSI && ~data_addr) chk_seq_item.ns = READ_ADD;
    101                                              						else chk_seq_item.ns = IDLE;
    102                                              					end
    103                                              				end
    104                                              				WRITE: chk_seq_item.ns = (chk_seq_item.SS_n) ? IDLE : WRITE;
    105                                              				READ_ADD: chk_seq_item.ns = (chk_seq_item.SS_n) ? IDLE : READ_ADD;
    106                                              				READ_DATA: chk_seq_item.ns = (chk_seq_item.SS_n) ? IDLE : READ_DATA;
    107                                              				default: chk_seq_item.ns = IDLE;
    108                                              			endcase // chk_seq_item.cs
    109                                              
    110                                              			if(!chk_seq_item.rst_n) data_addr = 0;
    111                                              			else if(chk_seq_item.cs == READ_DATA) data_addr = 1;
    112                                              			else if(chk_seq_item.cs == READ_ADD) data_addr = 0;
    113                                              		endtask : state_ref_model
    114                                              */
    115                                              		function void report_phase(uvm_phase phase);
    116             1                          1     			super.report_phase(phase);
    117             1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %0d", correct_count_rxdata), UVM_MEDIUM);
    118             1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %0d", error_count_rxdata), UVM_MEDIUM);
    119             1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %0d", correct_count_rxvalid), UVM_MEDIUM);
    120             1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %0d", error_count_rxvalid), UVM_MEDIUM);
    121             1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %0d", correct_count_MISO), UVM_MEDIUM);
    122             1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %0d", error_count_MISO), UVM_MEDIUM);


=================================================================================
=== Instance: /slave_config_pkg
=== Design Unit: work.slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_config_pkg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     		`uvm_object_utils(slave_config)
    6               4                    ***0***     		`uvm_object_utils(slave_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     		`uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_config_pkg --

  File slave_config_pkg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_config_pkg.sv
    1                                                package slave_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                	class slave_config extends uvm_object;
    6               1                    ***0***     		`uvm_object_utils(slave_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                		
    8                                                		virtual slave_if slave_vif;
    9                                                		virtual slave_ref_if slave_ref_vif;
    10                                               		uvm_active_passive_enum active;
    11                                               
    12                                               		function new(string name = "slave_config");
    13              1                          2     			super.new(name);


=================================================================================
=== Instance: /slave_monitor_pkg
=== Design Unit: work.slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor_pkg.sv
------------------------------------IF Branch------------------------------------
    44                                    241953     Count coming in to IF
    44              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor_pkg.sv
    1                                                package slave_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import slave_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_monitor extends uvm_monitor;
    9               1                    ***0***     		`uvm_component_utils(slave_monitor)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		slave_sequence_item rsp_seq_item;
    12                                               		virtual slave_if slave_mon_vif;
    13                                               		virtual slave_ref_if slave_ref_mon_vif;
    14                                               		uvm_analysis_port #(slave_sequence_item) mon_ap;
    15                                               
    16                                               		function new(string name = "slave_monitor", uvm_component parent = null);
    17              1                          1     			super.new(name, parent);
    18                                               		endfunction : new
    19                                               
    20                                               		function void build_phase(uvm_phase phase);
    21              1                          1     			super.build_phase(phase);
    22              1                          1     			mon_ap = new("mon_ap", this);
    23                                               		endfunction : build_phase
    24                                               
    25                                               		task run_phase(uvm_phase phase);
    26              1                          1     			super.run_phase(phase);
    27                                               
    28              1                          1     			forever begin
    29              1                     241954     				rsp_seq_item = slave_sequence_item::type_id::create("rsp_seq_item");
    30              1                     241954     				@(negedge slave_mon_vif.clk);
    31              1                     241953     				rsp_seq_item.rst_n 			= slave_mon_vif.rst_n;
    32              1                     241953     				rsp_seq_item.SS_n 			= slave_mon_vif.SS_n;
    33              1                     241953     				rsp_seq_item.MOSI 			= slave_mon_vif.MOSI;
    34              1                     241953     				rsp_seq_item.tx_valid 		= slave_mon_vif.tx_valid;
    35              1                     241953     				rsp_seq_item.tx_data 		= slave_mon_vif.tx_data;
    36              1                     241953     				rsp_seq_item.MISO 			= slave_mon_vif.MISO;
    37              1                     241953     				rsp_seq_item.rx_valid 		= slave_mon_vif.rx_valid;
    38              1                     241953     				rsp_seq_item.rx_data 		= slave_mon_vif.rx_data;
    39              1                     241953     				rsp_seq_item.MISO_ref 		= slave_ref_mon_vif.MISO_ref;
    40              1                     241953     				rsp_seq_item.rx_valid_ref 	= slave_ref_mon_vif.rx_valid_ref;
    41              1                     241953     				rsp_seq_item.rx_data_ref 	= slave_ref_mon_vif.rx_data_ref;
    42                                               
    43              1                     241953     				mon_ap.write(rsp_seq_item);
    44              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /slave_sequencer_pkg
=== Design Unit: work.slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequencer_pkg.sv
    1                                                package slave_sequencer_pkg;
    2                                                import slave_sequence_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class slave_sequencer extends uvm_sequencer #(slave_sequence_item);
    7               1                    ***0***     		`uvm_component_utils(slave_sequencer)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                		function new(string name = "slave_sequencer", uvm_component parent = null);
    10              1                    ***0***     			super.new(name, parent);


=================================================================================
=== Instance: /slave_driver_pkg
=== Design Unit: work.slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver_pkg.sv
------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21         0        21     0.00%

================================Statement Details================================

Statement Coverage for instance /slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver_pkg.sv
    1                                                package slave_driver_pkg;
    2                                                import slave_sequence_item_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                	
    7                                                	class slave_driver extends uvm_driver #(slave_sequence_item);
    8               1                    ***0***     		`uvm_component_utils(slave_driver)
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                
    10                                               		virtual slave_if slave_drv_vif;
    11                                               		virtual slave_ref_if slave_ref_drv_vif;
    12                                               
    13                                               		slave_sequence_item stim_seq_item;
    14                                               
    15                                               		function new(string name = "slave_driver", uvm_component parent = null);
    16              1                    ***0***     			super.new(name, parent);
    17                                               		endfunction : new
    18                                               
    19                                               		task run_phase(uvm_phase phase);
    20              1                    ***0***     			super.run_phase(phase);
    21              1                    ***0***     			forever begin
    22              1                    ***0***     				stim_seq_item = slave_sequence_item::type_id::create("stim_seq_item");
    23              1                    ***0***     				seq_item_port.get_next_item(stim_seq_item);
    24                                               				//DUT
    25              1                    ***0***     				slave_drv_vif.rst_n 	= stim_seq_item.rst_n;
    26              1                    ***0***     				slave_drv_vif.SS_n 		= stim_seq_item.SS_n;
    27              1                    ***0***     				slave_drv_vif.MOSI		= stim_seq_item.MOSI;
    28              1                    ***0***     				slave_drv_vif.tx_valid 	= stim_seq_item.tx_valid;
    29              1                    ***0***     				slave_drv_vif.tx_data	= stim_seq_item.tx_data;
    30                                               
    31                                               				//REF
    32              1                    ***0***     				slave_ref_drv_vif.rst_n 	= stim_seq_item.rst_n;
    33              1                    ***0***     				slave_ref_drv_vif.SS_n 		= stim_seq_item.SS_n;
    34              1                    ***0***     				slave_ref_drv_vif.MOSI		= stim_seq_item.MOSI;
    35              1                    ***0***     				slave_ref_drv_vif.tx_valid 	= stim_seq_item.tx_valid;
    36              1                    ***0***     				slave_ref_drv_vif.tx_data	= stim_seq_item.tx_data;
    37                                               				
    38              1                    ***0***     				@(negedge slave_drv_vif.clk);
    39              1                    ***0***     				seq_item_port.item_done();
    40              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /slave_agent_pkg
=== Design Unit: work.slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agent_pkg.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***     			if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE_CFG", slave_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get Slave Configuration Object.");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                    ***0***     			if(slave_cfg.active) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                    ***0***     			if(slave_cfg.active) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agent_pkg.sv
    1                                                package slave_agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                import slave_driver_pkg::*;
    4                                                import slave_sequencer_pkg::*;
    5                                                import slave_monitor_pkg::*;
    6                                                import slave_config_pkg::*;
    7                                                import slave_sequence_item_pkg::*;
    8                                                
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               	class slave_agent extends uvm_agent;
    12              1                    ***0***     		`uvm_component_utils(slave_agent)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               		slave_driver drv;
    15                                               		slave_sequencer sqr;
    16                                               		slave_monitor mon;
    17                                               		slave_config slave_cfg;
    18                                               		uvm_analysis_port #(slave_sequence_item) agt_ap;
    19                                               
    20                                               		function new(string name = "slave_agent", uvm_component parent = null);
    21              1                          1     			super.new(name, parent);			
    22                                               		endfunction : new
    23                                               
    24                                               		function void build_phase(uvm_phase phase);
    25              1                          1     			super.build_phase(phase);
    26              1                          1     			slave_cfg = slave_config::type_id::create("slave_cfg", this);
    27                                               			if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE_CFG", slave_cfg))
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get Slave Configuration Object.");
    29                                               
    30                                               			if(slave_cfg.active) begin
    31              1                    ***0***     				drv = slave_driver::type_id::create("drv", this);
    32              1                    ***0***     				sqr = slave_sequencer::type_id::create("sqr", this);
    33                                               			end
    34              1                          1     			mon = slave_monitor::type_id::create("mon", this);
    35                                               
    36              1                          1     			agt_ap = new("agt_ap", this);
    37                                               		endfunction : build_phase
    38                                               
    39                                               		function void connect_phase(uvm_phase phase);
    40              1                          1     			super.connect_phase(phase);
    41                                               			if(slave_cfg.active) begin
    42              1                    ***0***     				drv.slave_drv_vif = slave_cfg.slave_vif;
    43              1                    ***0***     				drv.slave_ref_drv_vif = slave_cfg.slave_ref_vif;
    44              1                    ***0***     				drv.seq_item_port.connect(sqr.seq_item_export);
    45                                               			end
    46              1                          1     			mon.slave_mon_vif = slave_cfg.slave_vif;
    47              1                          1     			mon.slave_ref_mon_vif = slave_cfg.slave_ref_vif;
    48              1                          1     			mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /slave_env_pkg
=== Design Unit: work.slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_env_pkg.sv
    1                                                package slave_env_pkg;
    2                                                import uvm_pkg::*;
    3                                                import slave_agent_pkg::*;
    4                                                import slave_scoreboard_pkg::*;
    5                                                import slave_coverage_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class slave_env extends uvm_env;
    9               1                    ***0***     		`uvm_component_utils(slave_env);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		slave_agent agt;
    12                                               		slave_scoreboard sb;
    13                                               		slave_coverage cov;
    14                                               
    15                                               		function new(string name = "slave_env", uvm_component parent = null);
    16              1                          1     			super.new(name, parent);
    17                                               		endfunction : new
    18                                               
    19                                               		function void build_phase(uvm_phase phase);
    20              1                          1     			super.build_phase(phase);
    21              1                          1     			agt = slave_agent::type_id::create("agt", this);
    22              1                          1     			sb = slave_scoreboard::type_id::create("sb", this);
    23              1                          1     			cov = slave_coverage::type_id::create("cov", this);
    24                                               		endfunction
    25                                               
    26                                               		function void connect_phase(uvm_phase phase);
    27              1                          1     			super.connect_phase(phase);
    28              1                          1     			agt.agt_ap.connect(sb.sb_export);
    29              1                          1     			agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_Wrapper_coverage_pkg
=== Design Unit: work.SPI_Wrapper_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         24        na        na        na
            Covergroup Bins       1310      1310         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_Wrapper_coverage_pkg/SPI_Wrapper_coverage/cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                  1310       1310          -                      
    missing/total bins:                                     0       1310          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_address_cp                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint rd_address_cp                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint wr_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint rd_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__0#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__1#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__2#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__3#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__4#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__5#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__6#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__7#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__8#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__9#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.MOSI__10#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    121085          1          -    Covered              
        bin auto[1]                                    120868          1          -    Covered              
    Cross cross_rst_SS                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                7507          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 761          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              111866          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 734          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                7636          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 745          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              111895          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 809          1          -    Covered              
    Cross cross_rst_wr_add                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_rst_wr_data                           100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_rst_rd_add                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_rst_rd_data                           100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_SS_wr_add                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
    Cross cross_SS_wr_data                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
    Cross cross_SS_rd_add                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
    Cross cross_SS_rd_data                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_coverage_pkg.sv
    1                                                package SPI_Wrapper_coverage_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import SPI_Wrapper_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class SPI_Wrapper_coverage extends uvm_component;
    9               1                    ***0***     		`uvm_component_utils(SPI_Wrapper_coverage);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		uvm_analysis_export #(SPI_Wrapper_sequence_item) cov_export;
    12                                               		uvm_tlm_analysis_fifo #(SPI_Wrapper_sequence_item) cov_fifo;
    13                                               
    14                                               		SPI_Wrapper_sequence_item cov_seq_item;
    15                                               
    16                                               		covergroup cg;
    17                                               
    18                                               			//All addresses are exercised 
    19                                               			wr_address_cp:		coverpoint temp_txn_wr_add[ADDR_SIZE-1:0];
    20                                               			rd_address_cp:		coverpoint temp_txn_rd_add[ADDR_SIZE-1:0];
    21                                               
    22                                               			//All Combinations of data are covered 
    23                                               			wr_data_cp:			coverpoint temp_txn_wr_data[ADDR_SIZE-1:0];
    24                                               			rd_data_cp:			coverpoint temp_txn_rd_data[ADDR_SIZE-1:0];
    25                                               
    26                                               			//All Combinations of Control Signals are covered
    27                                               			cross_rst_SS: 		cross cov_seq_item.rst_n, cov_seq_item.SS_n, cov_seq_item.MOSI;
    28                                               
    29                                               			//All addresses/data experienced the effect of rst_n signal
    30                                               			cross_rst_wr_add: 	cross cov_seq_item.rst_n, wr_address_cp;
    31                                               			cross_rst_wr_data: 	cross cov_seq_item.rst_n, wr_data_cp;
    32                                               			cross_rst_rd_add: 	cross cov_seq_item.rst_n, rd_address_cp;
    33                                               			cross_rst_rd_data: 	cross cov_seq_item.rst_n, rd_data_cp;
    34                                               
    35                                               			//All addresses/data experienced the effect of SS_n signal
    36                                               			cross_SS_wr_add: 	cross cov_seq_item.SS_n, wr_address_cp;
    37                                               			cross_SS_wr_data: 	cross cov_seq_item.SS_n, wr_data_cp;
    38                                               			cross_SS_rd_add: 	cross cov_seq_item.SS_n, rd_address_cp;
    39                                               			cross_SS_rd_data: 	cross cov_seq_item.SS_n, rd_data_cp;
    40                                               
    41                                               		endgroup
    42                                               
    43                                               		function new(string name = "SPI_Wrapper_coverage", uvm_component parent = null);
    44              1                          1     			super.new(name, parent);
    45              1                          1     			cg = new();
    46                                               		endfunction : new
    47                                               
    48                                               		function void build_phase(uvm_phase phase);
    49              1                          1     			super.build_phase(phase);
    50              1                          1     			cov_export = new("cov_export", this);
    51              1                          1     			cov_fifo = new("cov_fifo", this);
    52                                               		endfunction : build_phase
    53                                               
    54                                               		function void connect_phase(uvm_phase phase);
    55              1                          1     			super.connect_phase(phase);
    56              1                          1     			cov_export.connect(cov_fifo.analysis_export);
    57                                               		endfunction : connect_phase
    58                                               
    59                                               		task run_phase(uvm_phase phase);
    60              1                          1     			super.run_phase(phase);
    61              1                          1     			forever begin
    62              1                     241954     				cov_fifo.get(cov_seq_item);
    63              1                     241953     				cg.sample();


=================================================================================
=== Instance: /SPI_Wrapper_scoreboard_pkg
=== Design Unit: work.SPI_Wrapper_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    38                                    241953     Count coming in to IF
    38              1                    ***0***     				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    42              1                     241953     				else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                    241953     Count coming in to IF
    43              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct SPI_Wrapper output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions: %0d", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions: %0d", error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_scoreboard_pkg --

  File SPI_Wrapper_scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       38 Item    1  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                             Input Term   Covered  Reason for no coverage   Hint
                                            -----------  --------  -----------------------  --------------
  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                     -------------------------     
  Row   1:          1  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)_0  -                             
  Row   2:    ***0***  (this.sb_seq_item.MISO !== this.sb_seq_item.MISO_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        14         5    73.68%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_scoreboard_pkg.sv
    1                                                package SPI_Wrapper_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import SPI_Wrapper_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class SPI_Wrapper_scoreboard extends uvm_scoreboard;
    9               1                    ***0***     		`uvm_component_utils(SPI_Wrapper_scoreboard);
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		SPI_Wrapper_sequence_item sb_seq_item;
    12                                               		uvm_analysis_export #(SPI_Wrapper_sequence_item) sb_export;
    13                                               		uvm_tlm_analysis_fifo #(SPI_Wrapper_sequence_item) sb_fifo;
    14                                               
    15                                               		int correct_count, error_count;
    16                                               
    17                                               
    18                                               		function new(string name = "SPI_Wrapper_scoreboard", uvm_component parent = null);
    19              1                          1     			super.new(name, parent);
    20                                               		endfunction : new
    21                                               
    22                                               		function void build_phase(uvm_phase phase);
    23              1                          1     			super.build_phase(phase);
    24              1                          1     			sb_export = new("sb_export", this);
    25              1                          1     			sb_fifo = new("sb_fifo", this);
    26                                               		endfunction : build_phase
    27                                               
    28                                               		function void connect_phase(uvm_phase phase);
    29              1                          1     			super.connect_phase(phase);
    30              1                          1     			sb_export.connect(sb_fifo.analysis_export);
    31                                               		endfunction : connect_phase
    32                                               
    33                                               		task run_phase(uvm_phase phase);
    34              1                          1     			super.run_phase(phase);
    35              1                          1     			forever begin
    36              1                     241954     				sb_fifo.get(sb_seq_item);
    37                                               				
    38                                               				if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
    39              1                    ***0***     					`uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.MISO_ref));
    40              1                    ***0***     					error_count++;
    41                                               				end
    42                                               				else begin
    43              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct SPI_Wrapper output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
    44              1                     241953     					correct_count++;
    45                                               				end
    46                                               			end
    47                                               				
    48                                               		endtask : run_phase
    49                                               
    50                                               		function void report_phase(uvm_phase phase);
    51              1                          1     			super.report_phase(phase);
    52              1                          1     			`uvm_info("report_phase", $sformatf("Total Successful Transactions: %0d", correct_count), UVM_MEDIUM);
    53              1                          1     			`uvm_info("report_phase", $sformatf("Total Failed Transactions: %0d", error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /SPI_Wrapper_config_pkg
=== Design Unit: work.SPI_Wrapper_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_config_pkg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
    6               4                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_Wrapper_config_pkg --

  File SPI_Wrapper_config_pkg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_config_pkg.sv
    1                                                package SPI_Wrapper_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                	class SPI_Wrapper_config extends uvm_object;
    6               1                    ***0***     		`uvm_object_utils(SPI_Wrapper_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                		
    8                                                		virtual SPI_Wrapper_if SPI_Wrapper_vif;
    9                                                		virtual SPI_Wrapper_ref_if SPI_Wrapper_ref_vif;
    10                                               		uvm_active_passive_enum active;
    11                                               
    12                                               		function new(string name = "SPI_Wrapper_config");
    13              1                          2     			super.new(name);


=================================================================================
=== Instance: /SPI_Wrapper_monitor_pkg
=== Design Unit: work.SPI_Wrapper_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_monitor_pkg.sv
------------------------------------IF Branch------------------------------------
    38                                    241953     Count coming in to IF
    38              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_monitor_pkg.sv
    1                                                package SPI_Wrapper_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import SPI_Wrapper_sequence_item_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                	class SPI_Wrapper_monitor extends uvm_monitor;
    9               1                    ***0***     		`uvm_component_utils(SPI_Wrapper_monitor)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               		SPI_Wrapper_sequence_item rsp_seq_item;
    12                                               		virtual SPI_Wrapper_if SPI_Wrapper_mon_vif;
    13                                               		virtual SPI_Wrapper_ref_if SPI_Wrapper_ref_mon_vif;
    14                                               		uvm_analysis_port #(SPI_Wrapper_sequence_item) mon_ap;
    15                                               
    16                                               		function new(string name = "SPI_Wrapper_monitor", uvm_component parent = null);
    17              1                          1     			super.new(name, parent);
    18                                               		endfunction : new
    19                                               
    20                                               		function void build_phase(uvm_phase phase);
    21              1                          1     			super.build_phase(phase);
    22              1                          1     			mon_ap = new("mon_ap", this);
    23                                               		endfunction : build_phase
    24                                               
    25                                               		task run_phase(uvm_phase phase);
    26              1                          1     			super.run_phase(phase);
    27                                               
    28              1                          1     			forever begin
    29              1                     241954     				rsp_seq_item = SPI_Wrapper_sequence_item::type_id::create("rsp_seq_item");
    30              1                     241954     				@(negedge SPI_Wrapper_mon_vif.clk);
    31              1                     241953     				rsp_seq_item.rst_n 			= SPI_Wrapper_mon_vif.rst_n;
    32              1                     241953     				rsp_seq_item.SS_n 			= SPI_Wrapper_mon_vif.SS_n;
    33              1                     241953     				rsp_seq_item.MOSI 			= SPI_Wrapper_mon_vif.MOSI;
    34              1                     241953     				rsp_seq_item.MISO 			= SPI_Wrapper_mon_vif.MISO;
    35              1                     241953     				rsp_seq_item.MISO_ref		= SPI_Wrapper_ref_mon_vif.MISO_ref;
    36                                               
    37              1                     241953     				mon_ap.write(rsp_seq_item);
    38              1                    ***0***     				`uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /SPI_Wrapper_sequencer_pkg
=== Design Unit: work.SPI_Wrapper_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_sequencer_pkg.sv
    1                                                package SPI_Wrapper_sequencer_pkg;
    2                                                import SPI_Wrapper_sequence_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                	class SPI_Wrapper_sequencer extends uvm_sequencer #(SPI_Wrapper_sequence_item);
    7               1                    ***0***     		`uvm_component_utils(SPI_Wrapper_sequencer)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                		function new(string name = "SPI_Wrapper_sequencer", uvm_component parent = null);
    10              1                          1     			super.new(name, parent);


=================================================================================
=== Instance: /SPI_Wrapper_driver_pkg
=== Design Unit: work.SPI_Wrapper_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_driver_pkg.sv
------------------------------------IF Branch------------------------------------
    36                                    241953     Count coming in to IF
    36              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
                                          241953     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_driver_pkg.sv
    1                                                package SPI_Wrapper_driver_pkg;
    2                                                import SPI_Wrapper_sequence_item_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                	
    7                                                	class SPI_Wrapper_driver extends uvm_driver #(SPI_Wrapper_sequence_item);
    8               1                    ***0***     		`uvm_component_utils(SPI_Wrapper_driver)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               		virtual SPI_Wrapper_if SPI_Wrapper_drv_vif;
    11                                               		virtual SPI_Wrapper_ref_if SPI_Wrapper_ref_drv_vif;
    12                                               
    13                                               		SPI_Wrapper_sequence_item stim_seq_item;
    14                                               
    15                                               		function new(string name = "SPI_Wrapper_driver", uvm_component parent = null);
    16              1                          1     			super.new(name, parent);
    17                                               		endfunction : new
    18                                               
    19                                               		task run_phase(uvm_phase phase);
    20              1                          1     			super.run_phase(phase);
    21              1                          1     			forever begin
    22              1                     241954     				stim_seq_item = SPI_Wrapper_sequence_item::type_id::create("stim_seq_item");
    23              1                     241954     				seq_item_port.get_next_item(stim_seq_item);
    24                                               				//DUT
    25              1                     241953     				SPI_Wrapper_drv_vif.rst_n 		= stim_seq_item.rst_n;
    26              1                     241953     				SPI_Wrapper_drv_vif.SS_n 		= stim_seq_item.SS_n;
    27              1                     241953     				SPI_Wrapper_drv_vif.MOSI		= stim_seq_item.MOSI;
    28                                               
    29                                               				//REF
    30              1                     241953     				SPI_Wrapper_ref_drv_vif.rst_n 		= stim_seq_item.rst_n;
    31              1                     241953     				SPI_Wrapper_ref_drv_vif.SS_n 		= stim_seq_item.SS_n;
    32              1                     241953     				SPI_Wrapper_ref_drv_vif.MOSI		= stim_seq_item.MOSI;
    33                                               				
    34              1                     241953     				@(negedge SPI_Wrapper_drv_vif.clk);
    35              1                     241953     				seq_item_port.item_done();
    36              1                    ***0***     				`uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /SPI_Wrapper_agent_pkg
=== Design Unit: work.SPI_Wrapper_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_agent_pkg.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***     			if(!uvm_config_db#(SPI_Wrapper_config)::get(this, "", "SPI_Wrapper_CFG", SPI_Wrapper_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get SPI_Wrapper Configuration Object.");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                          1     			if(SPI_Wrapper_cfg.active) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1     			if(SPI_Wrapper_cfg.active) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        15         3    83.33%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_agent_pkg.sv
    1                                                package SPI_Wrapper_agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_Wrapper_driver_pkg::*;
    4                                                import SPI_Wrapper_sequencer_pkg::*;
    5                                                import SPI_Wrapper_monitor_pkg::*;
    6                                                import SPI_Wrapper_config_pkg::*;
    7                                                import SPI_Wrapper_sequence_item_pkg::*;
    8                                                
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               	class SPI_Wrapper_agent extends uvm_agent;
    12              1                    ***0***     		`uvm_component_utils(SPI_Wrapper_agent)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               		SPI_Wrapper_driver drv;
    15                                               		SPI_Wrapper_sequencer sqr;
    16                                               		SPI_Wrapper_monitor mon;
    17                                               		SPI_Wrapper_config SPI_Wrapper_cfg;
    18                                               		uvm_analysis_port #(SPI_Wrapper_sequence_item) agt_ap;
    19                                               
    20                                               		function new(string name = "SPI_Wrapper_agent", uvm_component parent = null);
    21              1                          1     			super.new(name, parent);			
    22                                               		endfunction : new
    23                                               
    24                                               		function void build_phase(uvm_phase phase);
    25              1                          1     			super.build_phase(phase);
    26              1                          1     			SPI_Wrapper_cfg = SPI_Wrapper_config::type_id::create("SPI_Wrapper_cfg", this);
    27                                               			if(!uvm_config_db#(SPI_Wrapper_config)::get(this, "", "SPI_Wrapper_CFG", SPI_Wrapper_cfg))
    28              1                    ***0***     				`uvm_fatal("build_phase", "Agent - Unable to get SPI_Wrapper Configuration Object.");
    29                                               
    30                                               			if(SPI_Wrapper_cfg.active) begin
    31              1                          1     				drv = SPI_Wrapper_driver::type_id::create("drv", this);
    32              1                          1     				sqr = SPI_Wrapper_sequencer::type_id::create("sqr", this);
    33                                               			end
    34              1                          1     			mon = SPI_Wrapper_monitor::type_id::create("mon", this);
    35                                               
    36              1                          1     			agt_ap = new("agt_ap", this);
    37                                               		endfunction : build_phase
    38                                               
    39                                               		function void connect_phase(uvm_phase phase);
    40              1                          1     			super.connect_phase(phase);
    41                                               			if(SPI_Wrapper_cfg.active) begin
    42              1                          1     				drv.SPI_Wrapper_drv_vif = SPI_Wrapper_cfg.SPI_Wrapper_vif;
    43              1                          1     				drv.SPI_Wrapper_ref_drv_vif = SPI_Wrapper_cfg.SPI_Wrapper_ref_vif;
    44              1                          1     				drv.seq_item_port.connect(sqr.seq_item_export);
    45                                               			end
    46              1                          1     			mon.SPI_Wrapper_mon_vif = SPI_Wrapper_cfg.SPI_Wrapper_vif;
    47              1                          1     			mon.SPI_Wrapper_ref_mon_vif = SPI_Wrapper_cfg.SPI_Wrapper_ref_vif;
    48              1                          1     			mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /SPI_Wrapper_env_pkg
=== Design Unit: work.SPI_Wrapper_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_env_pkg.sv
    1                                                package SPI_Wrapper_env_pkg;
    2                                                import SPI_Wrapper_agent_pkg::*;
    3                                                import SPI_Wrapper_scoreboard_pkg::*;
    4                                                import SPI_Wrapper_coverage_pkg::*;
    5                                                import shared_pkg::*;
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                	
    9                                                	class SPI_Wrapper_env extends uvm_env;
    10              1                    ***0***     		`uvm_component_utils(SPI_Wrapper_env)
    10              2                    ***0***     
    10              3                          2     
    11                                               
    12                                               		SPI_Wrapper_agent agt;
    13                                               		SPI_Wrapper_scoreboard sb;
    14                                               		SPI_Wrapper_coverage cov;
    15                                               
    16                                               		function new(string name = "SPI_Wrapper_env", uvm_component parent = null);
    17              1                          1     			super.new(name, parent);
    18                                               		endfunction : new
    19                                               
    20                                               		function void build_phase(uvm_phase phase);
    21              1                          1     			super.build_phase(phase);
    22              1                          1     			agt = SPI_Wrapper_agent::type_id::create("agt", this);
    23              1                          1     			sb = SPI_Wrapper_scoreboard::type_id::create("sb", this);
    24              1                          1     			cov = SPI_Wrapper_coverage::type_id::create("cov", this);
    25                                               		endfunction
    26                                               
    27                                               		function void connect_phase(uvm_phase phase);
    28              1                          1     			super.connect_phase(phase);
    29              1                          1     			agt.agt_ap.connect(sb.sb_export);
    30              1                          1     			agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_Wrapper_test_pkg
=== Design Unit: work.SPI_Wrapper_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        14        26    35.00%

================================Branch Details================================

Branch Coverage for instance /SPI_Wrapper_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_test_pkg.sv
------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***     			if(!uvm_config_db #(virtual SPI_Wrapper_if)::get(this, "", "SPI_Wrapper_IF", SPI_Wrapper_cfg.SPI_Wrapper_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the SPI_Wrapper (DUT) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                    ***0***     			if(!uvm_config_db #(virtual SPI_Wrapper_ref_if)::get(this, "", "SPI_Wrapper_REF_IF", SPI_Wrapper_cfg.SPI_Wrapper_ref_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the SPI_Wrapper (REF) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                    ***0***     			if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (DUT) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                    ***0***     			if(!uvm_config_db #(virtual slave_ref_if)::get(this, "", "SLAVE_REF_IF", slave_cfg.slave_ref_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (REF) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    66                                         1     Count coming in to IF
    66              1                    ***0***     			if(!uvm_config_db #(virtual ram_if)::get(this, "", "RAM_IF", ram_cfg.ram_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (DUT) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                         1     Count coming in to IF
    69              1                    ***0***     			if(!uvm_config_db #(virtual ram_ref_if)::get(this, "", "RAM_REF_IF", ram_cfg.ram_ref_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (REF) from the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                         1     Count coming in to IF
    82              1                          1     			`uvm_info("run_phase", "Reset Asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     			`uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                         1     Count coming in to IF
    86              1                          1     			`uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    88                                         1     Count coming in to IF
    88              1                          1     			`uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              1                          1     			`uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                         1     Count coming in to IF
    94              1                          1     			`uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    97                                         1     Count coming in to IF
    97              1                          1     			`uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                        1     Count coming in to IF
    100             1                          1     			`uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      44        36         8    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_Wrapper_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_Wrapper_test_pkg.sv
    1                                                package SPI_Wrapper_test_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_Wrapper_env_pkg::*;
    4                                                import slave_env_pkg::*;
    5                                                import ram_env_pkg::*;
    6                                                import SPI_Wrapper_config_pkg::*;
    7                                                import slave_config_pkg::*;
    8                                                import ram_config_pkg::*;
    9                                                import SPI_Wrapper_sequence_pkg::*;
    10                                               `include "uvm_macros.svh"
    11                                               
    12                                               	class SPI_Wrapper_test extends uvm_test;
    13              1                    ***0***     		`uvm_component_utils(SPI_Wrapper_test)
    13              2                    ***0***     
    13              3                          4     
    14                                               
    15                                               		SPI_Wrapper_env env;
    16                                               		slave_env env_s;
    17                                               		ram_env env_r;
    18                                               
    19                                               		SPI_Wrapper_config SPI_Wrapper_cfg;
    20                                               		slave_config slave_cfg;
    21                                               		ram_config ram_cfg;
    22                                               		
    23                                               		SPI_Wrapper_reset_sequence reset_seq;
    24                                               		SPI_Wrapper_write_only_sequence write_only_seq;
    25                                               		SPI_Wrapper_read_only_sequence read_only_seq;
    26                                               		SPI_Wrapper_write_read_sequence write_read_seq;
    27                                               		SPI_Wrapper_main_sequence main_seq;
    28                                               		
    29                                               
    30                                               		function new(string name = "SPI_Wrapper_test", uvm_component parent = null);
    31              1                          1     			super.new(name, parent);
    32                                               		endfunction : new
    33                                               
    34                                               		function void build_phase(uvm_phase phase);
    35              1                          1     			super.build_phase(phase);
    36              1                          1     			env = SPI_Wrapper_env::type_id::create("env", this);
    37              1                          1     			env_s = slave_env::type_id::create("env_s", this);
    38              1                          1     			env_r = ram_env::type_id::create("env_r", this);
    39                                               
    40              1                          1     			SPI_Wrapper_cfg = SPI_Wrapper_config::type_id::create("SPI_Wrapper_cfg", this);
    41              1                          1     			slave_cfg = slave_config::type_id::create("slave_cfg", this);
    42              1                          1     			ram_cfg = ram_config::type_id::create("ram_cfg", this);
    43                                               			
    44              1                          1     			reset_seq 		= SPI_Wrapper_reset_sequence::type_id::create("reset_seq", this);
    45              1                          1     			write_only_seq 	= SPI_Wrapper_write_only_sequence::type_id::create("write_only_seq", this);
    46              1                          1     			read_only_seq 	= SPI_Wrapper_read_only_sequence::type_id::create("read_only_seq", this);
    47              1                          1     			write_read_seq 	= SPI_Wrapper_write_read_sequence::type_id::create("write_read_seq", this);
    48              1                          1     			main_seq 		= SPI_Wrapper_main_sequence::type_id::create("main_seq", this);
    49                                               			
    50              1                          1     			SPI_Wrapper_cfg.active = UVM_ACTIVE;
    51              1                          1     			slave_cfg.active = UVM_PASSIVE;
    52              1                          1     			ram_cfg.active = UVM_PASSIVE;
    53                                               
    54                                               			if(!uvm_config_db #(virtual SPI_Wrapper_if)::get(this, "", "SPI_Wrapper_IF", SPI_Wrapper_cfg.SPI_Wrapper_vif))
    55              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the SPI_Wrapper (DUT) from the uvm_config_db");
    56                                               
    57                                               			if(!uvm_config_db #(virtual SPI_Wrapper_ref_if)::get(this, "", "SPI_Wrapper_REF_IF", SPI_Wrapper_cfg.SPI_Wrapper_ref_vif))
    58              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the SPI_Wrapper (REF) from the uvm_config_db");
    59                                               
    60                                               			if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_vif))
    61              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (DUT) from the uvm_config_db");
    62                                               
    63                                               			if(!uvm_config_db #(virtual slave_ref_if)::get(this, "", "SLAVE_REF_IF", slave_cfg.slave_ref_vif))
    64              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (REF) from the uvm_config_db");
    65                                               
    66                                               			if(!uvm_config_db #(virtual ram_if)::get(this, "", "RAM_IF", ram_cfg.ram_vif))
    67              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (DUT) from the uvm_config_db");
    68                                               
    69                                               			if(!uvm_config_db #(virtual ram_ref_if)::get(this, "", "RAM_REF_IF", ram_cfg.ram_ref_vif))
    70              1                    ***0***     				`uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (REF) from the uvm_config_db");
    71                                               			
    72              1                          1     			uvm_config_db #(SPI_Wrapper_config)::set(this, "env*", "SPI_Wrapper_CFG", SPI_Wrapper_cfg);
    73              1                          1     			uvm_config_db #(slave_config)::set(this, "env_s*", "SLAVE_CFG", slave_cfg);
    74              1                          1     			uvm_config_db #(ram_config)::set(this, "env_r*", "RAM_CFG", ram_cfg);
    75                                               
    76                                               			//set_report_verbosity_level_hier(UVM_HIGH);
    77                                               		endfunction
    78                                               
    79                                               		task run_phase(uvm_phase phase);
    80              1                          1     			super.run_phase(phase);
    81              1                          1     			phase.raise_objection(this);
    82              1                          1     			`uvm_info("run_phase", "Reset Asserted", UVM_LOW);
    83              1                          1     			reset_seq.start(env.agt.sqr);
    84              1                          1     			`uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
    85                                               
    86              1                          1     			`uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
    87                                               
    88              1                          1     			`uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
    89              1                          1     			write_only_seq.start(env.agt.sqr);
    90                                               
    91              1                          1     			`uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
    92              1                          1     			read_only_seq.start(env.agt.sqr);
    93                                               
    94              1                          1     			`uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
    95              1                          1     			write_read_seq.start(env.agt.sqr);
    96                                               
    97              1                          1     			`uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
    98              1                          1     			main_seq.start(env.agt.sqr);
    99                                               
    100             1                          1     			`uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
    101             1                          1     			phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /ram_coverage_pkg/ram_coverage/cg               100.00%        100          -    Covered              
    covered/total bins:                                    13         13          -                      
    missing/total bins:                                     0         13          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint signal_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint data_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_signal_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/ram_coverage_pkg::ram_coverage::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    13         13          -                      
    missing/total bins:                                     0         13          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint signal_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_states[STORE_WR_ADDR]                     3844          1          -    Covered              
        bin WR_states[WRITE_DATA]                        3897          1          -    Covered              
        bin RD_states[STORE_RD_ADDR]                     3467          1          -    Covered              
        bin RD_states[READ_DATA_]                        3386          1          -    Covered              
        bin WR_to_RD                                       99          1          -    Covered              
        bin RD_to_WR                                       92          1          -    Covered              
    Coverpoint data_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALL_ones                                       52          1          -    Covered              
        bin ZERO                                           59          1          -    Covered              
        bin Walking_ones                                  432          1          -    Covered              
        default bin others                              14051                     -    Occurred             
    Cross cross_signal_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin WR_data                                   278          1          -    Covered              
            bin RD_data                                   265          1          -    Covered              
            bin data_WR_trans                               4          1          -    Covered              
            bin data_RW_trans                               5          1          -    Covered              
 TYPE /slave_coverage_pkg/slave_coverage/cg           100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_coverage::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint tx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                     86057          1          -    Covered              
        default bin others[2]                             720                     -    Occurred             
        default bin others[3]                             189                     -    Occurred             
        default bin others[5]                            1350                     -    Occurred             
        default bin others[7]                            1690                     -    Occurred             
        default bin others[8]                             191                     -    Occurred             
        default bin others[9]                             809                     -    Occurred             
        default bin others[10]                            285                     -    Occurred             
        default bin others[12]                            378                     -    Occurred             
        default bin others[13]                            481                     -    Occurred             
        default bin others[14]                           1164                     -    Occurred             
        default bin others[18]                            444                     -    Occurred             
        default bin others[19]                            735                     -    Occurred             
        default bin others[20]                             37                     -    Occurred             
        default bin others[21]                            494                     -    Occurred             
        default bin others[26]                           1369                     -    Occurred             
        default bin others[27]                            504                     -    Occurred             
        default bin others[28]                            694                     -    Occurred             
        default bin others[29]                            768                     -    Occurred             
        default bin others[30]                            370                     -    Occurred             
        default bin others[31]                           1442                     -    Occurred             
        default bin others[32]                            657                     -    Occurred             
        default bin others[33]                             63                     -    Occurred             
        default bin others[34]                            618                     -    Occurred             
        default bin others[35]                            333                     -    Occurred             
        default bin others[36]                           1016                     -    Occurred             
        default bin others[37]                           1073                     -    Occurred             
        default bin others[38]                            450                     -    Occurred             
        default bin others[41]                            888                     -    Occurred             
        default bin others[42]                            433                     -    Occurred             
        default bin others[43]                            124                     -    Occurred             
        default bin others[45]                            113                     -    Occurred             
        default bin others[46]                            444                     -    Occurred             
        default bin others[48]                            611                     -    Occurred             
        default bin others[49]                            481                     -    Occurred             
        default bin others[50]                            481                     -    Occurred             
        default bin others[51]                            518                     -    Occurred             
        default bin others[52]                            185                     -    Occurred             
        default bin others[54]                            370                     -    Occurred             
        default bin others[56]                           1897                     -    Occurred             
        default bin others[57]                            161                     -    Occurred             
        default bin others[58]                            226                     -    Occurred             
        default bin others[59]                            333                     -    Occurred             
        default bin others[60]                           1253                     -    Occurred             
        default bin others[61]                           1064                     -    Occurred             
        default bin others[63]                            421                     -    Occurred             
        default bin others[64]                            510                     -    Occurred             
        default bin others[65]                            152                     -    Occurred             
        default bin others[66]                           1213                     -    Occurred             
        default bin others[67]                           1073                     -    Occurred             
        default bin others[69]                           1097                     -    Occurred             
        default bin others[70]                            746                     -    Occurred             
        default bin others[71]                            568                     -    Occurred             
        default bin others[72]                            561                     -    Occurred             
        default bin others[73]                            666                     -    Occurred             
        default bin others[74]                           1749                     -    Occurred             
        default bin others[75]                           1309                     -    Occurred             
        default bin others[76]                            766                     -    Occurred             
        default bin others[79]                            137                     -    Occurred             
        default bin others[80]                           1364                     -    Occurred             
        default bin others[81]                            278                     -    Occurred             
        default bin others[83]                           1544                     -    Occurred             
        default bin others[84]                           1475                     -    Occurred             
        default bin others[86]                            100                     -    Occurred             
        default bin others[87]                            929                     -    Occurred             
        default bin others[88]                            370                     -    Occurred             
        default bin others[89]                            100                     -    Occurred             
        default bin others[90]                           1160                     -    Occurred             
        default bin others[92]                            246                     -    Occurred             
        default bin others[94]                            333                     -    Occurred             
        default bin others[95]                           1484                     -    Occurred             
        default bin others[96]                            518                     -    Occurred             
        default bin others[97]                           1334                     -    Occurred             
        default bin others[98]                           1417                     -    Occurred             
        default bin others[99]                            198                     -    Occurred             
        default bin others[100]                          1457                     -    Occurred             
        default bin others[101]                          1247                     -    Occurred             
        default bin others[102]                           426                     -    Occurred             
        default bin others[103]                          1076                     -    Occurred             
        default bin others[104]                           481                     -    Occurred             
        default bin others[105]                           439                     -    Occurred             
        default bin others[106]                           485                     -    Occurred             
        default bin others[107]                           524                     -    Occurred             
        default bin others[108]                          1083                     -    Occurred             
        default bin others[110]                           809                     -    Occurred             
        default bin others[112]                           523                     -    Occurred             
        default bin others[113]                          1414                     -    Occurred             
        default bin others[115]                           370                     -    Occurred             
        default bin others[116]                           102                     -    Occurred             
        default bin others[117]                           507                     -    Occurred             
        default bin others[118]                           481                     -    Occurred             
        default bin others[120]                           676                     -    Occurred             
        default bin others[121]                          1050                     -    Occurred             
        default bin others[122]                            37                     -    Occurred             
        default bin others[123]                           683                     -    Occurred             
        default bin others[124]                           561                     -    Occurred             
        default bin others[126]                          1721                     -    Occurred             
        default bin others[127]                          2247                     -    Occurred             
        default bin others[128]                           380                     -    Occurred             
        default bin others[129]                           387                     -    Occurred             
        default bin others[130]                           740                     -    Occurred             
        default bin others[132]                          1260                     -    Occurred             
        default bin others[133]                            69                     -    Occurred             
        default bin others[134]                          1112                     -    Occurred             
        default bin others[135]                           694                     -    Occurred             
        default bin others[136]                           407                     -    Occurred             
        default bin others[137]                           431                     -    Occurred             
        default bin others[138]                          1066                     -    Occurred             
        default bin others[139]                           178                     -    Occurred             
        default bin others[140]                           629                     -    Occurred             
        default bin others[141]                           259                     -    Occurred             
        default bin others[142]                           777                     -    Occurred             
        default bin others[143]                           174                     -    Occurred             
        default bin others[144]                           254                     -    Occurred             
        default bin others[145]                           894                     -    Occurred             
        default bin others[146]                            76                     -    Occurred             
        default bin others[147]                           681                     -    Occurred             
        default bin others[149]                           586                     -    Occurred             
        default bin others[150]                           139                     -    Occurred             
        default bin others[151]                          1606                     -    Occurred             
        default bin others[152]                           592                     -    Occurred             
        default bin others[153]                          1160                     -    Occurred             
        default bin others[154]                           148                     -    Occurred             
        default bin others[155]                          1201                     -    Occurred             
        default bin others[157]                          1312                     -    Occurred             
        default bin others[158]                          1431                     -    Occurred             
        default bin others[159]                          2326                     -    Occurred             
        default bin others[160]                          1371                     -    Occurred             
        default bin others[162]                           644                     -    Occurred             
        default bin others[163]                           546                     -    Occurred             
        default bin others[165]                           676                     -    Occurred             
        default bin others[166]                           731                     -    Occurred             
        default bin others[168]                          1334                     -    Occurred             
        default bin others[169]                          1390                     -    Occurred             
        default bin others[171]                           481                     -    Occurred             
        default bin others[172]                          1851                     -    Occurred             
        default bin others[174]                          1186                     -    Occurred             
        default bin others[175]                          1627                     -    Occurred             
        default bin others[176]                           481                     -    Occurred             
        default bin others[177]                          1116                     -    Occurred             
        default bin others[178]                           681                     -    Occurred             
        default bin others[179]                          1001                     -    Occurred             
        default bin others[180]                          1994                     -    Occurred             
        default bin others[181]                          1001                     -    Occurred             
        default bin others[182]                           668                     -    Occurred             
        default bin others[183]                           115                     -    Occurred             
        default bin others[184]                          1570                     -    Occurred             
        default bin others[185]                           772                     -    Occurred             
        default bin others[186]                           191                     -    Occurred             
        default bin others[187]                           922                     -    Occurred             
        default bin others[189]                          1210                     -    Occurred             
        default bin others[190]                           600                     -    Occurred             
        default bin others[191]                           720                     -    Occurred             
        default bin others[194]                           796                     -    Occurred             
        default bin others[195]                           962                     -    Occurred             
        default bin others[196]                           557                     -    Occurred             
        default bin others[197]                           566                     -    Occurred             
        default bin others[198]                          1639                     -    Occurred             
        default bin others[199]                            50                     -    Occurred             
        default bin others[200]                           874                     -    Occurred             
        default bin others[201]                          1131                     -    Occurred             
        default bin others[203]                           344                     -    Occurred             
        default bin others[204]                           407                     -    Occurred             
        default bin others[206]                           594                     -    Occurred             
        default bin others[207]                           689                     -    Occurred             
        default bin others[208]                           683                     -    Occurred             
        default bin others[209]                          1586                     -    Occurred             
        default bin others[210]                          1543                     -    Occurred             
        default bin others[211]                           555                     -    Occurred             
        default bin others[212]                          1060                     -    Occurred             
        default bin others[213]                           592                     -    Occurred             
        default bin others[214]                          2440                     -    Occurred             
        default bin others[216]                           304                     -    Occurred             
        default bin others[217]                           102                     -    Occurred             
        default bin others[218]                          1440                     -    Occurred             
        default bin others[219]                          1170                     -    Occurred             
        default bin others[220]                           504                     -    Occurred             
        default bin others[221]                           444                     -    Occurred             
        default bin others[222]                          2304                     -    Occurred             
        default bin others[223]                           735                     -    Occurred             
        default bin others[225]                          1007                     -    Occurred             
        default bin others[227]                           902                     -    Occurred             
        default bin others[228]                            28                     -    Occurred             
        default bin others[229]                          1199                     -    Occurred             
        default bin others[230]                           763                     -    Occurred             
        default bin others[231]                          1035                     -    Occurred             
        default bin others[232]                           703                     -    Occurred             
        default bin others[233]                           558                     -    Occurred             
        default bin others[235]                           407                     -    Occurred             
        default bin others[236]                          1115                     -    Occurred             
        default bin others[237]                           740                     -    Occurred             
        default bin others[238]                           444                     -    Occurred             
        default bin others[239]                           826                     -    Occurred             
        default bin others[241]                           698                     -    Occurred             
        default bin others[242]                           605                     -    Occurred             
        default bin others[244]                           572                     -    Occurred             
        default bin others[245]                           444                     -    Occurred             
        default bin others[246]                           139                     -    Occurred             
        default bin others[247]                           152                     -    Occurred             
        default bin others[250]                          1110                     -    Occurred             
        default bin others[251]                          1275                     -    Occurred             
        default bin others[252]                           139                     -    Occurred             
        default bin others[253]                           993                     -    Occurred             
    Coverpoint rx_signal_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin signal_wr_addr                               3845          1          -    Covered              
        bin signal_wr_data                               3898          1          -    Covered              
        bin signal_rd_addr                               3467          1          -    Covered              
        bin signal_rd_data                               3386          1          -    Covered              
        bin signal_trans                                   13          1          -    Covered              
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin Corners                                       236          1          -    Covered              
        default bin others[1]                              55                     -    Occurred             
        default bin others[2]                              55                     -    Occurred             
        default bin others[3]                              61                     -    Occurred             
        default bin others[4]                              58                     -    Occurred             
        default bin others[5]                              50                     -    Occurred             
        default bin others[6]                              57                     -    Occurred             
        default bin others[7]                              47                     -    Occurred             
        default bin others[8]                              53                     -    Occurred             
        default bin others[9]                              62                     -    Occurred             
        default bin others[10]                             66                     -    Occurred             
        default bin others[11]                             55                     -    Occurred             
        default bin others[12]                             47                     -    Occurred             
        default bin others[13]                             47                     -    Occurred             
        default bin others[14]                             67                     -    Occurred             
        default bin others[15]                             57                     -    Occurred             
        default bin others[16]                             50                     -    Occurred             
        default bin others[17]                             55                     -    Occurred             
        default bin others[18]                             58                     -    Occurred             
        default bin others[19]                             63                     -    Occurred             
        default bin others[20]                             53                     -    Occurred             
        default bin others[21]                             63                     -    Occurred             
        default bin others[22]                             80                     -    Occurred             
        default bin others[23]                             61                     -    Occurred             
        default bin others[24]                             64                     -    Occurred             
        default bin others[25]                             59                     -    Occurred             
        default bin others[26]                             39                     -    Occurred             
        default bin others[27]                             70                     -    Occurred             
        default bin others[28]                             52                     -    Occurred             
        default bin others[29]                             57                     -    Occurred             
        default bin others[30]                             55                     -    Occurred             
        default bin others[31]                             47                     -    Occurred             
        default bin others[32]                             44                     -    Occurred             
        default bin others[33]                             60                     -    Occurred             
        default bin others[34]                             55                     -    Occurred             
        default bin others[35]                             59                     -    Occurred             
        default bin others[36]                             54                     -    Occurred             
        default bin others[37]                             59                     -    Occurred             
        default bin others[38]                             45                     -    Occurred             
        default bin others[39]                             58                     -    Occurred             
        default bin others[40]                             49                     -    Occurred             
        default bin others[41]                             54                     -    Occurred             
        default bin others[42]                             69                     -    Occurred             
        default bin others[43]                             54                     -    Occurred             
        default bin others[44]                             53                     -    Occurred             
        default bin others[45]                             52                     -    Occurred             
        default bin others[46]                             56                     -    Occurred             
        default bin others[47]                             64                     -    Occurred             
        default bin others[48]                             48                     -    Occurred             
        default bin others[49]                             48                     -    Occurred             
        default bin others[50]                             52                     -    Occurred             
        default bin others[51]                             76                     -    Occurred             
        default bin others[52]                             54                     -    Occurred             
        default bin others[53]                             58                     -    Occurred             
        default bin others[54]                             46                     -    Occurred             
        default bin others[55]                             57                     -    Occurred             
        default bin others[56]                             64                     -    Occurred             
        default bin others[57]                             56                     -    Occurred             
        default bin others[58]                             50                     -    Occurred             
        default bin others[59]                             57                     -    Occurred             
        default bin others[60]                             54                     -    Occurred             
        default bin others[61]                             54                     -    Occurred             
        default bin others[62]                             58                     -    Occurred             
        default bin others[63]                             54                     -    Occurred             
        default bin others[64]                             68                     -    Occurred             
        default bin others[65]                             43                     -    Occurred             
        default bin others[66]                             64                     -    Occurred             
        default bin others[67]                             48                     -    Occurred             
        default bin others[68]                             60                     -    Occurred             
        default bin others[69]                             53                     -    Occurred             
        default bin others[70]                             46                     -    Occurred             
        default bin others[71]                             56                     -    Occurred             
        default bin others[72]                             67                     -    Occurred             
        default bin others[73]                             56                     -    Occurred             
        default bin others[74]                             61                     -    Occurred             
        default bin others[75]                             54                     -    Occurred             
        default bin others[76]                             55                     -    Occurred             
        default bin others[77]                             54                     -    Occurred             
        default bin others[78]                             36                     -    Occurred             
        default bin others[79]                             60                     -    Occurred             
        default bin others[80]                             69                     -    Occurred             
        default bin others[81]                             54                     -    Occurred             
        default bin others[82]                             37                     -    Occurred             
        default bin others[83]                             61                     -    Occurred             
        default bin others[84]                             55                     -    Occurred             
        default bin others[86]                             47                     -    Occurred             
        default bin others[87]                             57                     -    Occurred             
        default bin others[88]                             76                     -    Occurred             
        default bin others[89]                             59                     -    Occurred             
        default bin others[90]                             58                     -    Occurred             
        default bin others[91]                             52                     -    Occurred             
        default bin others[92]                             60                     -    Occurred             
        default bin others[93]                             53                     -    Occurred             
        default bin others[94]                             55                     -    Occurred             
        default bin others[95]                             68                     -    Occurred             
        default bin others[96]                             55                     -    Occurred             
        default bin others[97]                             68                     -    Occurred             
        default bin others[98]                             46                     -    Occurred             
        default bin others[99]                             56                     -    Occurred             
        default bin others[100]                            44                     -    Occurred             
        default bin others[101]                            56                     -    Occurred             
        default bin others[102]                            67                     -    Occurred             
        default bin others[103]                            51                     -    Occurred             
        default bin others[104]                            60                     -    Occurred             
        default bin others[105]                            87                     -    Occurred             
        default bin others[106]                            51                     -    Occurred             
        default bin others[107]                            69                     -    Occurred             
        default bin others[108]                            55                     -    Occurred             
        default bin others[109]                            65                     -    Occurred             
        default bin others[110]                            59                     -    Occurred             
        default bin others[111]                            49                     -    Occurred             
        default bin others[112]                            67                     -    Occurred             
        default bin others[113]                            78                     -    Occurred             
        default bin others[114]                            61                     -    Occurred             
        default bin others[115]                            51                     -    Occurred             
        default bin others[116]                            66                     -    Occurred             
        default bin others[117]                            53                     -    Occurred             
        default bin others[118]                            55                     -    Occurred             
        default bin others[119]                            48                     -    Occurred             
        default bin others[120]                            59                     -    Occurred             
        default bin others[121]                            56                     -    Occurred             
        default bin others[122]                            52                     -    Occurred             
        default bin others[123]                            64                     -    Occurred             
        default bin others[124]                            62                     -    Occurred             
        default bin others[125]                            60                     -    Occurred             
        default bin others[126]                            49                     -    Occurred             
        default bin others[127]                            50                     -    Occurred             
        default bin others[128]                            49                     -    Occurred             
        default bin others[129]                            61                     -    Occurred             
        default bin others[130]                            58                     -    Occurred             
        default bin others[131]                            43                     -    Occurred             
        default bin others[132]                            59                     -    Occurred             
        default bin others[133]                            52                     -    Occurred             
        default bin others[134]                            62                     -    Occurred             
        default bin others[135]                            66                     -    Occurred             
        default bin others[136]                            54                     -    Occurred             
        default bin others[137]                            69                     -    Occurred             
        default bin others[138]                            44                     -    Occurred             
        default bin others[139]                            58                     -    Occurred             
        default bin others[140]                            55                     -    Occurred             
        default bin others[141]                            54                     -    Occurred             
        default bin others[142]                            53                     -    Occurred             
        default bin others[143]                            49                     -    Occurred             
        default bin others[144]                            52                     -    Occurred             
        default bin others[145]                            62                     -    Occurred             
        default bin others[146]                            55                     -    Occurred             
        default bin others[147]                            60                     -    Occurred             
        default bin others[148]                            49                     -    Occurred             
        default bin others[149]                            51                     -    Occurred             
        default bin others[150]                            60                     -    Occurred             
        default bin others[151]                            65                     -    Occurred             
        default bin others[152]                            50                     -    Occurred             
        default bin others[153]                            56                     -    Occurred             
        default bin others[154]                            66                     -    Occurred             
        default bin others[155]                            74                     -    Occurred             
        default bin others[156]                            49                     -    Occurred             
        default bin others[157]                            71                     -    Occurred             
        default bin others[158]                            57                     -    Occurred             
        default bin others[159]                            58                     -    Occurred             
        default bin others[160]                            66                     -    Occurred             
        default bin others[161]                            56                     -    Occurred             
        default bin others[162]                            63                     -    Occurred             
        default bin others[163]                            58                     -    Occurred             
        default bin others[164]                            47                     -    Occurred             
        default bin others[165]                            45                     -    Occurred             
        default bin others[166]                            52                     -    Occurred             
        default bin others[167]                            59                     -    Occurred             
        default bin others[168]                            50                     -    Occurred             
        default bin others[169]                            67                     -    Occurred             
        default bin others[171]                            58                     -    Occurred             
        default bin others[172]                            59                     -    Occurred             
        default bin others[173]                            59                     -    Occurred             
        default bin others[174]                            61                     -    Occurred             
        default bin others[175]                            79                     -    Occurred             
        default bin others[176]                            61                     -    Occurred             
        default bin others[177]                            58                     -    Occurred             
        default bin others[178]                            61                     -    Occurred             
        default bin others[179]                            62                     -    Occurred             
        default bin others[180]                            56                     -    Occurred             
        default bin others[181]                            53                     -    Occurred             
        default bin others[182]                            59                     -    Occurred             
        default bin others[183]                            55                     -    Occurred             
        default bin others[184]                            64                     -    Occurred             
        default bin others[185]                            46                     -    Occurred             
        default bin others[186]                            51                     -    Occurred             
        default bin others[187]                            56                     -    Occurred             
        default bin others[188]                            55                     -    Occurred             
        default bin others[189]                            53                     -    Occurred             
        default bin others[190]                            45                     -    Occurred             
        default bin others[191]                            66                     -    Occurred             
        default bin others[192]                            60                     -    Occurred             
        default bin others[193]                            50                     -    Occurred             
        default bin others[194]                            60                     -    Occurred             
        default bin others[195]                            65                     -    Occurred             
        default bin others[196]                            58                     -    Occurred             
        default bin others[197]                            60                     -    Occurred             
        default bin others[198]                            46                     -    Occurred             
        default bin others[199]                            47                     -    Occurred             
        default bin others[200]                            70                     -    Occurred             
        default bin others[201]                            53                     -    Occurred             
        default bin others[202]                            60                     -    Occurred             
        default bin others[203]                            57                     -    Occurred             
        default bin others[204]                            41                     -    Occurred             
        default bin others[205]                            54                     -    Occurred             
        default bin others[206]                            57                     -    Occurred             
        default bin others[207]                            62                     -    Occurred             
        default bin others[208]                            60                     -    Occurred             
        default bin others[209]                            63                     -    Occurred             
        default bin others[210]                            56                     -    Occurred             
        default bin others[211]                            49                     -    Occurred             
        default bin others[212]                            65                     -    Occurred             
        default bin others[213]                            63                     -    Occurred             
        default bin others[214]                            67                     -    Occurred             
        default bin others[215]                            47                     -    Occurred             
        default bin others[216]                            57                     -    Occurred             
        default bin others[217]                            50                     -    Occurred             
        default bin others[218]                            58                     -    Occurred             
        default bin others[219]                            74                     -    Occurred             
        default bin others[220]                            65                     -    Occurred             
        default bin others[221]                            55                     -    Occurred             
        default bin others[222]                            54                     -    Occurred             
        default bin others[223]                            69                     -    Occurred             
        default bin others[224]                            48                     -    Occurred             
        default bin others[225]                            49                     -    Occurred             
        default bin others[226]                            67                     -    Occurred             
        default bin others[227]                            51                     -    Occurred             
        default bin others[228]                            51                     -    Occurred             
        default bin others[229]                            59                     -    Occurred             
        default bin others[230]                            60                     -    Occurred             
        default bin others[231]                            69                     -    Occurred             
        default bin others[232]                            55                     -    Occurred             
        default bin others[233]                            68                     -    Occurred             
        default bin others[234]                            59                     -    Occurred             
        default bin others[235]                            57                     -    Occurred             
        default bin others[236]                            63                     -    Occurred             
        default bin others[237]                            60                     -    Occurred             
        default bin others[238]                            57                     -    Occurred             
        default bin others[239]                            49                     -    Occurred             
        default bin others[240]                            53                     -    Occurred             
        default bin others[241]                            57                     -    Occurred             
        default bin others[242]                            57                     -    Occurred             
        default bin others[243]                            48                     -    Occurred             
        default bin others[244]                            58                     -    Occurred             
        default bin others[245]                            47                     -    Occurred             
        default bin others[246]                            60                     -    Occurred             
        default bin others[247]                            56                     -    Occurred             
        default bin others[248]                            61                     -    Occurred             
        default bin others[249]                            64                     -    Occurred             
        default bin others[250]                            61                     -    Occurred             
        default bin others[251]                            53                     -    Occurred             
        default bin others[252]                            49                     -    Occurred             
        default bin others[253]                            61                     -    Occurred             
        default bin others[254]                            55                     -    Occurred             
    Coverpoint rst_n_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    121085          1          -    Covered              
        bin auto[1]                                    120868          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    159871          1          -    Covered              
        bin auto[1]                                     82082          1          -    Covered              
    Cross cross_MOSI_SS_rst                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                7507          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 761          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              111866          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 734          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                7636          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 745          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              111895          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 809          1          -    Covered              
    Cross cross_rx_signal_data                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <signal_rd_data,Corners>                   43          1          -    Covered              
            bin <signal_wr_data,Corners>                   68          1          -    Covered              
            bin <signal_rd_addr,Corners>                   55          1          -    Covered              
            bin <signal_wr_addr,Corners>                   70          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin trans                                0                     -    ZERO                 
    Cross cross_tx_valid_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_val_data                              1488          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin tx_inv                           84569                     -    Occurred             
 TYPE /SPI_Wrapper_coverage_pkg/SPI_Wrapper_coverage/cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                  1310       1310          -                      
    missing/total bins:                                     0       1310          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_address_cp                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint rd_address_cp                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint wr_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint rd_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0:3]                                    3747          1          -    Covered              
        bin auto[4:7]                                    3660          1          -    Covered              
        bin auto[8:11]                                   3967          1          -    Covered              
        bin auto[12:15]                                  3698          1          -    Covered              
        bin auto[16:19]                                  3780          1          -    Covered              
        bin auto[20:23]                                  3926          1          -    Covered              
        bin auto[24:27]                                  4044          1          -    Covered              
        bin auto[28:31]                                  3592          1          -    Covered              
        bin auto[32:35]                                  3593          1          -    Covered              
        bin auto[36:39]                                  3589          1          -    Covered              
        bin auto[40:43]                                  3938          1          -    Covered              
        bin auto[44:47]                                  3732          1          -    Covered              
        bin auto[48:51]                                  3785          1          -    Covered              
        bin auto[52:55]                                  3461          1          -    Covered              
        bin auto[56:59]                                  3775          1          -    Covered              
        bin auto[60:63]                                  3647          1          -    Covered              
        bin auto[64:67]                                  3584          1          -    Covered              
        bin auto[68:71]                                  3700          1          -    Covered              
        bin auto[72:75]                                  3860          1          -    Covered              
        bin auto[76:79]                                  3614          1          -    Covered              
        bin auto[80:83]                                  3511          1          -    Covered              
        bin auto[84:87]                                  3571          1          -    Covered              
        bin auto[88:91]                                  4114          1          -    Covered              
        bin auto[92:95]                                  3910          1          -    Covered              
        bin auto[96:99]                                  3794          1          -    Covered              
        bin auto[100:103]                                3774          1          -    Covered              
        bin auto[104:107]                                4120          1          -    Covered              
        bin auto[108:111]                                3686          1          -    Covered              
        bin auto[112:115]                                4034          1          -    Covered              
        bin auto[116:119]                                3524          1          -    Covered              
        bin auto[120:123]                                3860          1          -    Covered              
        bin auto[124:127]                                3634          1          -    Covered              
        bin auto[128:131]                                3690          1          -    Covered              
        bin auto[132:135]                                4079          1          -    Covered              
        bin auto[136:139]                                3783          1          -    Covered              
        bin auto[140:143]                                3619          1          -    Covered              
        bin auto[144:147]                                3782          1          -    Covered              
        bin auto[148:151]                                3669          1          -    Covered              
        bin auto[152:155]                                4055          1          -    Covered              
        bin auto[156:159]                                3943          1          -    Covered              
        bin auto[160:163]                                3700          1          -    Covered              
        bin auto[164:167]                                3414          1          -    Covered              
        bin auto[168:171]                                3790          1          -    Covered              
        bin auto[172:175]                                4097          1          -    Covered              
        bin auto[176:179]                                3893          1          -    Covered              
        bin auto[180:183]                                3709          1          -    Covered              
        bin auto[184:187]                                3720          1          -    Covered              
        bin auto[188:191]                                3775          1          -    Covered              
        bin auto[192:195]                                4008          1          -    Covered              
        bin auto[196:199]                                3509          1          -    Covered              
        bin auto[200:203]                                3913          1          -    Covered              
        bin auto[204:207]                                3636          1          -    Covered              
        bin auto[208:211]                                3854          1          -    Covered              
        bin auto[212:215]                                3900          1          -    Covered              
        bin auto[216:219]                                3917          1          -    Covered              
        bin auto[220:223]                                4001          1          -    Covered              
        bin auto[224:227]                                3541          1          -    Covered              
        bin auto[228:231]                                3924          1          -    Covered              
        bin auto[232:235]                                4149          1          -    Covered              
        bin auto[236:239]                                3579          1          -    Covered              
        bin auto[240:243]                                3569          1          -    Covered              
        bin auto[244:247]                                3904          1          -    Covered              
        bin auto[248:251]                                3968          1          -    Covered              
        bin auto[252:255]                                3639          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__0#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__1#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__2#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__3#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__4#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__5#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__6#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__7#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.rst_n__8#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3049          1          -    Covered              
        bin auto[1]                                    238904          1          -    Covered              
    Coverpoint #cov_seq_item.SS_n__9#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    225304          1          -    Covered              
        bin auto[1]                                     16649          1          -    Covered              
    Coverpoint #cov_seq_item.MOSI__10#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    121085          1          -    Covered              
        bin auto[1]                                    120868          1          -    Covered              
    Cross cross_rst_SS                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                7507          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 761          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>              111866          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 734          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                7636          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 745          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>              111895          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 809          1          -    Covered              
    Cross cross_rst_wr_add                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_rst_wr_data                           100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_rst_rd_add                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_rst_rd_data                           100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                  3584          1          -    Covered              
            bin <auto[0],auto[252:255]>                    55          1          -    Covered              
            bin <auto[1],auto[248:251]>                  3889          1          -    Covered              
            bin <auto[0],auto[248:251]>                    79          1          -    Covered              
            bin <auto[1],auto[244:247]>                  3849          1          -    Covered              
            bin <auto[0],auto[244:247]>                    55          1          -    Covered              
            bin <auto[1],auto[240:243]>                  3481          1          -    Covered              
            bin <auto[0],auto[240:243]>                    88          1          -    Covered              
            bin <auto[1],auto[236:239]>                  3557          1          -    Covered              
            bin <auto[0],auto[236:239]>                    22          1          -    Covered              
            bin <auto[1],auto[232:235]>                  4105          1          -    Covered              
            bin <auto[0],auto[232:235]>                    44          1          -    Covered              
            bin <auto[1],auto[228:231]>                  3835          1          -    Covered              
            bin <auto[0],auto[228:231]>                    89          1          -    Covered              
            bin <auto[1],auto[224:227]>                  3497          1          -    Covered              
            bin <auto[0],auto[224:227]>                    44          1          -    Covered              
            bin <auto[1],auto[220:223]>                  3957          1          -    Covered              
            bin <auto[0],auto[220:223]>                    44          1          -    Covered              
            bin <auto[1],auto[216:219]>                  3861          1          -    Covered              
            bin <auto[0],auto[216:219]>                    56          1          -    Covered              
            bin <auto[1],auto[212:215]>                  3843          1          -    Covered              
            bin <auto[0],auto[212:215]>                    57          1          -    Covered              
            bin <auto[1],auto[208:211]>                  3821          1          -    Covered              
            bin <auto[0],auto[208:211]>                    33          1          -    Covered              
            bin <auto[1],auto[204:207]>                  3625          1          -    Covered              
            bin <auto[0],auto[204:207]>                    11          1          -    Covered              
            bin <auto[1],auto[200:203]>                  3869          1          -    Covered              
            bin <auto[0],auto[200:203]>                    44          1          -    Covered              
            bin <auto[1],auto[196:199]>                  3432          1          -    Covered              
            bin <auto[0],auto[196:199]>                    77          1          -    Covered              
            bin <auto[1],auto[192:195]>                  3974          1          -    Covered              
            bin <auto[0],auto[192:195]>                    34          1          -    Covered              
            bin <auto[1],auto[188:191]>                  3740          1          -    Covered              
            bin <auto[0],auto[188:191]>                    35          1          -    Covered              
            bin <auto[1],auto[184:187]>                  3654          1          -    Covered              
            bin <auto[0],auto[184:187]>                    66          1          -    Covered              
            bin <auto[1],auto[180:183]>                  3632          1          -    Covered              
            bin <auto[0],auto[180:183]>                    77          1          -    Covered              
            bin <auto[1],auto[176:179]>                  3881          1          -    Covered              
            bin <auto[0],auto[176:179]>                    12          1          -    Covered              
            bin <auto[1],auto[172:175]>                  4054          1          -    Covered              
            bin <auto[0],auto[172:175]>                    43          1          -    Covered              
            bin <auto[1],auto[168:171]>                  3766          1          -    Covered              
            bin <auto[0],auto[168:171]>                    24          1          -    Covered              
            bin <auto[1],auto[164:167]>                  3381          1          -    Covered              
            bin <auto[0],auto[164:167]>                    33          1          -    Covered              
            bin <auto[1],auto[160:163]>                  3677          1          -    Covered              
            bin <auto[0],auto[160:163]>                    23          1          -    Covered              
            bin <auto[1],auto[156:159]>                  3899          1          -    Covered              
            bin <auto[0],auto[156:159]>                    44          1          -    Covered              
            bin <auto[1],auto[152:155]>                  4000          1          -    Covered              
            bin <auto[0],auto[152:155]>                    55          1          -    Covered              
            bin <auto[1],auto[148:151]>                  3636          1          -    Covered              
            bin <auto[0],auto[148:151]>                    33          1          -    Covered              
            bin <auto[1],auto[144:147]>                  3771          1          -    Covered              
            bin <auto[0],auto[144:147]>                    11          1          -    Covered              
            bin <auto[1],auto[140:143]>                  3575          1          -    Covered              
            bin <auto[0],auto[140:143]>                    44          1          -    Covered              
            bin <auto[1],auto[136:139]>                  3748          1          -    Covered              
            bin <auto[0],auto[136:139]>                    35          1          -    Covered              
            bin <auto[1],auto[132:135]>                  4056          1          -    Covered              
            bin <auto[0],auto[132:135]>                    23          1          -    Covered              
            bin <auto[1],auto[128:131]>                  3623          1          -    Covered              
            bin <auto[0],auto[128:131]>                    67          1          -    Covered              
            bin <auto[1],auto[124:127]>                  3601          1          -    Covered              
            bin <auto[0],auto[124:127]>                    33          1          -    Covered              
            bin <auto[1],auto[120:123]>                  3846          1          -    Covered              
            bin <auto[0],auto[120:123]>                    14          1          -    Covered              
            bin <auto[1],auto[116:119]>                  3490          1          -    Covered              
            bin <auto[0],auto[116:119]>                    34          1          -    Covered              
            bin <auto[1],auto[112:115]>                  3990          1          -    Covered              
            bin <auto[0],auto[112:115]>                    44          1          -    Covered              
            bin <auto[1],auto[108:111]>                  3661          1          -    Covered              
            bin <auto[0],auto[108:111]>                    25          1          -    Covered              
            bin <auto[1],auto[104:107]>                  4109          1          -    Covered              
            bin <auto[0],auto[104:107]>                    11          1          -    Covered              
            bin <auto[1],auto[100:103]>                  3708          1          -    Covered              
            bin <auto[0],auto[100:103]>                    66          1          -    Covered              
            bin <auto[1],auto[96:99]>                    3717          1          -    Covered              
            bin <auto[0],auto[96:99]>                      77          1          -    Covered              
            bin <auto[1],auto[92:95]>                    3864          1          -    Covered              
            bin <auto[0],auto[92:95]>                      46          1          -    Covered              
            bin <auto[1],auto[88:91]>                    4059          1          -    Covered              
            bin <auto[0],auto[88:91]>                      55          1          -    Covered              
            bin <auto[1],auto[84:87]>                    3482          1          -    Covered              
            bin <auto[0],auto[84:87]>                      89          1          -    Covered              
            bin <auto[1],auto[80:83]>                    3467          1          -    Covered              
            bin <auto[0],auto[80:83]>                      44          1          -    Covered              
            bin <auto[1],auto[76:79]>                    3592          1          -    Covered              
            bin <auto[0],auto[76:79]>                      22          1          -    Covered              
            bin <auto[1],auto[72:75]>                    3772          1          -    Covered              
            bin <auto[0],auto[72:75]>                      88          1          -    Covered              
            bin <auto[1],auto[68:71]>                    3665          1          -    Covered              
            bin <auto[0],auto[68:71]>                      35          1          -    Covered              
            bin <auto[1],auto[64:67]>                    3560          1          -    Covered              
            bin <auto[0],auto[64:67]>                      24          1          -    Covered              
            bin <auto[1],auto[60:63]>                    3601          1          -    Covered              
            bin <auto[0],auto[60:63]>                      46          1          -    Covered              
            bin <auto[1],auto[56:59]>                    3718          1          -    Covered              
            bin <auto[0],auto[56:59]>                      57          1          -    Covered              
            bin <auto[1],auto[52:55]>                    3415          1          -    Covered              
            bin <auto[0],auto[52:55]>                      46          1          -    Covered              
            bin <auto[1],auto[48:51]>                    3750          1          -    Covered              
            bin <auto[0],auto[48:51]>                      35          1          -    Covered              
            bin <auto[1],auto[44:47]>                    3686          1          -    Covered              
            bin <auto[0],auto[44:47]>                      46          1          -    Covered              
            bin <auto[1],auto[40:43]>                    3883          1          -    Covered              
            bin <auto[0],auto[40:43]>                      55          1          -    Covered              
            bin <auto[1],auto[36:39]>                    3522          1          -    Covered              
            bin <auto[0],auto[36:39]>                      67          1          -    Covered              
            bin <auto[1],auto[32:35]>                    3570          1          -    Covered              
            bin <auto[0],auto[32:35]>                      23          1          -    Covered              
            bin <auto[1],auto[28:31]>                    3535          1          -    Covered              
            bin <auto[0],auto[28:31]>                      57          1          -    Covered              
            bin <auto[1],auto[24:27]>                    3956          1          -    Covered              
            bin <auto[0],auto[24:27]>                      88          1          -    Covered              
            bin <auto[1],auto[20:23]>                    3880          1          -    Covered              
            bin <auto[0],auto[20:23]>                      46          1          -    Covered              
            bin <auto[1],auto[16:19]>                    3714          1          -    Covered              
            bin <auto[0],auto[16:19]>                      66          1          -    Covered              
            bin <auto[1],auto[12:15]>                    3643          1          -    Covered              
            bin <auto[0],auto[12:15]>                      55          1          -    Covered              
            bin <auto[1],auto[8:11]>                     3879          1          -    Covered              
            bin <auto[0],auto[8:11]>                       88          1          -    Covered              
            bin <auto[1],auto[4:7]>                      3605          1          -    Covered              
            bin <auto[0],auto[4:7]>                        55          1          -    Covered              
            bin <auto[1],auto[0:3]>                      3692          1          -    Covered              
            bin <auto[0],auto[0:3]>                        55          1          -    Covered              
    Cross cross_SS_wr_add                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
    Cross cross_SS_wr_data                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
    Cross cross_SS_rd_add                             100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              
    Cross cross_SS_rd_data                            100.00%        100          -    Covered              
        covered/total bins:                               128        128          -                      
        missing/total bins:                                 0        128          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[252:255]>                   266          1          -    Covered              
            bin <auto[0],auto[252:255]>                  3373          1          -    Covered              
            bin <auto[1],auto[248:251]>                   271          1          -    Covered              
            bin <auto[0],auto[248:251]>                  3697          1          -    Covered              
            bin <auto[1],auto[244:247]>                   279          1          -    Covered              
            bin <auto[0],auto[244:247]>                  3625          1          -    Covered              
            bin <auto[1],auto[240:243]>                   283          1          -    Covered              
            bin <auto[0],auto[240:243]>                  3286          1          -    Covered              
            bin <auto[1],auto[236:239]>                   248          1          -    Covered              
            bin <auto[0],auto[236:239]>                  3331          1          -    Covered              
            bin <auto[1],auto[232:235]>                   293          1          -    Covered              
            bin <auto[0],auto[232:235]>                  3856          1          -    Covered              
            bin <auto[1],auto[228:231]>                   287          1          -    Covered              
            bin <auto[0],auto[228:231]>                  3637          1          -    Covered              
            bin <auto[1],auto[224:227]>                   267          1          -    Covered              
            bin <auto[0],auto[224:227]>                  3274          1          -    Covered              
            bin <auto[1],auto[220:223]>                   241          1          -    Covered              
            bin <auto[0],auto[220:223]>                  3760          1          -    Covered              
            bin <auto[1],auto[216:219]>                   260          1          -    Covered              
            bin <auto[0],auto[216:219]>                  3657          1          -    Covered              
            bin <auto[1],auto[212:215]>                   269          1          -    Covered              
            bin <auto[0],auto[212:215]>                  3631          1          -    Covered              
            bin <auto[1],auto[208:211]>                   238          1          -    Covered              
            bin <auto[0],auto[208:211]>                  3616          1          -    Covered              
            bin <auto[1],auto[204:207]>                   236          1          -    Covered              
            bin <auto[0],auto[204:207]>                  3400          1          -    Covered              
            bin <auto[1],auto[200:203]>                   272          1          -    Covered              
            bin <auto[0],auto[200:203]>                  3641          1          -    Covered              
            bin <auto[1],auto[196:199]>                   250          1          -    Covered              
            bin <auto[0],auto[196:199]>                  3259          1          -    Covered              
            bin <auto[1],auto[192:195]>                   268          1          -    Covered              
            bin <auto[0],auto[192:195]>                  3740          1          -    Covered              
            bin <auto[1],auto[188:191]>                   289          1          -    Covered              
            bin <auto[0],auto[188:191]>                  3486          1          -    Covered              
            bin <auto[1],auto[184:187]>                   293          1          -    Covered              
            bin <auto[0],auto[184:187]>                  3427          1          -    Covered              
            bin <auto[1],auto[180:183]>                   265          1          -    Covered              
            bin <auto[0],auto[180:183]>                  3444          1          -    Covered              
            bin <auto[1],auto[176:179]>                   235          1          -    Covered              
            bin <auto[0],auto[176:179]>                  3658          1          -    Covered              
            bin <auto[1],auto[172:175]>                   257          1          -    Covered              
            bin <auto[0],auto[172:175]>                  3840          1          -    Covered              
            bin <auto[1],auto[168:171]>                   232          1          -    Covered              
            bin <auto[0],auto[168:171]>                  3558          1          -    Covered              
            bin <auto[1],auto[164:167]>                   230          1          -    Covered              
            bin <auto[0],auto[164:167]>                  3184          1          -    Covered              
            bin <auto[1],auto[160:163]>                   256          1          -    Covered              
            bin <auto[0],auto[160:163]>                  3444          1          -    Covered              
            bin <auto[1],auto[156:159]>                   248          1          -    Covered              
            bin <auto[0],auto[156:159]>                  3695          1          -    Covered              
            bin <auto[1],auto[152:155]>                   242          1          -    Covered              
            bin <auto[0],auto[152:155]>                  3813          1          -    Covered              
            bin <auto[1],auto[148:151]>                   254          1          -    Covered              
            bin <auto[0],auto[148:151]>                  3415          1          -    Covered              
            bin <auto[1],auto[144:147]>                   246          1          -    Covered              
            bin <auto[0],auto[144:147]>                  3536          1          -    Covered              
            bin <auto[1],auto[140:143]>                   233          1          -    Covered              
            bin <auto[0],auto[140:143]>                  3386          1          -    Covered              
            bin <auto[1],auto[136:139]>                   241          1          -    Covered              
            bin <auto[0],auto[136:139]>                  3542          1          -    Covered              
            bin <auto[1],auto[132:135]>                   260          1          -    Covered              
            bin <auto[0],auto[132:135]>                  3819          1          -    Covered              
            bin <auto[1],auto[128:131]>                   282          1          -    Covered              
            bin <auto[0],auto[128:131]>                  3408          1          -    Covered              
            bin <auto[1],auto[124:127]>                   253          1          -    Covered              
            bin <auto[0],auto[124:127]>                  3381          1          -    Covered              
            bin <auto[1],auto[120:123]>                   259          1          -    Covered              
            bin <auto[0],auto[120:123]>                  3601          1          -    Covered              
            bin <auto[1],auto[116:119]>                   239          1          -    Covered              
            bin <auto[0],auto[116:119]>                  3285          1          -    Covered              
            bin <auto[1],auto[112:115]>                   238          1          -    Covered              
            bin <auto[0],auto[112:115]>                  3796          1          -    Covered              
            bin <auto[1],auto[108:111]>                   247          1          -    Covered              
            bin <auto[0],auto[108:111]>                  3439          1          -    Covered              
            bin <auto[1],auto[104:107]>                   240          1          -    Covered              
            bin <auto[0],auto[104:107]>                  3880          1          -    Covered              
            bin <auto[1],auto[100:103]>                   290          1          -    Covered              
            bin <auto[0],auto[100:103]>                  3484          1          -    Covered              
            bin <auto[1],auto[96:99]>                     269          1          -    Covered              
            bin <auto[0],auto[96:99]>                    3525          1          -    Covered              
            bin <auto[1],auto[92:95]>                     264          1          -    Covered              
            bin <auto[0],auto[92:95]>                    3646          1          -    Covered              
            bin <auto[1],auto[88:91]>                     286          1          -    Covered              
            bin <auto[0],auto[88:91]>                    3828          1          -    Covered              
            bin <auto[1],auto[84:87]>                     273          1          -    Covered              
            bin <auto[0],auto[84:87]>                    3298          1          -    Covered              
            bin <auto[1],auto[80:83]>                     264          1          -    Covered              
            bin <auto[0],auto[80:83]>                    3247          1          -    Covered              
            bin <auto[1],auto[76:79]>                     266          1          -    Covered              
            bin <auto[0],auto[76:79]>                    3348          1          -    Covered              
            bin <auto[1],auto[72:75]>                     302          1          -    Covered              
            bin <auto[0],auto[72:75]>                    3558          1          -    Covered              
            bin <auto[1],auto[68:71]>                     247          1          -    Covered              
            bin <auto[0],auto[68:71]>                    3453          1          -    Covered              
            bin <auto[1],auto[64:67]>                     226          1          -    Covered              
            bin <auto[0],auto[64:67]>                    3358          1          -    Covered              
            bin <auto[1],auto[60:63]>                     261          1          -    Covered              
            bin <auto[0],auto[60:63]>                    3386          1          -    Covered              
            bin <auto[1],auto[56:59]>                     251          1          -    Covered              
            bin <auto[0],auto[56:59]>                    3524          1          -    Covered              
            bin <auto[1],auto[52:55]>                     242          1          -    Covered              
            bin <auto[0],auto[52:55]>                    3219          1          -    Covered              
            bin <auto[1],auto[48:51]>                     265          1          -    Covered              
            bin <auto[0],auto[48:51]>                    3520          1          -    Covered              
            bin <auto[1],auto[44:47]>                     216          1          -    Covered              
            bin <auto[0],auto[44:47]>                    3516          1          -    Covered              
            bin <auto[1],auto[40:43]>                     257          1          -    Covered              
            bin <auto[0],auto[40:43]>                    3681          1          -    Covered              
            bin <auto[1],auto[36:39]>                     295          1          -    Covered              
            bin <auto[0],auto[36:39]>                    3294          1          -    Covered              
            bin <auto[1],auto[32:35]>                     223          1          -    Covered              
            bin <auto[0],auto[32:35]>                    3370          1          -    Covered              
            bin <auto[1],auto[28:31]>                     275          1          -    Covered              
            bin <auto[0],auto[28:31]>                    3317          1          -    Covered              
            bin <auto[1],auto[24:27]>                     295          1          -    Covered              
            bin <auto[0],auto[24:27]>                    3749          1          -    Covered              
            bin <auto[1],auto[20:23]>                     276          1          -    Covered              
            bin <auto[0],auto[20:23]>                    3650          1          -    Covered              
            bin <auto[1],auto[16:19]>                     279          1          -    Covered              
            bin <auto[0],auto[16:19]>                    3501          1          -    Covered              
            bin <auto[1],auto[12:15]>                     263          1          -    Covered              
            bin <auto[0],auto[12:15]>                    3435          1          -    Covered              
            bin <auto[1],auto[8:11]>                      278          1          -    Covered              
            bin <auto[0],auto[8:11]>                     3689          1          -    Covered              
            bin <auto[1],auto[4:7]>                       245          1          -    Covered              
            bin <auto[0],auto[4:7]>                      3415          1          -    Covered              
            bin <auto[1],auto[0:3]>                       274          1          -    Covered              
            bin <auto[0],auto[0:3]>                      3473          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 3

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_Wrapper_top/SPI_WrapperDUT/cover_reset_asserted 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(50)
                                                                                49 Covered   
/SPI_Wrapper_top/SPI_WrapperDUT/cover_SS_inactive 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(53)
                                                                              15137 Covered   
/SPI_Wrapper_top/SPI_WrapperDUT/cover_tx_inactive 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(56)
                                                                              156782 Covered   
/SPI_Wrapper_top/SPI_WrapperDUT/cover_SS_MISO_out 
                                         SPI_Wrapper Verilog  SVA  SPI_Wrapper.sv(59)
                                                                              3379 Covered   
/SPI_Wrapper_top/slaveDUT/cover_reset_asserted 
                                         slave  Verilog  SVA  slave.sv(463)     49 Covered   
/SPI_Wrapper_top/slaveDUT/cover_SS_inactive 
                                         slave  Verilog  SVA  slave.sv(466)   15137 Covered   
/SPI_Wrapper_top/slaveDUT/cover_CHK_first 
                                         slave  Verilog  SVA  slave.sv(469)   15136 Covered   
/SPI_Wrapper_top/slaveDUT/cover_CHK_WR   slave  Verilog  SVA  slave.sv(472)   7565 Covered   
/SPI_Wrapper_top/slaveDUT/cover_CHK_RD   slave  Verilog  SVA  slave.sv(475)   7563 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_wr  slave  Verilog  SVA  slave.sv(478)   7537 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_rd  slave  Verilog  SVA  slave.sv(481)   7529 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_rd_add 
                                         slave  Verilog  SVA  slave.sv(484)   62548 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MOSI_rd_data 
                                         slave  Verilog  SVA  slave.sv(487)   28262 Covered   
/SPI_Wrapper_top/slaveDUT/cover_no_add_add 
                                         slave  Verilog  SVA  slave.sv(490)   3373 Covered   
/SPI_Wrapper_top/slaveDUT/cover_no_data_data 
                                         slave  Verilog  SVA  slave.sv(493)   3382 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_wr    slave  Verilog  SVA  slave.sv(499)   7743 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_rd_add 
                                         slave  Verilog  SVA  slave.sv(502)   3467 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_rd_data 
                                         slave  Verilog  SVA  slave.sv(505)   3386 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_tx    slave  Verilog  SVA  slave.sv(508)   3385 Covered   
/SPI_Wrapper_top/slaveDUT/cover_rx_chk   slave  Verilog  SVA  slave.sv(511)   58618 Covered   
/SPI_Wrapper_top/slaveDUT/cover_MISO_rd_only 
                                         slave  Verilog  SVA  slave.sv(517)   159126 Covered   
/SPI_Wrapper_top/ramDUT/cover_reset      ram    Verilog  SVA  ram.sv(181)       49 Covered   
/SPI_Wrapper_top/ramDUT/cover_rx_inv     ram    Verilog  SVA  ram.sv(184)     14594 Covered   
/SPI_Wrapper_top/ramDUT/cover_save_wr    ram    Verilog  SVA  ram.sv(187)     3845 Covered   
/SPI_Wrapper_top/ramDUT/cover_wr_d       ram    Verilog  SVA  ram.sv(190)     3898 Covered   
/SPI_Wrapper_top/ramDUT/cover_save_rd    ram    Verilog  SVA  ram.sv(193)     3466 Covered   
/SPI_Wrapper_top/ramDUT/cover_rd_d       ram    Verilog  SVA  ram.sv(196)     3386 Covered   
/SPI_Wrapper_top/ramDUT/cover_tx_a       ram    Verilog  SVA  ram.sv(199)     3386 Covered   
/SPI_Wrapper_top/ramDUT/cover_tx_in      ram    Verilog  SVA  ram.sv(202)     11209 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 29

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_reset_asserted
                     SPI_Wrapper.sv(49)                 0          1
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_SS_inactive
                     SPI_Wrapper.sv(52)                 0          1
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_tx_inactive
                     SPI_Wrapper.sv(55)                 0          1
/SPI_Wrapper_top/SPI_WrapperDUT/assertion_MISO_out
                     SPI_Wrapper.sv(58)                 0          1
/SPI_Wrapper_top/slaveDUT/assertion_reset_asserted
                     slave.sv(462)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_SS_inactive
                     slave.sv(465)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_CHK_first
                     slave.sv(468)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_CHK_WR
                     slave.sv(471)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_CHK_RD
                     slave.sv(474)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_wr
                     slave.sv(477)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_rd
                     slave.sv(480)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_rd_add
                     slave.sv(483)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MOSI_rd_data
                     slave.sv(486)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_no_add_add
                     slave.sv(489)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_no_data_data
                     slave.sv(492)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_wr
                     slave.sv(498)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_rd_add
                     slave.sv(501)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_rd_data
                     slave.sv(504)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_tx
                     slave.sv(507)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_rx_chk
                     slave.sv(510)                      0          1
/SPI_Wrapper_top/slaveDUT/assertion_MISO_rd_only
                     slave.sv(516)                      0          1
/SPI_Wrapper_top/ramDUT/assertion_reset
                     ram.sv(180)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_rx_inv
                     ram.sv(183)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_save_wr
                     ram.sv(186)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_wr_d
                     ram.sv(189)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_save_rd
                     ram.sv(192)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_rd_d
                     ram.sv(195)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_tx_a
                     ram.sv(198)                        0          1
/SPI_Wrapper_top/ramDUT/assertion_tx_in
                     ram.sv(201)                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_reset_sequence/body/#ublk#252081719#102/immed__104
                     SPI_Wrapper_sequence_pkg.sv(104)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/start_seq/immed__134
                     SPI_Wrapper_sequence_pkg.sv(134)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/end_seq/immed__142
                     SPI_Wrapper_sequence_pkg.sv(142)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/write_add_seq/#ublk#252081719#152/immed__154
                     SPI_Wrapper_sequence_pkg.sv(154)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_only_sequence/write_data_seq/#ublk#252081719#166/immed__168
                     SPI_Wrapper_sequence_pkg.sv(168)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/start_seq/immed__199
                     SPI_Wrapper_sequence_pkg.sv(199)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/end_seq/immed__207
                     SPI_Wrapper_sequence_pkg.sv(207)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/read_add_seq/#ublk#252081719#217/immed__219
                     SPI_Wrapper_sequence_pkg.sv(219)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/read_data_seq/#ublk#252081719#231/immed__233
                     SPI_Wrapper_sequence_pkg.sv(233)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_read_only_sequence/read_data_seq/#ublk#252081719#240/immed__242
                     SPI_Wrapper_sequence_pkg.sv(242)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/start_seq/immed__277
                     SPI_Wrapper_sequence_pkg.sv(277)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/end_seq/immed__285
                     SPI_Wrapper_sequence_pkg.sv(285)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/write_add_seq/#ublk#252081719#295/immed__297
                     SPI_Wrapper_sequence_pkg.sv(297)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/write_data_seq/#ublk#252081719#309/immed__311
                     SPI_Wrapper_sequence_pkg.sv(311)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/read_add_seq/#ublk#252081719#323/immed__325
                     SPI_Wrapper_sequence_pkg.sv(325)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/read_data_seq/#ublk#252081719#337/immed__339
                     SPI_Wrapper_sequence_pkg.sv(339)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_write_read_sequence/read_data_seq/#ublk#252081719#346/immed__348
                     SPI_Wrapper_sequence_pkg.sv(348)
                                                        0          1
/SPI_Wrapper_sequence_pkg/SPI_Wrapper_main_sequence/body/#ublk#252081719#372/immed__374
                     SPI_Wrapper_sequence_pkg.sv(374)
                                                        0          1

Total Coverage By Instance (filtered view): 84.91%

