// Seed: 3276783382
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  id_3 :
  assert property (@(1 or posedge 1) 1)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  module_0();
  uwire id_6;
  for (id_7 = id_6; 1; id_1 = id_7) begin
    wire id_8;
    wire id_9, id_10;
    always begin
      $display(1, id_6, id_3 <-> id_3);
    end
  end
  generate
    assign id_4 = 1;
    always_latch begin
      id_2 = 1;
    end
    always #0 begin : id_11
      id_5 = id_3;
    end
    assign id_7 = 1;
  endgenerate
endmodule
