var lastRunDate = 'Wed Aug 26 08:09:04 2015';
var fileNameRun = 'doc/library/libDocItemsImperas.js';
var files = new Array();
var fileNames = new Array();
fileNames[0] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/national.ovpworld.org/peripheral/16550/1.0/pse.igen.xml"
files[0] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='16550' releasestatus='4' saveRestore='F' vendor='national.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x8'> <addressblock name='ab' size='0x8' width='8'> <memorymappedregister access='r' isvolatile='T' name='rbr_dll' readfunction='readRBR_DLL' viewfunction='viewRBR_DLL' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Receiver Buffer Register/Divisor Latch Low Read (LCR.DLAB=1)'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='thr_dll' viewfunction='viewTHR_DLL' width='8' writefunction='writeTHR_DLL'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Transmitter Holding Register/Divisor Latch Low Write (LCR.DLAB=1)'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ier_dlh' offset='0x1' readfunction='readIER_DLH' viewfunction='viewIER_DLH' width='8' writefunction='writeIER_DLH'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Interrupt Enable Register/Divisor Latch High (LCR.DLAB=1)'/> </docsection> <field name='erbfi' width='1'/> <field bitoffset='1' name='etbei' width='1'/> <field bitoffset='2' name='elsi' width='1'/> <field bitoffset='3' name='edssi' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='iir' offset='0x2' readfunction='readIIR' viewfunction='viewIIR' width='8'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Interrupt Identity Register'/> </docsection> <field name='intid' width='4'/> <field bitoffset='6' name='fifoen' width='2'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='fcr' offset='0x2' width='8' writefunction='writeFCR'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Control Register'/> </docsection> <field name='fifoEn' width='1'/> <field bitoffset='1' name='fifoRcvrRst' width='1'/> <field bitoffset='2' name='fifoXmitRst' width='1'/> <field bitoffset='3' name='dmaModeSel' width='1'/> <field bitoffset='4' name='fifoXmitTrig' width='2'/> <field bitoffset='6' name='fifoRcvrTrig' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='lcr' offset='0x3' width='8' writefunction='writeLCR'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Line Control Register'/> </docsection> <field name='dls' width='2'/> <field bitoffset='2' name='stop' width='1'/> <field bitoffset='3' name='pen' width='1'/> <field bitoffset='4' name='eps' width='1'/> <field bitoffset='5' name='stick' width='1'/> <field bitoffset='6' name='brk' width='1'/> <field bitoffset='7' name='dlab' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='mcr' offset='0x4' width='8' writemask='31'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART MODEM Control Register'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='lsr' offset='0x5' readfunction='readLSR' viewfunction='viewLSR' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Line Status Register'/> </docsection> <field name='dr' width='1'/> <field bitoffset='1' name='oe' width='1'/> <field bitoffset='2' name='pe' width='1'/> <field bitoffset='3' name='fe' width='1'/> <field bitoffset='4' name='bi' width='1'/> <field bitoffset='5' name='thre' width='1'/> <field bitoffset='6' name='temt' width='1'/> <field bitoffset='7' name='rfe' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='msr' offset='0x6' width='8'> <reset mask='255' name='Reset' value='176'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART MODEM Status Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='scr' offset='0x7' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Scratch Register'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <docsection name='doc_1' text='Description'> <doctext name='txt' text='16550 UART model'/> <doctext name='txt_1' text='The serial input/output from the simulator is implemented using the Serial Device Support described in OVP BHM and PPM API Functions Reference, which describes the parameters that control how the model interacts with the host computer.'/> <doctext name='txt_2' text='Interrupts and FIFOs are supported.'/> <doctext name='txt_3' text='Registers are aligned on 1 byte boundaries.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Resolution of the baud rate is limited to the simulation time slice (aka quantum) size.'/> <doctext name='txt_1' text='Values written to the MCR are ignored. Loopback mode is not supported.'/> <doctext name='txt_2' text='The LSR is read-only. The model never sets the LSR &apos;Parity Error&apos;, &apos;Framing Error&apos;, &apos;Break Interrupt&apos; or &apos;Error in RCVR FIFO&apos; bits.'/> <doctext name='txt_3' text='The MSR &apos;Data Set Ready&apos; and &apos;Clear To Send&apos; bits are set at reset and all other MSR bits are cleared. MSR bits will only be changed by writes to the MSR and values written to the Modem Status Register do not effect the operation of the model.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs datasheet (http://www.ti.com/lit/ds/symlink/pc16550d.pdf)'/> </docsection> <netport name='reset_uart' type='input' updatefunction='resetCB' updatefunctionargument='0'/> <netport name='intOut' type='output' updatefunctionargument='0'/> <formalattribute name='uart16450' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Run in 16450 mode (no FIFOs)'/> </docsection> </formalattribute> <formalattribute name='fifoSize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Size of fifos'/> </docsection> </formalattribute> <formalattribute name='refClkFreq' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Frequency (in hertz) of reference clock rate used in baud rate calculation'/> </docsection> </formalattribute> <formalattribute name='simulatebaud' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to true to simulate baud delay determined by the Divisor Latch register value and reference clock frequency.'/> <doctext name='txt_1' text='Set to false to run without delay - next read data is made available immediately upon read of Receiver Buffer Register.'/> <doctext name='txt_2' text='Defaults to false'/> </docsection> </formalattribute> <formalattribute name='charmode' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to true when the port is used to connect to a Telnet program and character mode is desired rather than the default Telnet line mode.'/> <doctext name='txt_1' text='When set to true a Telnet command sequence is sent at startup that configures the Telnet program into character mode. In addition null bytes are stripped from the data received.'/> </docsection> </formalattribute> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[1] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/national.ovpworld.org/peripheral/16450/1.0/pse.igen.xml"
files[1] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='16450' releasestatus='0' saveRestore='F' vendor='national.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Model of 16550/16450 UART. Connects to a bus by a slave port and optionally to a processor by an interrupt signal. The serial input/output ports are modelled by socket connection which must be attached to a process outside the simulation environment. Note that on start:up, the UART model will block the simulator, pending a connection to the socket.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Simplified baud:rate. 	 No modem support (DTR etc). No support for parity. No means to simulate errors.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Based upon 16450 features of http://www.ti.com/lit/ds/symlink/pc16550d.pdf'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Byte:wide access to control and status registers.'/> </docsection> </busslaveport> <netport name='intOut' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt output.'/> </docsection> </netport> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalattribute name='uart16550' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable 16550 mode (with FIFOS)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[2] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imgtec.ovpworld.org/processor/mips64/1.0/mips64.igen.xml"
files[2] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='mips64Newlib' defaultsemihostvendor='mips.ovpworld.org' defaultsemihostversion='1.0' elfcode='8' endian='either' family='MIPS64' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/mips-sde-elf-gdb' groupH='Warrior' groupL='I6400' imagefile='model' library='processor' name='mips64' procdoc='$IMPERAS_HOME/ImperasLib/source/imgtec.ovpworld.org/processor/mips64/1.0/doc/OVP_Model_Specific_Information_mips64_generic.pdf' releasestatus='4' useindefaultplatform='F' vendor='imgtec.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='MIPS64 Configurable Processor Model'/> <doctext name='txt_1' text='If you need other variants, these models can be obtained from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.'/> <doctext name='txt_1' text='This model is in beta form and is not yet fully complete.Please watch for updates on the OVP World website or contact Imperas for current status and latest version.'/> <doctext name='txt_2' text='Cache model does not implement coherency'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='MIPS64 Instruction set implemented'/> <doctext name='txt_1' text='MMU Type: Dual VTLB and FTLB'/> <doctext name='txt_2' text='FPU implemented'/> <doctext name='txt_3' text='L1 I and D cache model in either full or tag-only mode implemented (disabled by default)'/> <doctext name='txt_4' text='External interrupt controller implemented'/> <doctext name='txt_5' text='Vectored interrupts implemented'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor variant'/> </docsection> <enum name='I6400' value='0'/> <enum name='.I6400Guest' value='1'/> <enum name='MIPS64R6' value='2'/> <enum name='.MIPS64R6Guest' value='3'/> </formalattribute> <formalattribute name='cacheenable' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select cache model mode'/> </docsection> <enum name='default' value='0'/> <enum name='tag' value='1'/> <enum name='full' value='2'/> </formalattribute> <formalattribute name='cachedebug' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache debug flags'/> </docsection> </formalattribute> <formalattribute name='cacheextbiuinfo' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Pointer to platform-provided BIU cache info structure'/> </docsection> </formalattribute> <formalattribute name='mipsHexFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Load a MIPS hex file (test-mode)'/> </docsection> </formalattribute> <formalattribute name='IMPERAS_MIPS_AVP_OPCODES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)'/> </docsection> </formalattribute> <formalattribute name='cacheIndexBypassTLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='When set, cache index ops do not generate TLB exceptions'/> </docsection> </formalattribute> <formalattribute name='MIPS_TRACE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-format trace output'/> </docsection> </formalattribute> <formalattribute name='supervisorMode' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override whether processor implements supervisor mode'/> </docsection> </formalattribute> <formalattribute name='busErrors' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions'/> </docsection> </formalattribute> <formalattribute name='fixedMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)'/> </docsection> </formalattribute> <formalattribute name='removeDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)'/> </docsection> </formalattribute> <formalattribute name='removeCMP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)'/> </docsection> </formalattribute> <formalattribute name='removeFP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the FP-Present configuration when true (sets Config1.FP to 0)'/> </docsection> </formalattribute> <formalattribute name='removeFTLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the FTLBEn configuration when true (disable FTLB)'/> </docsection> </formalattribute> <formalattribute name='isISA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify ISA model (reset address from ELF, all coprocessors enabled)'/> </docsection> </formalattribute> <formalattribute name='hiddenTLBentries' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance'/> </docsection> </formalattribute> <formalattribute name='ITCNumEntries' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC cells present (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='ITCNumFIFO' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='MTFPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)'/> </docsection> </formalattribute> <formalattribute name='supportDenormals' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify that the FPU supports denormal operands and results'/> </docsection> </formalattribute> <formalattribute name='VPE0MaxTC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the maximum TCs initially on VPE0'/> </docsection> </formalattribute> <formalattribute name='segBits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the number of address bits implemented for 64 bit segments (MIPS64 Only)'/> </docsection> </formalattribute> <formalattribute name='mpuRegions' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of regions for memory protection unit'/> </docsection> </formalattribute> <formalattribute name='mvpconf0vpe' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PVPE'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tc' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PTC'/> </docsection> </formalattribute> <formalattribute name='mvpconf0pcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PCP'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.TCP'/> </docsection> </formalattribute> <formalattribute name='MIPS_UHI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-Unified Hosting interface'/> </docsection> </formalattribute> <formalattribute name='mipsUhiArgs' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UHI arguments string seperated by spaces'/> </docsection> </formalattribute> <formalattribute name='mipsUhiJail' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UHI jailroot'/> </docsection> </formalattribute> <formalattribute name='MIPS_DV_MODE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Design Verification mode'/> </docsection> </formalattribute> <formalattribute name='MIPS_MAGIC_OPCODES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-specific magic Pass/Fail opcodes'/> </docsection> </formalattribute> <formalattribute name='enableTrickbox' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable trickbox addresses (specific for AVP)'/> </docsection> </formalattribute> <formalattribute name='fpuexcdisable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable FPU exceptions'/> </docsection> </formalattribute> <formalattribute name='cop2Bits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies width in bits of COP2 registers (32 or 64)'/> </docsection> </formalattribute> <formalattribute name='cop2FileName' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies COP2 dynamically-loaded object (.so/.dll) defining COP2 instructions'/> </docsection> </formalattribute> <formalattribute name='udiConfig' type='int32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UDI configuration attribute'/> </docsection> </formalattribute> <formalattribute name='udiFileName' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UDI dynamically-loaded object (.so/.dll) defining UDI instructions'/> </docsection> </formalattribute> <formalattribute name='vectoredinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables vectored interrupts (sets Config3 VInt)'/> </docsection> </formalattribute> <formalattribute name='externalinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables the use of an external interrupt controller (sets Config3 VEIC)'/> </docsection> </formalattribute> <formalattribute name='rootFixedMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the root MMU type to fixed mapping when true (sets Config.MT=3 and Config.KU/K23=2)'/> </docsection> </formalattribute> <formalattribute name='rootMMUSizeM1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the root MMUSizeM1 field in Config1 register (number of MMU entries-1)'/> </docsection> </formalattribute> <formalattribute name='srsctlHSS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the HSS field in SRSCtl register (number of shadow register sets)'/> </docsection> </formalattribute> <formalattribute name='firPS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the PS field in FIR register'/> </docsection> </formalattribute> <formalattribute name='firHas2008' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Has2008 field in FIR register'/> </docsection> </formalattribute> <formalattribute name='pridCompanyOptions' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Company Options field in PRId register'/> </docsection> </formalattribute> <formalattribute name='pridRevision' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Revision field in PRId register'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='numWatch' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of WatchLo/WatchHi register pairs'/> </docsection> </formalattribute> <formalattribute name='numVC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of Virtual Cores to be present'/> </docsection> </formalattribute> <formalattribute name='numVCtoStart' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of Virtual Cores to be running'/> </docsection> </formalattribute> <formalattribute name='sharedTLBindex' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify first shared TLB Index between Virtual Cores'/> </docsection> </formalattribute> <formalattribute name='hasFDC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify Fast Debug Channel (dummy implementation)'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='configAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables R6 support'/> </docsection> </formalattribute> <formalattribute name='configBM' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the BM field in Config register (burst mode)'/> </docsection> </formalattribute> <formalattribute name='configDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.DSP (data scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configISP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.ISP (instruction scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configK0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K0 (set Kseg0 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configKU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.KU (set Useg cacheability)'/> </docsection> </formalattribute> <formalattribute name='configK23' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K23 (set Kseg23 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configMDU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MDU (iterative multiply/divide unit)'/> </docsection> </formalattribute> <formalattribute name='configMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MM (merging mode for write)'/> </docsection> </formalattribute> <formalattribute name='configMT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MT'/> </docsection> </formalattribute> <formalattribute name='configSB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.SB (simple bus transfers only)'/> </docsection> </formalattribute> <formalattribute name='MIPS16eASE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.CA (enables the MIPS16e ASE)'/> </docsection> </formalattribute> <formalattribute name='config1DA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DA (Dcache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1DL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DL (Dcache line size)'/> </docsection> </formalattribute> <formalattribute name='config1DS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DS (Dcache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1EP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.EP (EJTag present)'/> </docsection> </formalattribute> <formalattribute name='config1IA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IA (Icache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1IL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IL (Icache line size)'/> </docsection> </formalattribute> <formalattribute name='config1IS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IS (Icache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1MMUSizeM1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.MMUSizeM1 (number of MMU entries-1)'/> </docsection> </formalattribute> <formalattribute name='config1WR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.WR (watchpoint registers present)'/> </docsection> </formalattribute> <formalattribute name='config2SU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SU field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config2SS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SS field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config2SL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SL field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config2SA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SA field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config3BI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BI'/> </docsection> </formalattribute> <formalattribute name='config3BP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BP'/> </docsection> </formalattribute> <formalattribute name='config3CDMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CDMM'/> </docsection> </formalattribute> <formalattribute name='config3CTXTC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CTXTC'/> </docsection> </formalattribute> <formalattribute name='config3DSPP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSPP'/> </docsection> </formalattribute> <formalattribute name='config3DSP2P' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSP2P'/> </docsection> </formalattribute> <formalattribute name='config3IPLW' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.IPLW'/> </docsection> </formalattribute> <formalattribute name='config3ISA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISA'/> </docsection> </formalattribute> <formalattribute name='config3ISAOnExc' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISAOnExc'/> </docsection> </formalattribute> <formalattribute name='config3ITL' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ITL'/> </docsection> </formalattribute> <formalattribute name='config3LPA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.LPA'/> </docsection> </formalattribute> <formalattribute name='config3MCU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MCU'/> </docsection> </formalattribute> <formalattribute name='config3MMAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MMAR'/> </docsection> </formalattribute> <formalattribute name='config3RXI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.RXI'/> </docsection> </formalattribute> <formalattribute name='config3SC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.SC'/> </docsection> </formalattribute> <formalattribute name='config3ULRI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ULRI'/> </docsection> </formalattribute> <formalattribute name='config3VZ' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VZ'/> </docsection> </formalattribute> <formalattribute name='config3MSAP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MSAP'/> </docsection> </formalattribute> <formalattribute name='config3CMGCR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CMGCR field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config3SP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SP field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config3TL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the TL field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config3PW' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the PW field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config4AE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.AE'/> </docsection> </formalattribute> <formalattribute name='config4IE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.IE'/> </docsection> </formalattribute> <formalattribute name='config4MMUConfig' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)'/> </docsection> </formalattribute> <formalattribute name='config4MMUExtDef' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUExtDef'/> </docsection> </formalattribute> <formalattribute name='config4VTLBSizeExt' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.VTLBSizeExt'/> </docsection> </formalattribute> <formalattribute name='config5EVA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.EVA'/> </docsection> </formalattribute> <formalattribute name='config5LLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.LLB (LLAddr supports LLbit)'/> </docsection> </formalattribute> <formalattribute name='config5MRP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MRP (MaaR Present)'/> </docsection> </formalattribute> <formalattribute name='config5NFExists' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.NFExists'/> </docsection> </formalattribute> <formalattribute name='config5MSAEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MSAEn'/> </docsection> </formalattribute> <formalattribute name='config5MVH' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MVH (enable MTHC0 and MFHC0 instructions)'/> </docsection> </formalattribute> <formalattribute name='config6FTLBEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config6.FTLBEn'/> </docsection> </formalattribute> <formalattribute name='config7AR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.AR (Alias removed Data cache)'/> </docsection> </formalattribute> <formalattribute name='config7DCIDX_MODE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.DCIDX_MODE'/> </docsection> </formalattribute> <formalattribute name='config7HCI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.HCI (Hardware Cache Initialization)'/> </docsection> </formalattribute> <formalattribute name='config7IAR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.IAR (Alias removed Instruction cache)'/> </docsection> </formalattribute> <formalattribute name='config7WII' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.WII (wait IE/IXMT ignore)'/> </docsection> </formalattribute> <formalattribute name='config7ES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the ES field in Config7 register (Externalize sync)'/> </docsection> </formalattribute> <formalattribute name='fcsrABS2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.ABS2008 (ABS/NEG compliant with IEEE 754-2008)'/> </docsection> </formalattribute> <formalattribute name='fcsrNAN2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.NAN2008 (QNaN/SNaN encodings match IEEE 754-2008 recommendation)'/> </docsection> </formalattribute> <formalattribute name='numMaarRegs' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override number of MAAR registers (must be even)'/> </docsection> </formalattribute> <formalattribute name='wiredLimit' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Limit field of the Wired register'/> </docsection> </formalattribute> <formalattribute name='cdmmBaseCI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override CDMMBase.CI'/> </docsection> </formalattribute> <formalattribute name='ExceptionBase' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)'/> </docsection> </formalattribute> <formalattribute name='UseExceptionBase' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits'/> </docsection> </formalattribute> <formalattribute name='GIC_EX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GIC unit present'/> </docsection> </formalattribute> <formalattribute name='CPC_EX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC unit present'/> </docsection> </formalattribute> <formalattribute name='TIMER_ROUTABLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: cpu timer interrupt routable within cluster'/> </docsection> </formalattribute> <formalattribute name='SWINT_ROUTABLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: software interrupt routable within cluster'/> </docsection> </formalattribute> <formalattribute name='GCR_PCORES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CONFIG.PCORES (number of cores-1)'/> </docsection> </formalattribute> <formalattribute name='GCR_BASE' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)'/> </docsection> </formalattribute> <formalattribute name='GCR_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_CACHE_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CACHE_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_CACHE_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CACHE_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_IOCU1_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_IOCU1_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_IOCU1_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_IOCU1_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_BEV_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_BEV_BASE'/> </docsection> </formalattribute> <formalattribute name='GIC_NUMINTERRUPTS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS'/> </docsection> </formalattribute> <formalattribute name='GIC_COUNTBITS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.COUNTBITS'/> </docsection> </formalattribute> <formalattribute name='GIC_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_REVISION.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_REVISION.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_NUM_TEAMS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS'/> </docsection> </formalattribute> <formalattribute name='GIC_TRIG_RESET' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]'/> </docsection> </formalattribute> <formalattribute name='GIC_PVPES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.PVPE'/> </docsection> </formalattribute> <formalattribute name='CPC_MICROSTEP' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_SEQDEL.MICROSTEP'/> </docsection> </formalattribute> <formalattribute name='CPC_RAILDELAY' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_RAIL.RAILDELAY'/> </docsection> </formalattribute> <formalattribute name='CPC_RESETLEN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_RESETLEN.RESETLEN'/> </docsection> </formalattribute> <formalattribute name='CPC_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_REVISION.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='CPC_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_REVISION.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG31_0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[31_0]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG63_32' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[63_32]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG95_64' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[95_64]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG127_96' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[127_96]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG159_128' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[159_128]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG191_160' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[191_160]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG223_192' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[223_192]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG255_224' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[255_224]'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 3'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 3'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc3'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc3'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc3'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc3'/> </docsection> </formalattribute> <formalattribute name='CPC_C0_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 0'/> </docsection> </formalattribute> <formalattribute name='CPC_C1_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 1'/> </docsection> </formalattribute> <formalattribute name='CPC_C2_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 2'/> </docsection> </formalattribute> <formalattribute name='CPC_C3_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 3'/> </docsection> </formalattribute> <formalattribute name='EIC_OPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the external interrupt controller EIC_OPTION'/> </docsection> </formalattribute> <formalattribute name='guestVariant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest processor variant (same as Root if not specified)'/> </docsection> <enum name='I6400' value='0'/> <enum name='.I6400Guest' value='1'/> <enum name='MIPS64R6' value='2'/> <enum name='.MIPS64R6Guest' value='3'/> </formalattribute> <formalattribute name='guestCtl0RI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the RI field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0MC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the MC field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0CP0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CP0 field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0AT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the AT field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0GT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the GT field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0CG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CG field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0CF' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CF field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0G1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the G1 field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0RAD' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the RAD field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0DRG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the DRG field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='hasImpl17' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable read/write of Impl17 bit in Status register'/> </docsection> </formalattribute> <formalattribute name='hasImpl16' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable read/write of Impl16 bit in Status register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Guest IPTI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Guest IPFDC field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Guest IPPCI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <busmasterport addresswidth='37' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='37' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP reset'/> </docsection> </netport> <netport mustbeconnected='F' name='dint' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int2' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int3' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int4' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int5' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int6' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int7' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int8' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int9' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int10' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int11' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int12' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int13' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int14' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int15' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int16' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int17' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int18' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int19' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int20' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int21' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int22' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int23' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int24' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int25' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int26' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int27' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int28' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int29' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int30' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int31' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int32' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int33' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int34' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int35' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int36' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int37' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int38' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int39' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int40' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int41' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int42' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int43' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int44' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int45' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int46' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int47' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int48' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int49' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int50' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int51' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int52' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int53' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int54' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int55' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int56' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int57' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int58' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int59' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int60' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int61' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int62' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int63' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int64' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int65' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int66' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int67' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int68' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int69' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int70' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int71' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int72' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int73' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int74' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int75' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int76' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int77' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int78' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int79' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int80' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int81' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int82' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int83' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int84' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int85' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int86' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int87' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int88' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int89' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int90' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int91' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int92' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int93' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int94' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int95' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int96' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int97' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int98' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int99' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int100' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int101' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int102' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int103' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int104' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int105' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int106' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int107' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int108' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int109' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int110' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int111' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int112' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int113' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int114' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int115' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int116' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int117' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int118' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int119' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int120' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int121' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int122' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int123' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int124' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int125' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int126' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='int127' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='GIC external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt for compatibility'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU0_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU0_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU0_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU0_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU1_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU1_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU1_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU1_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU2_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU2_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU2_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU2_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU3_VC0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU3_VC0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='dint_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID_CPU3_VC1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1_CPU3_VC1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Int'/> <exception code='1' name='Mod'/> <exception code='2' name='TLBL'/> <exception code='3' name='TLBS'/> <exception code='4' name='AdEL'/> <exception code='5' name='AdES'/> <exception code='6' name='IBE'/> <exception code='7' name='DBE'/> <exception code='8' name='Sys'/> <exception code='9' name='Bp'/> <exception code='10' name='RI'/> <exception code='11' name='CpU'/> <exception code='12' name='Ov'/> <exception code='13' name='Tr'/> <exception code='14' name='MSAFPE'/> <exception code='15' name='FPE'/> <exception code='16' name='Impl1'/> <exception code='17' name='Impl2'/> <exception code='18' name='C2E'/> <exception code='19' name='TLBRI'/> <exception code='20' name='TLBXI'/> <exception code='21' name='MSADis'/> <exception code='22' name='MDMX'/> <exception code='23' name='WATCH'/> <exception code='24' name='MCheck'/> <exception code='25' name='Thread'/> <exception code='26' name='DSPDis'/> <exception code='27' name='GE'/> <exception code='29' name='Prot'/> <exception code='30' name='CacheErr'/> </exceptions> <modes name='Modes'> <mode code='0' name='KERNEL'/> <mode code='1' name='DEBUG'/> <mode code='2' name='SUPERVISOR'/> <mode code='3' name='USER'/> <mode code='4' name='GUEST_KERNEL'/> <mode code='5' name='GUEST_SUPERVISOR'/> <mode code='6' name='GUEST_USER'/> </modes> <registers name='Core'> <register name='zero' readonly='T' type='0' width='64'/> <register name='at' readonly='F' type='0' width='64'/> <register name='v0' readonly='F' type='0' width='64'/> <register name='v1' readonly='F' type='0' width='64'/> <register name='a0' readonly='F' type='0' width='64'/> <register name='a1' readonly='F' type='0' width='64'/> <register name='a2' readonly='F' type='0' width='64'/> <register name='a3' readonly='F' type='0' width='64'/> <register name='t0' readonly='F' type='0' width='64'/> <register name='t1' readonly='F' type='0' width='64'/> <register name='t2' readonly='F' type='0' width='64'/> <register name='t3' readonly='F' type='0' width='64'/> <register name='t4' readonly='F' type='0' width='64'/> <register name='t5' readonly='F' type='0' width='64'/> <register name='t6' readonly='F' type='0' width='64'/> <register name='t7' readonly='F' type='0' width='64'/> <register name='s0' readonly='F' type='0' width='64'/> <register name='s1' readonly='F' type='0' width='64'/> <register name='s2' readonly='F' type='0' width='64'/> <register name='s3' readonly='F' type='0' width='64'/> <register name='s4' readonly='F' type='0' width='64'/> <register name='s5' readonly='F' type='0' width='64'/> <register name='s6' readonly='F' type='0' width='64'/> <register name='s7' readonly='F' type='0' width='64'/> <register name='t8' readonly='F' type='0' width='64'/> <register name='t9' readonly='F' type='0' width='64'/> <register name='k0' readonly='F' type='0' width='64'/> <register name='k1' readonly='F' type='0' width='64'/> <register name='gp' readonly='F' type='0' width='64'/> <register name='sp' readonly='F' type='2' width='64'/> <register name='s8' readonly='F' type='3' width='64'/> <register name='ra' readonly='F' type='0' width='64'/> <register name='pc' readonly='F' type='1' width='64'/> </registers> <registers name='FPU'> <register name='f0' readonly='F' type='0' width='64'/> <register name='f1' readonly='F' type='0' width='64'/> <register name='f2' readonly='F' type='0' width='64'/> <register name='f3' readonly='F' type='0' width='64'/> <register name='f4' readonly='F' type='0' width='64'/> <register name='f5' readonly='F' type='0' width='64'/> <register name='f6' readonly='F' type='0' width='64'/> <register name='f7' readonly='F' type='0' width='64'/> <register name='f8' readonly='F' type='0' width='64'/> <register name='f9' readonly='F' type='0' width='64'/> <register name='f10' readonly='F' type='0' width='64'/> <register name='f11' readonly='F' type='0' width='64'/> <register name='f12' readonly='F' type='0' width='64'/> <register name='f13' readonly='F' type='0' width='64'/> <register name='f14' readonly='F' type='0' width='64'/> <register name='f15' readonly='F' type='0' width='64'/> <register name='f16' readonly='F' type='0' width='64'/> <register name='f17' readonly='F' type='0' width='64'/> <register name='f18' readonly='F' type='0' width='64'/> <register name='f19' readonly='F' type='0' width='64'/> <register name='f20' readonly='F' type='0' width='64'/> <register name='f21' readonly='F' type='0' width='64'/> <register name='f22' readonly='F' type='0' width='64'/> <register name='f23' readonly='F' type='0' width='64'/> <register name='f24' readonly='F' type='0' width='64'/> <register name='f25' readonly='F' type='0' width='64'/> <register name='f26' readonly='F' type='0' width='64'/> <register name='f27' readonly='F' type='0' width='64'/> <register name='f28' readonly='F' type='0' width='64'/> <register name='f29' readonly='F' type='0' width='64'/> <register name='f30' readonly='F' type='0' width='64'/> <register name='f31' readonly='F' type='0' width='64'/> <register name='fsr' readonly='F' type='0' width='64'/> <register name='fir' readonly='T' type='0' width='64'/> </registers> <registers name='DSP'> <register name='lo' readonly='F' type='0' width='64'/> <register name='hi' readonly='F' type='0' width='64'/> <register name='lo1' readonly='F' type='0' width='64'/> <register name='hi1' readonly='F' type='0' width='64'/> <register name='lo2' readonly='F' type='0' width='64'/> <register name='hi2' readonly='F' type='0' width='64'/> <register name='lo3' readonly='F' type='0' width='64'/> <register name='hi3' readonly='F' type='0' width='64'/> <register name='dspctl' readonly='F' type='0' width='64'/> </registers> <registers name='Shadow'> <register name='zero[0]' readonly='T' type='0' width='64'/> <register name='at[0]' readonly='F' type='0' width='64'/> <register name='v0[0]' readonly='F' type='0' width='64'/> <register name='v1[0]' readonly='F' type='0' width='64'/> <register name='a0[0]' readonly='F' type='0' width='64'/> <register name='a1[0]' readonly='F' type='0' width='64'/> <register name='a2[0]' readonly='F' type='0' width='64'/> <register name='a3[0]' readonly='F' type='0' width='64'/> <register name='t0[0]' readonly='F' type='0' width='64'/> <register name='t1[0]' readonly='F' type='0' width='64'/> <register name='t2[0]' readonly='F' type='0' width='64'/> <register name='t3[0]' readonly='F' type='0' width='64'/> <register name='t4[0]' readonly='F' type='0' width='64'/> <register name='t5[0]' readonly='F' type='0' width='64'/> <register name='t6[0]' readonly='F' type='0' width='64'/> <register name='t7[0]' readonly='F' type='0' width='64'/> <register name='s0[0]' readonly='F' type='0' width='64'/> <register name='s1[0]' readonly='F' type='0' width='64'/> <register name='s2[0]' readonly='F' type='0' width='64'/> <register name='s3[0]' readonly='F' type='0' width='64'/> <register name='s4[0]' readonly='F' type='0' width='64'/> <register name='s5[0]' readonly='F' type='0' width='64'/> <register name='s6[0]' readonly='F' type='0' width='64'/> <register name='s7[0]' readonly='F' type='0' width='64'/> <register name='t8[0]' readonly='F' type='0' width='64'/> <register name='t9[0]' readonly='F' type='0' width='64'/> <register name='k0[0]' readonly='F' type='0' width='64'/> <register name='k1[0]' readonly='F' type='0' width='64'/> <register name='gp[0]' readonly='F' type='0' width='64'/> <register name='sp[0]' readonly='F' type='2' width='64'/> <register name='s8[0]' readonly='F' type='3' width='64'/> <register name='ra[0]' readonly='F' type='0' width='64'/> </registers> <registers name='COP0'> <register name='sr' readonly='F' type='0' width='64'/> <register name='bad' readonly='F' type='0' width='64'/> <register name='cause' readonly='F' type='0' width='64'/> <register name='index' readonly='F' type='0' width='64'/> <register name='vpcontrol' readonly='F' type='0' width='64'/> <register name='random' readonly='F' type='0' width='64'/> <register name='entrylo0' readonly='F' type='0' width='64'/> <register name='entrylo1' readonly='F' type='0' width='64'/> <register name='globalnumber' readonly='F' type='0' width='64'/> <register name='context' readonly='F' type='0' width='64'/> <register name='userlocal' readonly='F' type='0' width='64'/> <register name='pagemask' readonly='F' type='0' width='64'/> <register name='pagegrain' readonly='F' type='0' width='64'/> <register name='wired' readonly='F' type='0' width='64'/> <register name='hwrena' readonly='F' type='0' width='64'/> <register name='badvaddr' readonly='F' type='0' width='64'/> <register name='badinstr' readonly='F' type='0' width='64'/> <register name='badinstrp' readonly='F' type='0' width='64'/> <register name='count' readonly='F' type='0' width='64'/> <register name='entryhi' readonly='F' type='0' width='64'/> <register name='guestctl1' readonly='F' type='0' width='64'/> <register name='guestctl2' readonly='F' type='0' width='64'/> <register name='guestctl3' readonly='F' type='0' width='64'/> <register name='compare' readonly='F' type='0' width='64'/> <register name='guestctl0ext' readonly='F' type='0' width='64'/> <register name='status' readonly='F' type='0' width='64'/> <register name='intctl' readonly='F' type='0' width='64'/> <register name='srsctl' readonly='F' type='0' width='64'/> <register name='srsmap' readonly='F' type='0' width='64'/> <register name='guestctl0' readonly='F' type='0' width='64'/> <register name='gtoffset' readonly='F' type='0' width='64'/> <register name='epc' readonly='F' type='0' width='64'/> <register name='prid' readonly='F' type='0' width='64'/> <register name='ebase' readonly='F' type='0' width='64'/> <register name='cdmmbase' readonly='F' type='0' width='64'/> <register name='cmgcrbase' readonly='F' type='0' width='64'/> <register name='bevva' readonly='F' type='0' width='64'/> <register name='config' readonly='F' type='0' width='64'/> <register name='config1' readonly='F' type='0' width='64'/> <register name='config2' readonly='F' type='0' width='64'/> <register name='config3' readonly='F' type='0' width='64'/> <register name='config4' readonly='F' type='0' width='64'/> <register name='config5' readonly='F' type='0' width='64'/> <register name='config6' readonly='F' type='0' width='64'/> <register name='config7' readonly='F' type='0' width='64'/> <register name='lladdr' readonly='F' type='0' width='64'/> <register name='maar' readonly='F' type='0' width='64'/> <register name='maari' readonly='F' type='0' width='64'/> <register name='watchlo' readonly='F' type='0' width='64'/> <register name='watchlo,1' readonly='F' type='0' width='64'/> <register name='watchlo,2' readonly='F' type='0' width='64'/> <register name='watchlo,3' readonly='F' type='0' width='64'/> <register name='watchhi' readonly='F' type='0' width='64'/> <register name='watchhi,1' readonly='F' type='0' width='64'/> <register name='watchhi,2' readonly='F' type='0' width='64'/> <register name='watchhi,3' readonly='F' type='0' width='64'/> <register name='xcontext' readonly='F' type='0' width='64'/> <register name='debug' readonly='F' type='0' width='64'/> <register name='depc' readonly='F' type='0' width='64'/> <register name='perfcnt' readonly='F' type='0' width='64'/> <register name='perfcnt,1' readonly='F' type='0' width='64'/> <register name='perfcnt,2' readonly='F' type='0' width='64'/> <register name='perfcnt,3' readonly='F' type='0' width='64'/> <register name='perfcnt,4' readonly='F' type='0' width='64'/> <register name='perfcnt,5' readonly='F' type='0' width='64'/> <register name='perfcnt,6' readonly='F' type='0' width='64'/> <register name='perfcnt,7' readonly='F' type='0' width='64'/> <register name='errctl' readonly='F' type='0' width='64'/> <register name='cacheerr' readonly='F' type='0' width='64'/> <register name='itaglo' readonly='F' type='0' width='64'/> <register name='idatalo' readonly='F' type='0' width='64'/> <register name='dtaglo' readonly='F' type='0' width='64'/> <register name='ddatalo' readonly='F' type='0' width='64'/> <register name='itaghi' readonly='F' type='0' width='64'/> <register name='idatahi' readonly='F' type='0' width='64'/> <register name='dtaghi' readonly='F' type='0' width='64'/> <register name='ddatahi' readonly='F' type='0' width='64'/> <register name='errorepc' readonly='F' type='0' width='64'/> <register name='desave' readonly='F' type='0' width='64'/> <register name='kscratch1' readonly='F' type='0' width='64'/> <register name='kscratch2' readonly='F' type='0' width='64'/> <register name='kscratch3' readonly='F' type='0' width='64'/> <register name='kscratch4' readonly='F' type='0' width='64'/> <register name='kscratch5' readonly='F' type='0' width='64'/> <register name='kscratch6' readonly='F' type='0' width='64'/> <register name='guestindex' readonly='F' type='0' width='64'/> <register name='guestvpcontrol' readonly='F' type='0' width='64'/> <register name='guestrandom' readonly='F' type='0' width='64'/> <register name='guestentrylo0' readonly='F' type='0' width='64'/> <register name='guestentrylo1' readonly='F' type='0' width='64'/> <register name='guestglobalnumber' readonly='F' type='0' width='64'/> <register name='guestcontext' readonly='F' type='0' width='64'/> <register name='guestuserlocal' readonly='F' type='0' width='64'/> <register name='guestpagemask' readonly='F' type='0' width='64'/> <register name='guestpagegrain' readonly='F' type='0' width='64'/> <register name='guestwired' readonly='F' type='0' width='64'/> <register name='guesthwrena' readonly='F' type='0' width='64'/> <register name='guestbadvaddr' readonly='F' type='0' width='64'/> <register name='guestbadinstr' readonly='F' type='0' width='64'/> <register name='guestbadinstrp' readonly='F' type='0' width='64'/> <register name='guestcount' readonly='F' type='0' width='64'/> <register name='guestentryhi' readonly='F' type='0' width='64'/> <register name='guestguestctl1' readonly='F' type='0' width='64'/> <register name='guestguestctl2' readonly='F' type='0' width='64'/> <register name='guestguestctl3' readonly='F' type='0' width='64'/> <register name='guestcompare' readonly='F' type='0' width='64'/> <register name='guestguestctl0ext' readonly='F' type='0' width='64'/> <register name='gueststatus' readonly='F' type='0' width='64'/> <register name='guestintctl' readonly='F' type='0' width='64'/> <register name='guestsrsctl' readonly='F' type='0' width='64'/> <register name='guestsrsmap' readonly='F' type='0' width='64'/> <register name='guestguestctl0' readonly='F' type='0' width='64'/> <register name='guestgtoffset' readonly='F' type='0' width='64'/> <register name='guestcause' readonly='F' type='0' width='64'/> <register name='guestepc' readonly='F' type='0' width='64'/> <register name='guestprid' readonly='F' type='0' width='64'/> <register name='guestebase' readonly='F' type='0' width='64'/> <register name='guestcdmmbase' readonly='F' type='0' width='64'/> <register name='guestcmgcrbase' readonly='F' type='0' width='64'/> <register name='guestbevva' readonly='F' type='0' width='64'/> <register name='guestconfig' readonly='F' type='0' width='64'/> <register name='guestconfig1' readonly='F' type='0' width='64'/> <register name='guestconfig2' readonly='F' type='0' width='64'/> <register name='guestconfig3' readonly='F' type='0' width='64'/> <register name='guestconfig4' readonly='F' type='0' width='64'/> <register name='guestconfig5' readonly='F' type='0' width='64'/> <register name='guestconfig6' readonly='F' type='0' width='64'/> <register name='guestconfig7' readonly='F' type='0' width='64'/> <register name='guestlladdr' readonly='F' type='0' width='64'/> <register name='guestmaar' readonly='F' type='0' width='64'/> <register name='guestmaari' readonly='F' type='0' width='64'/> <register name='guestwatchlo' readonly='F' type='0' width='64'/> <register name='guestwatchlo,1' readonly='F' type='0' width='64'/> <register name='guestwatchlo,2' readonly='F' type='0' width='64'/> <register name='guestwatchlo,3' readonly='F' type='0' width='64'/> <register name='guestwatchhi' readonly='F' type='0' width='64'/> <register name='guestwatchhi,1' readonly='F' type='0' width='64'/> <register name='guestwatchhi,2' readonly='F' type='0' width='64'/> <register name='guestwatchhi,3' readonly='F' type='0' width='64'/> <register name='guestxcontext' readonly='F' type='0' width='64'/> <register name='guestdebug' readonly='F' type='0' width='64'/> <register name='guestdepc' readonly='F' type='0' width='64'/> <register name='guestperfcnt' readonly='F' type='0' width='64'/> <register name='guestperfcnt,1' readonly='F' type='0' width='64'/> <register name='guestperfcnt,2' readonly='F' type='0' width='64'/> <register name='guestperfcnt,3' readonly='F' type='0' width='64'/> <register name='guestperfcnt,4' readonly='F' type='0' width='64'/> <register name='guestperfcnt,5' readonly='F' type='0' width='64'/> <register name='guestperfcnt,6' readonly='F' type='0' width='64'/> <register name='guestperfcnt,7' readonly='F' type='0' width='64'/> <register name='guesterrctl' readonly='F' type='0' width='64'/> <register name='guestcacheerr' readonly='F' type='0' width='64'/> <register name='guestitaglo' readonly='F' type='0' width='64'/> <register name='guestidatalo' readonly='F' type='0' width='64'/> <register name='guestdtaglo' readonly='F' type='0' width='64'/> <register name='guestddatalo' readonly='F' type='0' width='64'/> <register name='guestitaghi' readonly='F' type='0' width='64'/> <register name='guestidatahi' readonly='F' type='0' width='64'/> <register name='guestdtaghi' readonly='F' type='0' width='64'/> <register name='guestddatahi' readonly='F' type='0' width='64'/> <register name='guesterrorepc' readonly='F' type='0' width='64'/> <register name='guestdesave' readonly='F' type='0' width='64'/> <register name='guestkscratch1' readonly='F' type='0' width='64'/> <register name='guestkscratch2' readonly='F' type='0' width='64'/> <register name='guestkscratch3' readonly='F' type='0' width='64'/> <register name='guestkscratch4' readonly='F' type='0' width='64'/> <register name='guestkscratch5' readonly='F' type='0' width='64'/> <register name='guestkscratch6' readonly='F' type='0' width='64'/> </registers> <registers name='MSA'> <register name='w0' readonly='F' type='0' width='128'/> <register name='w1' readonly='F' type='0' width='128'/> <register name='w2' readonly='F' type='0' width='128'/> <register name='w3' readonly='F' type='0' width='128'/> <register name='w4' readonly='F' type='0' width='128'/> <register name='w5' readonly='F' type='0' width='128'/> <register name='w6' readonly='F' type='0' width='128'/> <register name='w7' readonly='F' type='0' width='128'/> <register name='w8' readonly='F' type='0' width='128'/> <register name='w9' readonly='F' type='0' width='128'/> <register name='w10' readonly='F' type='0' width='128'/> <register name='w11' readonly='F' type='0' width='128'/> <register name='w12' readonly='F' type='0' width='128'/> <register name='w13' readonly='F' type='0' width='128'/> <register name='w14' readonly='F' type='0' width='128'/> <register name='w15' readonly='F' type='0' width='128'/> <register name='w16' readonly='F' type='0' width='128'/> <register name='w17' readonly='F' type='0' width='128'/> <register name='w18' readonly='F' type='0' width='128'/> <register name='w19' readonly='F' type='0' width='128'/> <register name='w20' readonly='F' type='0' width='128'/> <register name='w21' readonly='F' type='0' width='128'/> <register name='w22' readonly='F' type='0' width='128'/> <register name='w23' readonly='F' type='0' width='128'/> <register name='w24' readonly='F' type='0' width='128'/> <register name='w25' readonly='F' type='0' width='128'/> <register name='w26' readonly='F' type='0' width='128'/> <register name='w27' readonly='F' type='0' width='128'/> <register name='w28' readonly='F' type='0' width='128'/> <register name='w29' readonly='F' type='0' width='128'/> <register name='w30' readonly='F' type='0' width='128'/> <register name='w31' readonly='F' type='0' width='128'/> <register name='msair' readonly='T' type='0' width='64'/> <register name='msacsr' readonly='F' type='0' width='64'/> <register name='msaaccess' readonly='T' type='0' width='64'/> <register name='msasave' readonly='T' type='0' width='64'/> <register name='msamodify' readonly='T' type='0' width='64'/> <register name='msarequest' readonly='T' type='0' width='64'/> <register name='msamap' readonly='T' type='0' width='64'/> <register name='msaunmap' readonly='T' type='0' width='64'/> </registers> <registers name='CMP_GCR'> <register name='GCR_CONFIG' readonly='T' type='0' width='64'/> <register name='GCR_BASE' readonly='F' type='0' width='64'/> <register name='GCR_BASE_UPPER' readonly='F' type='0' width='64'/> <register name='GCR_CONTROL' readonly='F' type='0' width='64'/> <register name='GCR_ACCESS' readonly='F' type='0' width='64'/> <register name='GCR_REV' readonly='T' type='0' width='64'/> <register name='GCR_ERROR_MASK' readonly='F' type='0' width='64'/> <register name='GCR_ERROR_CAUSE' readonly='F' type='0' width='64'/> <register name='GCR_ERROR_ADDR' readonly='T' type='0' width='64'/> <register name='GCR_ERROR_ADDR_UPPER' readonly='F' type='0' width='64'/> <register name='GCR_ERROR_MULT' readonly='F' type='0' width='64'/> <register name='GCR_GIC_BASE' readonly='F' type='0' width='64'/> <register name='GCR_CPC_BASE' readonly='F' type='0' width='64'/> <register name='GCR_GIC_STATUS' readonly='T' type='0' width='64'/> <register name='GCR_CACHE_REV' readonly='T' type='0' width='64'/> <register name='GCR_CPC_STATUS' readonly='T' type='0' width='64'/> <register name='GCR_IOCU1_REV' readonly='T' type='0' width='64'/> <register name='GCR_BEV_BASE' readonly='F' type='0' width='64'/> <register name='GCR_CL_COHERENCE_L' readonly='F' type='0' width='64'/> <register name='GCR_CL_CONFIG_L' readonly='T' type='0' width='64'/> <register name='GCR_CL_OTHER_L' readonly='F' type='0' width='64'/> <register name='GCR_CL_RESET_BASE_L' readonly='F' type='0' width='64'/> <register name='GCR_CL_ID_L' readonly='T' type='0' width='64'/> <register name='GCR_CL_COHERENCE_O' readonly='F' type='0' width='64'/> <register name='GCR_CL_CONFIG_O' readonly='T' type='0' width='64'/> <register name='GCR_CL_OTHER_O' readonly='F' type='0' width='64'/> <register name='GCR_CL_RESET_BASE_O' readonly='F' type='0' width='64'/> <register name='GCR_CL_ID_O' readonly='T' type='0' width='64'/> </registers> <registers name='CMP_CPC'> <register name='CPC_SEQDEL' readonly='F' type='0' width='64'/> <register name='CPC_RAIL' readonly='F' type='0' width='64'/> <register name='CPC_RESETLEN' readonly='F' type='0' width='64'/> <register name='CPC_REVISION' readonly='T' type='0' width='64'/> <register name='CPC_CMD_L' readonly='F' type='0' width='64'/> <register name='CPC_STAT_CONF_L' readonly='F' type='0' width='64'/> <register name='CPC_OTHER_L' readonly='F' type='0' width='64'/> <register name='CPC_CL_VC_RUN_L' readonly='F' type='0' width='64'/> <register name='CPC_CL_VC_SUS_L' readonly='T' type='0' width='64'/> <register name='CPC_CMD_O' readonly='F' type='0' width='64'/> <register name='CPC_STAT_CONF_O' readonly='F' type='0' width='64'/> <register name='CPC_OTHER_O' readonly='F' type='0' width='64'/> <register name='CPC_CL_VC_RUN_O' readonly='F' type='0' width='64'/> <register name='CPC_CL_VC_SUS_O' readonly='T' type='0' width='64'/> </registers> <registers name='CMP_GIC'> <register name='GIC_SH_CONFIG' readonly='F' type='0' width='64'/> <register name='GIC_CounterLo' readonly='F' type='0' width='64'/> <register name='GIC_CounterHi' readonly='F' type='0' width='64'/> <register name='GIC_SH_REVISION' readonly='T' type='0' width='64'/> <register name='GIC_SH_POL63_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_POL127_64' readonly='F' type='0' width='64'/> <register name='GIC_SH_POL191_128' readonly='F' type='0' width='64'/> <register name='GIC_SH_POL255_192' readonly='F' type='0' width='64'/> <register name='GIC_SH_TRIG63_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_TRIG127_64' readonly='F' type='0' width='64'/> <register name='GIC_SH_TRIG191_128' readonly='F' type='0' width='64'/> <register name='GIC_SH_TRIG255_192' readonly='F' type='0' width='64'/> <register name='GIC_SH_DUAL63_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_DUAL127_64' readonly='F' type='0' width='64'/> <register name='GIC_SH_DUAL191_128' readonly='F' type='0' width='64'/> <register name='GIC_SH_DUAL255_192' readonly='F' type='0' width='64'/> <register name='GIC_SH_WEDGE' readonly='F' type='0' width='64'/> <register name='GIC_SH_RMASK63_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_RMASK127_64' readonly='F' type='0' width='64'/> <register name='GIC_SH_RMASK191_128' readonly='F' type='0' width='64'/> <register name='GIC_SH_RMASK255_192' readonly='F' type='0' width='64'/> <register name='GIC_SH_SMASK63_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_SMASK127_64' readonly='F' type='0' width='64'/> <register name='GIC_SH_SMASK191_128' readonly='F' type='0' width='64'/> <register name='GIC_SH_SMASK255_192' readonly='F' type='0' width='64'/> <register name='GIC_SH_MASK63_0' readonly='T' type='0' width='64'/> <register name='GIC_SH_MASK127_64' readonly='T' type='0' width='64'/> <register name='GIC_SH_MASK191_128' readonly='T' type='0' width='64'/> <register name='GIC_SH_MASK255_192' readonly='T' type='0' width='64'/> <register name='GIC_SH_PEND63_0' readonly='T' type='0' width='64'/> <register name='GIC_SH_PEND127_64' readonly='T' type='0' width='64'/> <register name='GIC_SH_PEND191_128' readonly='T' type='0' width='64'/> <register name='GIC_SH_PEND255_192' readonly='T' type='0' width='64'/> <register name='GIC_SH_MAP000_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP001_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP002_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP003_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP004_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP005_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP006_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP007_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP008_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP009_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP010_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP011_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP012_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP013_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP014_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP015_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP016_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP017_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP018_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP019_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP020_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP021_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP022_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP023_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP024_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP025_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP026_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP027_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP028_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP029_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP030_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP031_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP032_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP033_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP034_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP035_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP036_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP037_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP038_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP039_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP040_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP041_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP042_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP043_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP044_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP045_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP046_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP047_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP048_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP049_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP050_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP051_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP052_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP053_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP054_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP055_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP056_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP057_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP058_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP059_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP060_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP061_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP062_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP063_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP064_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP065_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP066_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP067_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP068_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP069_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP070_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP071_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP072_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP073_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP074_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP075_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP076_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP077_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP078_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP079_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP080_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP081_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP082_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP083_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP084_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP085_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP086_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP087_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP088_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP089_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP090_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP091_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP092_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP093_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP094_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP095_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP096_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP097_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP098_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP099_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP100_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP101_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP102_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP103_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP104_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP105_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP106_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP107_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP108_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP109_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP110_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP111_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP112_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP113_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP114_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP115_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP116_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP117_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP118_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP119_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP120_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP121_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP122_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP123_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP124_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP125_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP126_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP127_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP128_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP129_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP130_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP131_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP132_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP133_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP134_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP135_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP136_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP137_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP138_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP139_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP140_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP141_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP142_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP143_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP144_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP145_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP146_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP147_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP148_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP149_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP150_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP151_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP152_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP153_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP154_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP155_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP156_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP157_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP158_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP159_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP160_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP161_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP162_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP163_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP164_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP165_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP166_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP167_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP168_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP169_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP170_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP171_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP172_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP173_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP174_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP175_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP176_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP177_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP178_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP179_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP180_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP181_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP182_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP183_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP184_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP185_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP186_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP187_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP188_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP189_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP190_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP191_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP192_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP193_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP194_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP195_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP196_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP197_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP198_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP199_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP200_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP201_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP202_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP203_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP204_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP205_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP206_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP207_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP208_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP209_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP210_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP211_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP212_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP213_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP214_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP215_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP216_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP217_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP218_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP219_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP220_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP221_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP222_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP223_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP224_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP225_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP226_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP227_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP228_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP229_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP230_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP231_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP232_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP233_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP234_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP235_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP236_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP237_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP238_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP239_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP240_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP241_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP242_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP243_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP244_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP245_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP246_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP247_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP248_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP249_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP250_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP251_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP252_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP253_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP254_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP255_PIN' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP000_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP001_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP002_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP003_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP004_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP005_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP006_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP007_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP008_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP009_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP010_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP011_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP012_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP013_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP014_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP015_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP016_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP017_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP018_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP019_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP020_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP021_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP022_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP023_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP024_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP025_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP026_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP027_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP028_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP029_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP030_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP031_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP032_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP033_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP034_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP035_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP036_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP037_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP038_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP039_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP040_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP041_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP042_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP043_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP044_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP045_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP046_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP047_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP048_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP049_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP050_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP051_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP052_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP053_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP054_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP055_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP056_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP057_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP058_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP059_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP060_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP061_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP062_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP063_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP064_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP065_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP066_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP067_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP068_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP069_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP070_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP071_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP072_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP073_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP074_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP075_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP076_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP077_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP078_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP079_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP080_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP081_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP082_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP083_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP084_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP085_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP086_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP087_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP088_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP089_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP090_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP091_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP092_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP093_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP094_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP095_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP096_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP097_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP098_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP099_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP100_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP101_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP102_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP103_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP104_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP105_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP106_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP107_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP108_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP109_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP110_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP111_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP112_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP113_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP114_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP115_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP116_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP117_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP118_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP119_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP120_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP121_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP122_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP123_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP124_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP125_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP126_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP127_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP128_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP129_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP130_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP131_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP132_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP133_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP134_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP135_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP136_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP137_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP138_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP139_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP140_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP141_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP142_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP143_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP144_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP145_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP146_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP147_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP148_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP149_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP150_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP151_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP152_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP153_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP154_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP155_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP156_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP157_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP158_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP159_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP160_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP161_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP162_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP163_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP164_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP165_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP166_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP167_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP168_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP169_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP170_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP171_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP172_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP173_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP174_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP175_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP176_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP177_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP178_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP179_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP180_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP181_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP182_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP183_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP184_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP185_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP186_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP187_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP188_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP189_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP190_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP191_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP192_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP193_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP194_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP195_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP196_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP197_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP198_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP199_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP200_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP201_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP202_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP203_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP204_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP205_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP206_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP207_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP208_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP209_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP210_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP211_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP212_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP213_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP214_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP215_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP216_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP217_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP218_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP219_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP220_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP221_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP222_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP223_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP224_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP225_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP226_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP227_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP228_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP229_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP230_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP231_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP232_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP233_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP234_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP235_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP236_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP237_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP238_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP239_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP240_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP241_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP242_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP243_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP244_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP245_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP246_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP247_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP248_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP249_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP250_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP251_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP252_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP253_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP254_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_MAP255_VPE31_0' readonly='F' type='0' width='64'/> <register name='GIC_SH_EJTAG_BRK' readonly='F' type='0' width='64'/> <register name='GIC_SH_TEAMID_LO' readonly='F' type='0' width='64'/> <register name='GIC_SH_TEAMID_HI' readonly='F' type='0' width='64'/> <register name='GIC_SH_TEAMID_EXT' readonly='F' type='0' width='64'/> <register name='GIC_SH_DBG_CONFIG' readonly='F' type='0' width='64'/> <register name='GIC_SH_DINT_PART' readonly='F' type='0' width='64'/> <register name='GIC_SH_DEBUGM_STATUS' readonly='T' type='0' width='64'/> <register name='GIC_VPE_CTL_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_PEND_L' readonly='T' type='0' width='64'/> <register name='GIC_VPE_MASK_L' readonly='T' type='0' width='64'/> <register name='GIC_VPE_RMASK_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_SMASK_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_WD_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_COMPARE_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_TIMER_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_FDC_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_PERFCTR_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_SWInt0_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_SWInt1_MAP_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_OTHER_ADDRESS_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_IDENT_L' readonly='T' type='0' width='64'/> <register name='GIC_VPE_WD_CONFIG_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_WD_COUNT_L' readonly='T' type='0' width='64'/> <register name='GIC_VPE_WD_INITIAL_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_CompareLo_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_CompareHi_L' readonly='F' type='0' width='64'/> <register name='GIC_VL_COFFSET_L' readonly='F' type='0' width='64'/> <register name='GIC_VPE_CTL_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_PEND_O' readonly='T' type='0' width='64'/> <register name='GIC_VPE_MASK_O' readonly='T' type='0' width='64'/> <register name='GIC_VPE_RMASK_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_SMASK_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_WD_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_COMPARE_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_TIMER_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_FDC_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_PERFCTR_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_SWInt0_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_SWInt1_MAP_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_OTHER_ADDRESS_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_IDENT_O' readonly='T' type='0' width='64'/> <register name='GIC_VPE_WD_CONFIG_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_WD_COUNT_O' readonly='T' type='0' width='64'/> <register name='GIC_VPE_WD_INITIAL_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_CompareLo_O' readonly='F' type='0' width='64'/> <register name='GIC_VPE_CompareHi_O' readonly='F' type='0' width='64'/> <register name='GIC_VL_COFFSET_O' readonly='F' type='0' width='64'/> <register name='GIC_CounterLoUser' readonly='T' type='0' width='64'/> <register name='GIC_CounterHiUser' readonly='T' type='0' width='64'/> </registers> <registers name='Integration_support'> <register name='stop' readonly='F' type='0' width='64'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[3] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imgtec.ovpworld.org/processor/mips32/1.0/mips32.igen.xml"
files[3] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='mips32SDE' defaultsemihostvendor='mips.ovpworld.org' defaultsemihostversion='1.0' elfcode='8' endian='either' family='MIPS32' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/mips-sde-elf-gdb' groupH='Aptiv' imagefile='model' library='processor' name='mips32' procdoc='$IMPERAS_HOME/ImperasLib/source/imgtec.ovpworld.org/processor/mips32/1.0/doc/OVP_Model_Specific_Information_mips32_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='imgtec.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='MIPS32 Configurable Processor Model'/> <doctext name='txt_1' text='If you need other variants, these models can be obtained from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='Both MIPS32 and microMIPS32 Instruction sets implemented'/> <doctext name='txt_1' text='MMU Type: Fixed Mapping'/> <doctext name='txt_2' text='Vectored interrupts implemented'/> <doctext name='txt_3' text='MCU ASE implemented'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor variant'/> </docsection> <enum name='M5100' value='0'/> <enum name='.M5100Guest' value='1'/> <enum name='M5150' value='2'/> <enum name='.M5150Guest' value='3'/> <enum name='P5600' value='4'/> <enum name='.P5600Guest' value='5'/> </formalattribute> <formalattribute name='cacheenable' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select cache model mode'/> </docsection> <enum name='default' value='0'/> <enum name='tag' value='1'/> <enum name='full' value='2'/> </formalattribute> <formalattribute name='cachedebug' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache debug flags'/> </docsection> </formalattribute> <formalattribute name='cacheextbiuinfo' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Pointer to platform-provided BIU cache info structure'/> </docsection> </formalattribute> <formalattribute name='mipsHexFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Load a MIPS hex file (test-mode)'/> </docsection> </formalattribute> <formalattribute name='IMPERAS_MIPS_AVP_OPCODES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)'/> </docsection> </formalattribute> <formalattribute name='cacheIndexBypassTLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='When set, cache index ops do not generate TLB exceptions'/> </docsection> </formalattribute> <formalattribute name='MIPS_TRACE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-format trace output'/> </docsection> </formalattribute> <formalattribute name='supervisorMode' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override whether processor implements supervisor mode'/> </docsection> </formalattribute> <formalattribute name='busErrors' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions'/> </docsection> </formalattribute> <formalattribute name='fixedMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)'/> </docsection> </formalattribute> <formalattribute name='removeDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)'/> </docsection> </formalattribute> <formalattribute name='removeCMP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)'/> </docsection> </formalattribute> <formalattribute name='removeFP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the FP-Present configuration when true (sets Config1.FP to 0)'/> </docsection> </formalattribute> <formalattribute name='removeFTLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the FTLBEn configuration when true (disable FTLB)'/> </docsection> </formalattribute> <formalattribute name='isISA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify ISA model (reset address from ELF, all coprocessors enabled)'/> </docsection> </formalattribute> <formalattribute name='hiddenTLBentries' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance'/> </docsection> </formalattribute> <formalattribute name='ITCNumEntries' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC cells present (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='ITCNumFIFO' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='MTFPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)'/> </docsection> </formalattribute> <formalattribute name='supportDenormals' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify that the FPU supports denormal operands and results'/> </docsection> </formalattribute> <formalattribute name='VPE0MaxTC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the maximum TCs initially on VPE0'/> </docsection> </formalattribute> <formalattribute name='mpuRegions' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of regions for memory protection unit'/> </docsection> </formalattribute> <formalattribute name='mvpconf0vpe' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PVPE'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tc' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PTC'/> </docsection> </formalattribute> <formalattribute name='mvpconf0pcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PCP'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.TCP'/> </docsection> </formalattribute> <formalattribute name='MIPS_UHI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-Unified Hosting interface'/> </docsection> </formalattribute> <formalattribute name='mipsUhiArgs' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UHI arguments string seperated by spaces'/> </docsection> </formalattribute> <formalattribute name='mipsUhiJail' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UHI jailroot'/> </docsection> </formalattribute> <formalattribute name='MIPS_DV_MODE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Design Verification mode'/> </docsection> </formalattribute> <formalattribute name='MIPS_MAGIC_OPCODES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-specific magic Pass/Fail opcodes'/> </docsection> </formalattribute> <formalattribute name='enableTrickbox' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable trickbox addresses (specific for AVP)'/> </docsection> </formalattribute> <formalattribute name='fpuexcdisable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable FPU exceptions'/> </docsection> </formalattribute> <formalattribute name='cop2Bits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies width in bits of COP2 registers (32 or 64)'/> </docsection> </formalattribute> <formalattribute name='cop2FileName' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies COP2 dynamically-loaded object (.so/.dll) defining COP2 instructions'/> </docsection> </formalattribute> <formalattribute name='udiConfig' type='int32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UDI configuration attribute'/> </docsection> </formalattribute> <formalattribute name='udiFileName' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies UDI dynamically-loaded object (.so/.dll) defining UDI instructions'/> </docsection> </formalattribute> <formalattribute name='vectoredinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables vectored interrupts (sets Config3 VInt)'/> </docsection> </formalattribute> <formalattribute name='externalinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables the use of an external interrupt controller (sets Config3 VEIC)'/> </docsection> </formalattribute> <formalattribute name='rootFixedMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the root MMU type to fixed mapping when true (sets Config.MT=3 and Config.KU/K23=2)'/> </docsection> </formalattribute> <formalattribute name='rootMMUSizeM1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the root MMUSizeM1 field in Config1 register (number of MMU entries-1)'/> </docsection> </formalattribute> <formalattribute name='srsctlHSS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the HSS field in SRSCtl register (number of shadow register sets)'/> </docsection> </formalattribute> <formalattribute name='firPS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the PS field in FIR register'/> </docsection> </formalattribute> <formalattribute name='firHas2008' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Has2008 field in FIR register'/> </docsection> </formalattribute> <formalattribute name='pridCompanyOptions' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Company Options field in PRId register'/> </docsection> </formalattribute> <formalattribute name='pridRevision' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Revision field in PRId register'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='numWatch' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of WatchLo/WatchHi register pairs'/> </docsection> </formalattribute> <formalattribute name='numVC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of Virtual Cores to be present'/> </docsection> </formalattribute> <formalattribute name='numVCtoStart' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of Virtual Cores to be running'/> </docsection> </formalattribute> <formalattribute name='sharedTLBindex' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify first shared TLB Index between Virtual Cores'/> </docsection> </formalattribute> <formalattribute name='hasFDC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify Fast Debug Channel (dummy implementation)'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='intctlIPPCI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='configAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables R6 support'/> </docsection> </formalattribute> <formalattribute name='configBM' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the BM field in Config register (burst mode)'/> </docsection> </formalattribute> <formalattribute name='configDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.DSP (data scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configISP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.ISP (instruction scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configK0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K0 (set Kseg0 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configKU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.KU (set Useg cacheability)'/> </docsection> </formalattribute> <formalattribute name='configK23' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K23 (set Kseg23 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configMDU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MDU (iterative multiply/divide unit)'/> </docsection> </formalattribute> <formalattribute name='configMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MM (merging mode for write)'/> </docsection> </formalattribute> <formalattribute name='configMT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MT'/> </docsection> </formalattribute> <formalattribute name='configSB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.SB (simple bus transfers only)'/> </docsection> </formalattribute> <formalattribute name='MIPS16eASE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.CA (enables the MIPS16e ASE)'/> </docsection> </formalattribute> <formalattribute name='config1DA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DA (Dcache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1DL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DL (Dcache line size)'/> </docsection> </formalattribute> <formalattribute name='config1DS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DS (Dcache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1EP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.EP (EJTag present)'/> </docsection> </formalattribute> <formalattribute name='config1IA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IA (Icache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1IL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IL (Icache line size)'/> </docsection> </formalattribute> <formalattribute name='config1IS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IS (Icache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1MMUSizeM1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.MMUSizeM1 (number of MMU entries-1)'/> </docsection> </formalattribute> <formalattribute name='config1WR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.WR (watchpoint registers present)'/> </docsection> </formalattribute> <formalattribute name='config2SU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SU field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config2SS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SS field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config2SL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SL field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config2SA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SA field in Config2 register'/> </docsection> </formalattribute> <formalattribute name='config3BI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BI'/> </docsection> </formalattribute> <formalattribute name='config3BP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BP'/> </docsection> </formalattribute> <formalattribute name='config3CDMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CDMM'/> </docsection> </formalattribute> <formalattribute name='config3CTXTC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CTXTC'/> </docsection> </formalattribute> <formalattribute name='config3DSPP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSPP'/> </docsection> </formalattribute> <formalattribute name='config3DSP2P' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSP2P'/> </docsection> </formalattribute> <formalattribute name='config3IPLW' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.IPLW'/> </docsection> </formalattribute> <formalattribute name='config3ISA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISA'/> </docsection> </formalattribute> <formalattribute name='config3ISAOnExc' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISAOnExc'/> </docsection> </formalattribute> <formalattribute name='config3ITL' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ITL'/> </docsection> </formalattribute> <formalattribute name='config3LPA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.LPA'/> </docsection> </formalattribute> <formalattribute name='config3MCU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MCU'/> </docsection> </formalattribute> <formalattribute name='config3MMAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MMAR'/> </docsection> </formalattribute> <formalattribute name='config3RXI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.RXI'/> </docsection> </formalattribute> <formalattribute name='config3SC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.SC'/> </docsection> </formalattribute> <formalattribute name='config3ULRI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ULRI'/> </docsection> </formalattribute> <formalattribute name='config3VZ' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VZ'/> </docsection> </formalattribute> <formalattribute name='config3MSAP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MSAP'/> </docsection> </formalattribute> <formalattribute name='config3CMGCR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CMGCR field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config3SP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the SP field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config3TL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the TL field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config3PW' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the PW field in Config3 register'/> </docsection> </formalattribute> <formalattribute name='config4AE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.AE'/> </docsection> </formalattribute> <formalattribute name='config4IE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.IE'/> </docsection> </formalattribute> <formalattribute name='config4MMUConfig' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)'/> </docsection> </formalattribute> <formalattribute name='config4MMUExtDef' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUExtDef'/> </docsection> </formalattribute> <formalattribute name='config4VTLBSizeExt' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.VTLBSizeExt'/> </docsection> </formalattribute> <formalattribute name='config5EVA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.EVA'/> </docsection> </formalattribute> <formalattribute name='config5LLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.LLB (LLAddr supports LLbit)'/> </docsection> </formalattribute> <formalattribute name='config5MRP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MRP (MaaR Present)'/> </docsection> </formalattribute> <formalattribute name='config5NFExists' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.NFExists'/> </docsection> </formalattribute> <formalattribute name='config5MSAEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MSAEn'/> </docsection> </formalattribute> <formalattribute name='config5MVH' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MVH (enable MTHC0 and MFHC0 instructions)'/> </docsection> </formalattribute> <formalattribute name='config6FTLBEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config6.FTLBEn'/> </docsection> </formalattribute> <formalattribute name='config7AR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.AR (Alias removed Data cache)'/> </docsection> </formalattribute> <formalattribute name='config7DCIDX_MODE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.DCIDX_MODE'/> </docsection> </formalattribute> <formalattribute name='config7HCI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.HCI (Hardware Cache Initialization)'/> </docsection> </formalattribute> <formalattribute name='config7IAR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.IAR (Alias removed Instruction cache)'/> </docsection> </formalattribute> <formalattribute name='config7WII' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.WII (wait IE/IXMT ignore)'/> </docsection> </formalattribute> <formalattribute name='config7ES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the ES field in Config7 register (Externalize sync)'/> </docsection> </formalattribute> <formalattribute name='fcsrABS2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.ABS2008 (ABS/NEG compliant with IEEE 754-2008)'/> </docsection> </formalattribute> <formalattribute name='fcsrNAN2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.NAN2008 (QNaN/SNaN encodings match IEEE 754-2008 recommendation)'/> </docsection> </formalattribute> <formalattribute name='numMaarRegs' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override number of MAAR registers (must be even)'/> </docsection> </formalattribute> <formalattribute name='wiredLimit' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Limit field of the Wired register'/> </docsection> </formalattribute> <formalattribute name='cdmmBaseCI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override CDMMBase.CI'/> </docsection> </formalattribute> <formalattribute name='ExceptionBase' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)'/> </docsection> </formalattribute> <formalattribute name='UseExceptionBase' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits'/> </docsection> </formalattribute> <formalattribute name='firstBEVExceptionBaseMaskBit' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify LSB position of GCR_Cx_RESET_EXT_BASE.BEVExceptionBaseMask field. Only used when SegCtl present'/> </docsection> </formalattribute> <formalattribute name='EVAReset' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to one to reset into non-legacy address map and BEV location. Only used when non-CMP and SegCtl present'/> </docsection> </formalattribute> <formalattribute name='ExceptionBaseMask' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the ExceptionBaseMask value used for bits [27:firstBEVExceptionBaseMaskBit]. Only used when non-CMP and SegCtl present'/> </docsection> </formalattribute> <formalattribute name='ExceptionBasePA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bits [35:29] of the physical address for the BEV overlays. Only used when non-CMP and SegCtl present'/> </docsection> </formalattribute> <formalattribute name='GIC_EX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GIC unit present'/> </docsection> </formalattribute> <formalattribute name='CPC_EX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC unit present'/> </docsection> </formalattribute> <formalattribute name='TIMER_ROUTABLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: cpu timer interrupt routable within cluster'/> </docsection> </formalattribute> <formalattribute name='SWINT_ROUTABLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: software interrupt routable within cluster'/> </docsection> </formalattribute> <formalattribute name='GCR_PCORES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CONFIG.PCORES (number of cores-1)'/> </docsection> </formalattribute> <formalattribute name='GCR_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)'/> </docsection> </formalattribute> <formalattribute name='GCR_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_CACHE_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CACHE_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_CACHE_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CACHE_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_IOCU1_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_IOCU1_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_IOCU1_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_IOCU1_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_NUMINTERRUPTS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS'/> </docsection> </formalattribute> <formalattribute name='GIC_COUNTBITS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.COUNTBITS'/> </docsection> </formalattribute> <formalattribute name='GIC_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_REVISION.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_REVISION.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_NUM_TEAMS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS'/> </docsection> </formalattribute> <formalattribute name='GIC_TRIG_RESET' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]'/> </docsection> </formalattribute> <formalattribute name='GIC_PVPES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.PVPE'/> </docsection> </formalattribute> <formalattribute name='CPC_MICROSTEP' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_SEQDEL.MICROSTEP'/> </docsection> </formalattribute> <formalattribute name='CPC_RAILDELAY' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_RAIL.RAILDELAY'/> </docsection> </formalattribute> <formalattribute name='CPC_RESETLEN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_RESETLEN.RESETLEN'/> </docsection> </formalattribute> <formalattribute name='CPC_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_REVISION.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='CPC_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_REVISION.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG31_0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[31_0]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG63_32' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[63_32]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG95_64' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[95_64]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG127_96' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[127_96]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG159_128' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[159_128]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG191_160' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[191_160]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG223_192' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[223_192]'/> </docsection> </formalattribute> <formalattribute name='GIC_SH_GID_CONFIG255_224' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_GID_CONFIG[255_224]'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 3'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 3'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core0/vc3'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core1/vc3'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core2/vc3'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc0'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc1'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_V3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core3/vc3'/> </docsection> </formalattribute> <formalattribute name='CPC_C0_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 0'/> </docsection> </formalattribute> <formalattribute name='CPC_C1_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 1'/> </docsection> </formalattribute> <formalattribute name='CPC_C2_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 2'/> </docsection> </formalattribute> <formalattribute name='CPC_C3_VC_EN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC_VC_EN for core 3'/> </docsection> </formalattribute> <formalattribute name='EIC_OPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the external interrupt controller EIC_OPTION'/> </docsection> </formalattribute> <formalattribute name='guestVariant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest processor variant (same as Root if not specified)'/> </docsection> <enum name='M5100' value='0'/> <enum name='.M5100Guest' value='1'/> <enum name='M5150' value='2'/> <enum name='.M5150Guest' value='3'/> <enum name='P5600' value='4'/> <enum name='.P5600Guest' value='5'/> </formalattribute> <formalattribute name='guestCtl0RI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the RI field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0MC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the MC field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0CP0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CP0 field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0AT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the AT field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0GT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the GT field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0CG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CG field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0CF' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CF field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0G1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the G1 field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0RAD' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the RAD field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='guestCtl0DRG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the DRG field in GuestCtl0 register'/> </docsection> </formalattribute> <formalattribute name='hasImpl17' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable read/write of Impl17 bit in Status register'/> </docsection> </formalattribute> <formalattribute name='hasImpl16' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable read/write of Impl16 bit in Status register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Guest IPTI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Guest IPFDC field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Guest IPPCI field in IntCtl register'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPTI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPTI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPFDC_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPFDC field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU0_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU0/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU1_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU1/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU2_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU2/VC3'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC0'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC1'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC2'/> </docsection> </formalattribute> <formalattribute name='guestintctlIPPCI_CPU3_VC3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the IPPCI field in IntCtl register for CPU3/VC3'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Core reset'/> </docsection> </netport> <netport mustbeconnected='F' name='dint' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint6' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint7' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='EICPresent' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Input signal SI_EICPresent per VPE'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_RIPL' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller RIPL (alias of hwint0 - 5 or 7)'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_EICSS' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorNum' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_VectorOffset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='EIC_GID' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='intISS' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='causeTI' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='causeIP1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for software interrupt request IP1'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_RIPL' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller RIPL'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_EICSS' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller EICSS'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorNum' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector number'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_VectorOffset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller vector offset'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.EIC_GID' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest External interrupt controller guest ID'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.intISS' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest interrupt request is serviced'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeTI' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='True when Guest timer interrupt expires'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP0' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP0'/> </docsection> </netport> <netport mustbeconnected='F' name='Guest.causeIP1' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raised for Guest software interrupt request IP1'/> </docsection> </netport> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <command name='mipsCOP0'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;register&gt; &lt;select&gt;'/> </docsection> </command> <command name='mipsCacheDisable'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheEnable'> <docsection name='doc' text='Description'> <doctext name='txt' text='-tag|-full'/> </docsection> </command> <command name='mipsCacheRatio'> <docsection name='doc' text='Description'> <doctext name='txt' text='-icache|-dcache'/> </docsection> </command> <command name='mipsCacheReport'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheReset'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheTrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='-on|-off [-nocached|-nouncached] [-noicache|-nodcache] [-noartifact|-notrue]'/> </docsection> </command> <command name='mipsDebugFlags'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;value&gt;'/> </docsection> </command> <command name='mipsReadRegister'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;resource&gt; &lt;offset&gt;'/> </docsection> </command> <command name='mipsReadTLBEntry'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;index&gt;'/> </docsection> </command> <command name='mipsTLBDump'/> <command name='mipsTLBDumpGuest'/> <command name='mipsTLBDumpRoot'/> <command name='mipsTLBGetPhys'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;virtual address&gt; &lt;ASID&gt;'/> </docsection> </command> <command name='mipsTraceGuest'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;bool&gt;'/> </docsection> </command> <command name='mipsTraceRoot'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;bool&gt;'/> </docsection> </command> <command name='mipsWriteRegister'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;resource&gt; &lt;offset&gt; &lt;value&gt;'/> </docsection> </command> <command name='mipsWriteTLBEntry'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;index&gt; &lt;lo0&gt; &lt;lo1&gt; &lt;hi0&gt; &lt;mask&gt;'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Int'/> <exception code='1' name='Mod'/> <exception code='2' name='TLBL'/> <exception code='3' name='TLBS'/> <exception code='4' name='AdEL'/> <exception code='5' name='AdES'/> <exception code='6' name='IBE'/> <exception code='7' name='DBE'/> <exception code='8' name='Sys'/> <exception code='9' name='Bp'/> <exception code='10' name='RI'/> <exception code='11' name='CpU'/> <exception code='12' name='Ov'/> <exception code='13' name='Tr'/> <exception code='15' name='FPE'/> <exception code='16' name='Impl1'/> <exception code='17' name='Impl2'/> <exception code='18' name='C2E'/> <exception code='19' name='TLBRI'/> <exception code='20' name='TLBXI'/> <exception code='22' name='MDMX'/> <exception code='23' name='WATCH'/> <exception code='24' name='MCheck'/> <exception code='25' name='Thread'/> <exception code='26' name='DSPDis'/> <exception code='27' name='GE'/> <exception code='29' name='Prot'/> <exception code='30' name='CacheErr'/> </exceptions> <modes name='Modes'> <mode code='0' name='KERNEL'/> <mode code='1' name='DEBUG'/> <mode code='2' name='SUPERVISOR'/> <mode code='3' name='USER'/> <mode code='4' name='GUEST_KERNEL'/> <mode code='5' name='GUEST_SUPERVISOR'/> <mode code='6' name='GUEST_USER'/> </modes> <registers name='Core'> <register name='zero' readonly='T' type='0' width='32'/> <register name='at' readonly='F' type='0' width='32'/> <register name='v0' readonly='F' type='0' width='32'/> <register name='v1' readonly='F' type='0' width='32'/> <register name='a0' readonly='F' type='0' width='32'/> <register name='a1' readonly='F' type='0' width='32'/> <register name='a2' readonly='F' type='0' width='32'/> <register name='a3' readonly='F' type='0' width='32'/> <register name='t0' readonly='F' type='0' width='32'/> <register name='t1' readonly='F' type='0' width='32'/> <register name='t2' readonly='F' type='0' width='32'/> <register name='t3' readonly='F' type='0' width='32'/> <register name='t4' readonly='F' type='0' width='32'/> <register name='t5' readonly='F' type='0' width='32'/> <register name='t6' readonly='F' type='0' width='32'/> <register name='t7' readonly='F' type='0' width='32'/> <register name='s0' readonly='F' type='0' width='32'/> <register name='s1' readonly='F' type='0' width='32'/> <register name='s2' readonly='F' type='0' width='32'/> <register name='s3' readonly='F' type='0' width='32'/> <register name='s4' readonly='F' type='0' width='32'/> <register name='s5' readonly='F' type='0' width='32'/> <register name='s6' readonly='F' type='0' width='32'/> <register name='s7' readonly='F' type='0' width='32'/> <register name='t8' readonly='F' type='0' width='32'/> <register name='t9' readonly='F' type='0' width='32'/> <register name='k0' readonly='F' type='0' width='32'/> <register name='k1' readonly='F' type='0' width='32'/> <register name='gp' readonly='F' type='0' width='32'/> <register name='sp' readonly='F' type='2' width='32'/> <register name='s8' readonly='F' type='3' width='32'/> <register name='ra' readonly='F' type='0' width='32'/> <register name='pc' readonly='F' type='1' width='32'/> </registers> <registers name='DSP'> <register name='lo' readonly='F' type='0' width='32'/> <register name='hi' readonly='F' type='0' width='32'/> <register name='lo1' readonly='F' type='0' width='32'/> <register name='hi1' readonly='F' type='0' width='32'/> <register name='lo2' readonly='F' type='0' width='32'/> <register name='hi2' readonly='F' type='0' width='32'/> <register name='lo3' readonly='F' type='0' width='32'/> <register name='hi3' readonly='F' type='0' width='32'/> <register name='dspctl' readonly='F' type='0' width='32'/> </registers> <registers name='Shadow'> <register name='zero[0]' readonly='T' type='0' width='32'/> <register name='at[0]' readonly='F' type='0' width='32'/> <register name='v0[0]' readonly='F' type='0' width='32'/> <register name='v1[0]' readonly='F' type='0' width='32'/> <register name='a0[0]' readonly='F' type='0' width='32'/> <register name='a1[0]' readonly='F' type='0' width='32'/> <register name='a2[0]' readonly='F' type='0' width='32'/> <register name='a3[0]' readonly='F' type='0' width='32'/> <register name='t0[0]' readonly='F' type='0' width='32'/> <register name='t1[0]' readonly='F' type='0' width='32'/> <register name='t2[0]' readonly='F' type='0' width='32'/> <register name='t3[0]' readonly='F' type='0' width='32'/> <register name='t4[0]' readonly='F' type='0' width='32'/> <register name='t5[0]' readonly='F' type='0' width='32'/> <register name='t6[0]' readonly='F' type='0' width='32'/> <register name='t7[0]' readonly='F' type='0' width='32'/> <register name='s0[0]' readonly='F' type='0' width='32'/> <register name='s1[0]' readonly='F' type='0' width='32'/> <register name='s2[0]' readonly='F' type='0' width='32'/> <register name='s3[0]' readonly='F' type='0' width='32'/> <register name='s4[0]' readonly='F' type='0' width='32'/> <register name='s5[0]' readonly='F' type='0' width='32'/> <register name='s6[0]' readonly='F' type='0' width='32'/> <register name='s7[0]' readonly='F' type='0' width='32'/> <register name='t8[0]' readonly='F' type='0' width='32'/> <register name='t9[0]' readonly='F' type='0' width='32'/> <register name='k0[0]' readonly='F' type='0' width='32'/> <register name='k1[0]' readonly='F' type='0' width='32'/> <register name='gp[0]' readonly='F' type='0' width='32'/> <register name='sp[0]' readonly='F' type='2' width='32'/> <register name='s8[0]' readonly='F' type='3' width='32'/> <register name='ra[0]' readonly='F' type='0' width='32'/> </registers> <registers name='COP0'> <register name='sr' readonly='F' type='0' width='32'/> <register name='bad' readonly='F' type='0' width='32'/> <register name='cause' readonly='F' type='0' width='32'/> <register name='index' readonly='F' type='0' width='32'/> <register name='random' readonly='F' type='0' width='32'/> <register name='entrylo0' readonly='F' type='0' width='32'/> <register name='entrylo1' readonly='F' type='0' width='32'/> <register name='context' readonly='F' type='0' width='32'/> <register name='userlocal' readonly='F' type='0' width='32'/> <register name='pagemask' readonly='F' type='0' width='32'/> <register name='pagegrain' readonly='F' type='0' width='32'/> <register name='wired' readonly='F' type='0' width='32'/> <register name='hwrena' readonly='F' type='0' width='32'/> <register name='badvaddr' readonly='F' type='0' width='32'/> <register name='badinstr' readonly='F' type='0' width='32'/> <register name='badinstrp' readonly='F' type='0' width='32'/> <register name='count' readonly='F' type='0' width='32'/> <register name='entryhi' readonly='F' type='0' width='32'/> <register name='guestctl1' readonly='F' type='0' width='32'/> <register name='guestctl2' readonly='F' type='0' width='32'/> <register name='guestctl3' readonly='F' type='0' width='32'/> <register name='compare' readonly='F' type='0' width='32'/> <register name='guestctl0ext' readonly='F' type='0' width='32'/> <register name='status' readonly='F' type='0' width='32'/> <register name='intctl' readonly='F' type='0' width='32'/> <register name='srsctl' readonly='F' type='0' width='32'/> <register name='srsmap' readonly='F' type='0' width='32'/> <register name='viewipl' readonly='F' type='0' width='32'/> <register name='srsmap2' readonly='F' type='0' width='32'/> <register name='guestctl0' readonly='F' type='0' width='32'/> <register name='gtoffset' readonly='F' type='0' width='32'/> <register name='viewripl' readonly='F' type='0' width='32'/> <register name='nestedexc' readonly='F' type='0' width='32'/> <register name='epc' readonly='F' type='0' width='32'/> <register name='nestedepc' readonly='F' type='0' width='32'/> <register name='prid' readonly='F' type='0' width='32'/> <register name='ebase' readonly='F' type='0' width='32'/> <register name='config' readonly='F' type='0' width='32'/> <register name='config1' readonly='F' type='0' width='32'/> <register name='config2' readonly='F' type='0' width='32'/> <register name='config3' readonly='F' type='0' width='32'/> <register name='config4' readonly='F' type='0' width='32'/> <register name='config5' readonly='F' type='0' width='32'/> <register name='config6' readonly='F' type='0' width='32'/> <register name='config7' readonly='F' type='0' width='32'/> <register name='debug' readonly='F' type='0' width='32'/> <register name='depc' readonly='F' type='0' width='32'/> <register name='errorepc' readonly='F' type='0' width='32'/> <register name='desave' readonly='F' type='0' width='32'/> <register name='kscratch1' readonly='F' type='0' width='32'/> <register name='kscratch2' readonly='F' type='0' width='32'/> <register name='guestindex' readonly='F' type='0' width='32'/> <register name='guestrandom' readonly='F' type='0' width='32'/> <register name='guestentrylo0' readonly='F' type='0' width='32'/> <register name='guestentrylo1' readonly='F' type='0' width='32'/> <register name='guestcontext' readonly='F' type='0' width='32'/> <register name='guestuserlocal' readonly='F' type='0' width='32'/> <register name='guestpagemask' readonly='F' type='0' width='32'/> <register name='guestpagegrain' readonly='F' type='0' width='32'/> <register name='guestwired' readonly='F' type='0' width='32'/> <register name='guesthwrena' readonly='F' type='0' width='32'/> <register name='guestbadvaddr' readonly='F' type='0' width='32'/> <register name='guestbadinstr' readonly='F' type='0' width='32'/> <register name='guestbadinstrp' readonly='F' type='0' width='32'/> <register name='guestcount' readonly='F' type='0' width='32'/> <register name='guestentryhi' readonly='F' type='0' width='32'/> <register name='guestguestctl1' readonly='F' type='0' width='32'/> <register name='guestguestctl2' readonly='F' type='0' width='32'/> <register name='guestguestctl3' readonly='F' type='0' width='32'/> <register name='guestcompare' readonly='F' type='0' width='32'/> <register name='guestguestctl0ext' readonly='F' type='0' width='32'/> <register name='gueststatus' readonly='F' type='0' width='32'/> <register name='guestintctl' readonly='F' type='0' width='32'/> <register name='guestsrsctl' readonly='F' type='0' width='32'/> <register name='guestsrsmap' readonly='F' type='0' width='32'/> <register name='guestviewipl' readonly='F' type='0' width='32'/> <register name='guestsrsmap2' readonly='F' type='0' width='32'/> <register name='guestguestctl0' readonly='F' type='0' width='32'/> <register name='guestgtoffset' readonly='F' type='0' width='32'/> <register name='guestcause' readonly='F' type='0' width='32'/> <register name='guestviewripl' readonly='F' type='0' width='32'/> <register name='guestnestedexc' readonly='F' type='0' width='32'/> <register name='guestepc' readonly='F' type='0' width='32'/> <register name='guestnestedepc' readonly='F' type='0' width='32'/> <register name='guestprid' readonly='F' type='0' width='32'/> <register name='guestebase' readonly='F' type='0' width='32'/> <register name='guestconfig' readonly='F' type='0' width='32'/> <register name='guestconfig1' readonly='F' type='0' width='32'/> <register name='guestconfig2' readonly='F' type='0' width='32'/> <register name='guestconfig3' readonly='F' type='0' width='32'/> <register name='guestconfig4' readonly='F' type='0' width='32'/> <register name='guestconfig5' readonly='F' type='0' width='32'/> <register name='guestconfig6' readonly='F' type='0' width='32'/> <register name='guestconfig7' readonly='F' type='0' width='32'/> <register name='guestdebug' readonly='F' type='0' width='32'/> <register name='guestdepc' readonly='F' type='0' width='32'/> <register name='guesterrorepc' readonly='F' type='0' width='32'/> <register name='guestdesave' readonly='F' type='0' width='32'/> <register name='guestkscratch1' readonly='F' type='0' width='32'/> <register name='guestkscratch2' readonly='F' type='0' width='32'/> </registers> <registers name='Integration_support'> <register name='stop' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[4] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/semihosting/microblazeNewlib/1.0/semihosting.igen.xml"
files[4] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='microblazeNewlib' releasestatus='0' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of newlib for microblace processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='microblaze'> <vlnvreference library='processor' name='microblaze' vendor='xilinx.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[5] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/platform/BareMetalMicroBlazeSingle_TLM2.0/1.0/platform.igen.xml"
files[5] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalMicroBlazeSingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='xilinx.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an Xilinx MicroBlaze Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single MicroBlaze processor instance. It creates two memories; program memory from 0x00000000 to 0x000FFFFF. stack memory from 0x00100000 to 0x001fffff. The TLM2.0 platform can be passed any application compiled to an Xilinx MicroBlaze elf format, an optional second argument argument to specify the execution stop time. platform.OS.exe application.CROSS.elf [stop time milliseconds] Where OS is Linux or Windows.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Bare Metal Platform'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='http://www.ovpworld.org'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference name='microblaze' vendor='xilinx.ovpworld.org'/> <extlibrary directLoad='T' name='microblazeNewlib_0'> <vlnvreference name='microblazeNewlib' vendor='xilinx.ovpworld.org'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x2fffff' loaddress='0x100000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[6] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/platform/XilinxML505/1.0/platform.igen.xml"
files[6] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpMessage='Basic Usage. &lt;Linux Xilinx ML505 executable&gt; --kernel &lt;kernel image&gt; --uartconsole' clpStdArgs='T' enableintercepts='F' library='platform' name='XilinxML505' purpose='2' releasestatus='4' stoponctrlc='F' vendor='xilinx.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Xilinx ML505 Reference Platform'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This platform provides a subset of the full platform functionality. It is provided to boot the Linux operating system. Other software may be used but the operation cannot be guaranteed.'/> <doctext name='txt_1' text='Platform capable of booting linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='UG347 (v3.1.2) May 16, 2011'/> </docsection> <processorinstance endian='big' mips='125.000000' name='microblaze_0' simulateexceptions='T'> <vlnvreference library='processor' name='microblaze' vendor='xilinx.ovpworld.org' version='1.0'/> <netportconnection connection='Interrupt_net' name='Interrupt'/> <attribute content='3' name='C_USE_MMU'/> <attribute content='2' name='C_MMU_ITLB_SIZE'/> <attribute content='4' name='C_MMU_DTLB_SIZE'/> <attribute content='3' name='C_MMU_TLB_ACCESS'/> <attribute content='16' name='C_MMU_ZONES'/> <attribute content='1' name='C_USE_EXTENDED_FSL_INSTR'/> <attribute content='1' name='C_FSL_EXCEPTION'/> <attribute content='2' name='C_USE_HW_MUL'/> <attribute content='2' name='C_PVR'/> <attribute content='1' name='C_OPCODE_0x0_ILLEGAL'/> <attribute content='1' name='C_FPU_EXCEPTION'/> <attribute content='1' name='C_UNALIGNED_EXCEPTIONS'/> <attribute content='1' name='C_ILL_OPCODE_EXCEPTION'/> <attribute content='1' name='C_DIV_ZERO_EXCEPTION'/> <attribute content='1' name='C_INTERCONNECT'/> <attribute content='1' name='C_USE_BARREL'/> <attribute content='1' name='C_USE_DIV'/> <attribute content='4' name='C_FSL_LINKS'/> <attribute content='1' name='C_DEBUG_ENABLED'/> <attribute content='1' name='C_I_LMB'/> <attribute content='1' name='C_D_LMB'/> <attribute content='2' name='C_USE_FPU'/> <attribute content='1' name='C_USE_MSR_INSTR'/> <attribute content='1' name='C_USE_PCMP_INSTR'/> <attribute content='12' name='C_FAMILY'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='BOOTMEM'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='DDR2_SDRAM'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x9fffffff' loaddress='0x90000000' name='sp1'/> </memoryinstance> <memoryinstance name='UNKNOWN_PERIPH'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8fffffff' loaddress='0x8ffff000' name='sp1'/> </memoryinstance> <peripheralinstance name='LEDs_8Bit'> <vlnvreference name='xps-gpio' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x8140ffff' loaddress='0x81400000' name='plb'/> </peripheralinstance> <peripheralinstance name='IIC_EEPROM'> <vlnvreference name='xps-iic' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x8160ffff' loaddress='0x81600000' name='plb'/> </peripheralinstance> <peripheralinstance name='xps_intc_0'> <vlnvreference name='xps-intc' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x8180001f' loaddress='0x81800000' name='plb'/> <netportconnection connection='Interrupt_net' name='Irq'/> <netportconnection connection='Interrupt_3' name='Intr3'/> <netportconnection connection='Interrupt_8' name='Intr8'/> </peripheralinstance> <peripheralinstance name='Hard_Ethernet_MAC'> <vlnvreference name='xps-ll-temac' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x81c0003f' loaddress='0x81c00000' name='plb'/> </peripheralinstance> <peripheralinstance name='SysACE_CompactFlash'> <vlnvreference name='xps-sysace' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x8360ffff' loaddress='0x83600000' name='plb'/> </peripheralinstance> <peripheralinstance name='xps_timer_1'> <vlnvreference name='xps-timer' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x83c0001f' loaddress='0x83c00000' name='plb'/> <netportconnection connection='Interrupt_3' name='Interrupt'/> </peripheralinstance> <peripheralinstance name='RS232_Uart_1'> <vlnvreference name='xps-uartlite' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x8400000f' loaddress='0x84000000' name='plb'/> <netportconnection connection='Interrupt_8' name='Interrupt'/> <attribute content='RS232_Uart_1.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='debug_module'> <vlnvreference name='mdm' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x8440ffff' loaddress='0x84400000' name='plb'/> </peripheralinstance> <peripheralinstance name='mpmc'> <vlnvreference name='mpmc' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x846001ff' loaddress='0x84600180' name='plb'/> </peripheralinstance> <peripheralinstance name='mb_plb'> <vlnvreference name='xps-mch-emc' vendor='xilinx.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xa1ffffff' loaddress='0xa0000000' name='plb'/> </peripheralinstance> <formalarg description='The Linux Kernel image e.g. vmlinux' group='user platform config' mustbespecified='F' name='kernel' type='stringvar'/> <formalarg description='Open a console terminal on the UART' group='user platform config' mustbespecified='F' name='uartconsole' type='boolvar'/> <formalarg description='Set the port number to open on the UART and wait for connection' group='user platform config' mustbespecified='F' name='uartport' type='uns64var'/> <nets name='nets'> <net name='Interrupt_net'/> <net name='Interrupt_3'/> <net name='Interrupt_8'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[7] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/processor/microblaze/1.0/microblaze.igen.xml"
files[7] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='microblazeNewlib' defaultsemihostvendor='xilinx.ovpworld.org' defaultsemihostversion='1.0' elfcode='189' endian='either' family='xilinx_microblaze' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/microblaze-xilinx-elf-gdb' imagefile='model' library='processor' name='microblaze' procdoc='$IMPERAS_HOME/ImperasLib/source/xilinx.ovpworld.org/processor/microblaze/1.0/doc/OVP_Model_Specific_Information_microblaze_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <elfoption code='47787' name='elf47787'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze Processor Model'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Apache 2.0 Open Source License'/> </docsection> <docsection name='doc_2' text='Features'> <doctext name='txt' text='Instruction Set: This model fully implements the instruction set upto and including V8.2.'/> <doctext name='txt_1' text='Privileged Instructions: Implemented'/> <doctext name='txt_2' text='Virtual-Memory Management: Implemented'/> <doctext name='txt_3' text='Reset, Interrupts, Exceptions and Break: Implemented'/> <doctext name='txt_4' text='Floating Point Unit: Implemented'/> <doctext name='txt_5' text='Stream Link Interface: Implemented'/> </docsection> <docsection name='doc_3' text='Limitations'> <doctext name='txt' text='GDB: There is a known issue in the microblaze gdb, a lockup can occur when disassembling from address 0'/> </docsection> <docsection name='doc_4' text='ConfigurationFeatures'> <doctext name='txt' text='Barrel Shifter.'/> <doctext name='txt_1' text='Hardware Divider.'/> <doctext name='txt_2' text='Machine Status Set/Clear Instructions.'/> <doctext name='txt_3' text='Hardware Exceptions.'/> <doctext name='txt_4' text='Pattern Compare Instructions.'/> <doctext name='txt_5' text='Floating Point Unit (FPU).'/> <doctext name='txt_6' text='Disable Hardware Multiplier.'/> <doctext name='txt_7' text='Processor Version Register (PVR).'/> <doctext name='txt_8' text='Hardware Multiplier 64-bit Result.'/> <doctext name='txt_9' text='Floating Point Conversion and Square Root Instructions.'/> <doctext name='txt_10' text='Memory Management Unit.'/> <doctext name='txt_11' text='Extended Stream Instructions .'/> </docsection> <docsection name='doc_5' text='Verification'> <doctext name='txt' text='Models have been validated correct by running through extensive tests using test suites and technology provided by Xilinx'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic ISA or a specific model)'/> </docsection> <enum name='V7_00' value='0'/> <enum name='V7_10' value='1'/> <enum name='V7_20' value='2'/> <enum name='V7_30' value='3'/> <enum name='V8_00' value='4'/> <enum name='V8_10' value='5'/> <enum name='V8_20' value='6'/> <enum name='ISA' value='7'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbose output messages'/> </docsection> </formalattribute> <formalattribute name='C_FAMILY' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Target Family'/> </docsection> </formalattribute> <formalattribute name='C_AREA_OPTIMIZED' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select implementation to optimize area with lower instruction throughput'/> </docsection> </formalattribute> <formalattribute name='C_INTERCONNECT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select interconnect 1 = PLBv46, 2 = AXI4'/> </docsection> </formalattribute> <formalattribute name='C_ENDIANNESS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select endianness 0 = Big endian, 1 = Little endian'/> </docsection> </formalattribute> <formalattribute name='C_FAULT_TOLERANT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Implement fault tolerance'/> </docsection> </formalattribute> <formalattribute name='C_ECC_USE_CE_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generate Bus Error Exceptions for correctable errors'/> </docsection> </formalattribute> <formalattribute name='C_PVR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor version register mode selection'/> </docsection> </formalattribute> <formalattribute name='C_PVR_USER1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor version register USER1 constant'/> </docsection> </formalattribute> <formalattribute name='C_PVR_USER2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor version register USER2 constant'/> </docsection> </formalattribute> <formalattribute name='C_RESET_MSR' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset value for MSR register'/> </docsection> <enum name='0x00' value='0'/> <enum name='0x20' value='1'/> <enum name='0x80' value='2'/> <enum name='0xa0' value='3'/> </formalattribute> <formalattribute name='C_D_PLB' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data side PLB interface'/> </docsection> </formalattribute> <formalattribute name='C_D_AXI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data side AXI interface'/> </docsection> </formalattribute> <formalattribute name='C_D_LMB' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data side LMB interface'/> </docsection> </formalattribute> <formalattribute name='C_I_PLB' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction side PLB interface'/> </docsection> </formalattribute> <formalattribute name='C_I_AXI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction side AXI interface'/> </docsection> </formalattribute> <formalattribute name='C_I_LMB' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction side LMB interface'/> </docsection> </formalattribute> <formalattribute name='C_USE_BARREL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Include barrel shifter'/> </docsection> </formalattribute> <formalattribute name='C_USE_DIV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Include hardware divider'/> </docsection> </formalattribute> <formalattribute name='C_USE_HW_MUL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Include hardware integer multiplier'/> </docsection> </formalattribute> <formalattribute name='C_USE_FPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Include hardware floating integer point unit'/> </docsection> </formalattribute> <formalattribute name='C_USE_MSR_INSTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable use of instructions: integer MSRSET and MSRCLR'/> </docsection> </formalattribute> <formalattribute name='C_USE_PCMP_INSTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable use of instructions: integer CLZ, PCMPBF, PCMPEQ, and PCMPNE'/> </docsection> </formalattribute> <formalattribute name='C_UNALIGNED_EXCEPTIONS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for unaligned data accesses'/> </docsection> </formalattribute> <formalattribute name='C_ILL_OPCODE_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for illegal op-code'/> </docsection> </formalattribute> <formalattribute name='C_IPLB_BUS_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for IPLB bus error'/> </docsection> </formalattribute> <formalattribute name='C_DPLB_BUS_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for DPLB bus error'/> </docsection> </formalattribute> <formalattribute name='C_M_AXI_I_BUS_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for M_AXI_I bus error'/> </docsection> </formalattribute> <formalattribute name='C_M_AXI_D_BUS_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for M_AXI_D bus error'/> </docsection> </formalattribute> <formalattribute name='C_DIV_ZERO_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for division by zero or division overflow'/> </docsection> </formalattribute> <formalattribute name='C_FPU_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for hardware floating point unit exceptions'/> </docsection> </formalattribute> <formalattribute name='C_OPCODE_0x0_ILLEGAL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detect opcode 0x0 as an illegal instruction'/> </docsection> </formalattribute> <formalattribute name='C_FSL_EXCEPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable exception handling for Stream Links'/> </docsection> </formalattribute> <formalattribute name='C_USE_STACK_PROTECTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generate exception for stack overflow or stack underflow'/> </docsection> </formalattribute> <formalattribute name='C_DEBUG_ENABLED' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='MDM Debug interface'/> </docsection> </formalattribute> <formalattribute name='C_NUMBER_OF_PC_BRK' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of hardware breakpoints'/> </docsection> </formalattribute> <formalattribute name='C_NUMBER_OF_RD_ADDR_BRK' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of read address watchpoints'/> </docsection> </formalattribute> <formalattribute name='C_NUMBER_OF_WR_ADDR_BRK' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of write address watchpoints'/> </docsection> </formalattribute> <formalattribute name='C_INTERRUPT_IS_EDGE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Level/Edge Interrupt'/> </docsection> </formalattribute> <formalattribute name='C_EDGE_IS_POSITIVE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Negative/Positive Edge integer Interrupt'/> </docsection> </formalattribute> <formalattribute name='C_FSL_LINKS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of stream interfaces (FSL or AXI)'/> </docsection> </formalattribute> <formalattribute name='C_USE_EXTENDED_FSL_INSTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable use of extended integer stream instructions'/> </docsection> </formalattribute> <formalattribute name='C_ICACHE_BASEADDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache base address'/> </docsection> </formalattribute> <formalattribute name='C_ICACHE_HIGHADDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache high address'/> </docsection> </formalattribute> <formalattribute name='C_USE_ICACHE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache'/> </docsection> </formalattribute> <formalattribute name='C_ALLOW_ICACHE_WR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache write enable'/> </docsection> </formalattribute> <formalattribute name='C_ICACHE_LINE_LEN' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache line length'/> </docsection> <enum name='4' value='0'/> <enum name='8' value='1'/> </formalattribute> <formalattribute name='C_ICACHE_ALWAYS_USED' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache CacheLink used for all memory accesses'/> </docsection> </formalattribute> <formalattribute name='C_ICACHE_INTERFACE' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache CacheLink interface protocol'/> </docsection> <enum name='IXCL' value='0'/> <enum name='IXCL2' value='1'/> </formalattribute> <formalattribute name='C_ICACHE_FORCE_TAG_LUTRAM' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache tag always implemented with distributed RAM'/> </docsection> </formalattribute> <formalattribute name='C_ICACHE_STREAMS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache streams'/> </docsection> </formalattribute> <formalattribute name='C_ICACHE_VICTIMS' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache victims'/> </docsection> <enum name='0' value='0'/> <enum name='2' value='1'/> <enum name='4' value='2'/> <enum name='8' value='3'/> </formalattribute> <formalattribute name='C_ICACHE_DATA_WIDTH' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache data width, 0 = 32 bits, 1 = Full cache line, 2 = 512 bits'/> </docsection> </formalattribute> <formalattribute name='C_ADDR_TAG_BITS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache address tags'/> </docsection> </formalattribute> <formalattribute name='C_CACHE_BYTE_SIZE' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction cache size'/> </docsection> <enum name='64' value='0'/> <enum name='128' value='1'/> <enum name='256' value='2'/> <enum name='512' value='3'/> <enum name='1024' value='4'/> <enum name='2048' value='5'/> <enum name='4096' value='6'/> <enum name='8192' value='7'/> <enum name='16384' value='8'/> <enum name='32768' value='9'/> <enum name='65536' value='10'/> </formalattribute> <formalattribute name='C_ICACHE_USE_FSL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache over CacheLink instead of peripheral bus for instructions'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_BASEADDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache base address'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_HIGHADDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache high address'/> </docsection> </formalattribute> <formalattribute name='C_USE_DCACHE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache'/> </docsection> </formalattribute> <formalattribute name='C_ALLOW_DCACHE_WR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache write enable'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_LINE_LEN' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache line length'/> </docsection> <enum name='4' value='0'/> <enum name='8' value='1'/> </formalattribute> <formalattribute name='C_DCACHE_ALWAYS_USED' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache CacheLink used for all memory accesses'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_INTERFACE' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache CacheLink interface protocol'/> </docsection> <enum name='DXCL' value='0'/> <enum name='DXCL2' value='1'/> </formalattribute> <formalattribute name='C_DCACHE_FORCE_TAG_LUTRAM' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache tag always implemented with distributed RAM'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_USE_WRITEBACK' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache write-back storage policy used'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_VICTIMS' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache victims'/> </docsection> <enum name='0' value='0'/> <enum name='2' value='1'/> <enum name='4' value='2'/> <enum name='8' value='3'/> </formalattribute> <formalattribute name='C_DCACHE_DATA_WIDTH' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache data width, 0 = 32 bits, 1 = Full cache line, 2 = 512 bits'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_ADDR_TAG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache address tags'/> </docsection> </formalattribute> <formalattribute name='C_DCACHE_BYTE_SIZE' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data cache size'/> </docsection> <enum name='64' value='0'/> <enum name='128' value='1'/> <enum name='256' value='2'/> <enum name='512' value='3'/> <enum name='1024' value='4'/> <enum name='2048' value='5'/> <enum name='4096' value='6'/> <enum name='8192' value='7'/> <enum name='16384' value='8'/> <enum name='32768' value='9'/> <enum name='65536' value='10'/> </formalattribute> <formalattribute name='C_DCACHE_USE_FSL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache over CacheLink instead of peripheral bus for data'/> </docsection> </formalattribute> <formalattribute name='C_USE_MMU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='0 = None, 1 = Usermode, 2 = Protection, 3 = Virtual'/> </docsection> </formalattribute> <formalattribute name='C_MMU_DTLB_SIZE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data shadow Translation Look-Aside Buffer size 1,2,4,8'/> </docsection> </formalattribute> <formalattribute name='C_MMU_ITLB_SIZE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction shadow Translation Look-Aside Buffer size 1,2,4,8'/> </docsection> </formalattribute> <formalattribute name='C_MMU_TLB_ACCESS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Access to memory management special registers: 0 = Minimal, 1 = Read, 2 = Write, 3 = Full'/> </docsection> </formalattribute> <formalattribute name='C_MMU_ZONES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of memory protection zones'/> </docsection> </formalattribute> <formalattribute name='C_MMU_PRIVILEGED_INSTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Privileged instructions 0 = Full protection, 1 = Allow stream instrs'/> </docsection> </formalattribute> <formalattribute name='C_USE_INTERRUPT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable interrupt handling'/> </docsection> </formalattribute> <formalattribute name='C_USE_EXT_BRK' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable external break handling'/> </docsection> </formalattribute> <formalattribute name='C_USE_EXT_NM_BRK' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable external non-maskable break handling'/> </docsection> </formalattribute> <formalattribute name='C_USE_BRANCH_TARGET_CACHE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Branch Target Cache'/> </docsection> </formalattribute> <formalattribute name='C_BRANCH_TARGET_CACHE_SIZE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Branch Target Cache size: 0 = Default, 1 = 8 entries, 2 = 16 entries, 3 = 32 entries, 4 = 64 entries, 5 = 512 entries, 6 = 1024 entries, 7 = 2048 entries'/> </docsection> </formalattribute> <formalattribute name='C_STREAM_INTERCONNECT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select AXI4-Stream integer interconnect'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='Interrupt' type='input'/> <netport mustbeconnected='F' name='Reset' type='input'/> <netport mustbeconnected='F' name='MB_Reset' type='input'/> <netport mustbeconnected='F' name='Ext_BRK' type='input'/> <netport mustbeconnected='F' name='Ext_NM_BRK' type='input'/> <fifoport name='SFSL0' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL1' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL2' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL3' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL4' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL5' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL6' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL7' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL8' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL9' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL10' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL11' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL12' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL13' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL14' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='SFSL15' type='input' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Input port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL0' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL1' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL2' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL3' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL4' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL5' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL6' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL7' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL8' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL9' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL10' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL11' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL12' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL13' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL14' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <fifoport name='MFSL15' type='output' width='64'> <docsection name='doc' text='Description'> <doctext name='txt' text='FSL Fifo Output port - Controlled by Parameter C_FSL_LINKS'/> </docsection> </fifoport> <command name='dumpTLB'> <docsection name='doc' text='Description'> <doctext name='txt' text='- no arguments'/> </docsection> </command> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='STREAM_EXCEPTION'/> <exception code='1' name='UNALIGNED_DATA_ACCESS'/> <exception code='2' name='ILLEGAL_OPCODE_EXCEPTION'/> <exception code='3' name='INSTRUCTION_BUS_ERROR_EXCEPTION'/> <exception code='4' name='DATA_BUS_ERROR_EXCEPTION'/> <exception code='5' name='DIVIDE_EXCEPTION'/> <exception code='6' name='FLOATING_POINT_UNIT_EXCEPTION'/> <exception code='7' name='PRIVILEGED_INSTRUCTION_EXCEPTION'/> <exception code='8' name='STACK_PROTECTION_VIOLATION_EXCEPTION'/> <exception code='9' name='DATA_STORAGE_EXCEPTION'/> <exception code='10' name='INSTRUCTION_STORAGE_EXCEPTION'/> <exception code='11' name='DATA_TLB_MISS_EXCEPTION'/> <exception code='12' name='INSTRUCTION_TLB_MISS_EXCEPTION'/> <exception code='13' name='RESET'/> <exception code='14' name='INTERRUPT'/> </exceptions> <modes name='Modes'> <mode code='0' name='REAL'> <docsection name='doc' text='Description'> <doctext name='txt' text='Real mode'/> </docsection> </mode> <mode code='1' name='VIRTUAL_PRIV'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual privileged mode'/> </docsection> </mode> <mode code='2' name='VIRTUAL_USER'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual user mode'/> </docsection> </mode> </modes> <registers name='User'> <register name='R0' readonly='T' type='0' width='32'/> <register name='R1' readonly='F' type='0' width='32'/> <register name='R2' readonly='F' type='0' width='32'/> <register name='R3' readonly='F' type='0' width='32'/> <register name='R4' readonly='F' type='0' width='32'/> <register name='R5' readonly='F' type='0' width='32'/> <register name='R6' readonly='F' type='0' width='32'/> <register name='R7' readonly='F' type='0' width='32'/> <register name='R8' readonly='F' type='0' width='32'/> <register name='R9' readonly='F' type='0' width='32'/> <register name='R10' readonly='F' type='0' width='32'/> <register name='R11' readonly='F' type='0' width='32'/> <register name='R12' readonly='F' type='0' width='32'/> <register name='R13' readonly='F' type='0' width='32'/> <register name='R14' readonly='F' type='0' width='32'/> <register name='R15' readonly='F' type='0' width='32'/> <register name='R16' readonly='F' type='0' width='32'/> <register name='R17' readonly='F' type='0' width='32'/> <register name='R18' readonly='F' type='0' width='32'/> <register name='R19' readonly='F' type='0' width='32'/> <register name='R20' readonly='F' type='0' width='32'/> <register name='R21' readonly='F' type='0' width='32'/> <register name='R22' readonly='F' type='0' width='32'/> <register name='R23' readonly='F' type='0' width='32'/> <register name='R24' readonly='F' type='0' width='32'/> <register name='R25' readonly='F' type='0' width='32'/> <register name='R26' readonly='F' type='0' width='32'/> <register name='R27' readonly='F' type='0' width='32'/> <register name='R28' readonly='F' type='0' width='32'/> <register name='R29' readonly='F' type='0' width='32'/> <register name='R30' readonly='F' type='0' width='32'/> <register name='R31' readonly='F' type='0' width='32'/> </registers> <registers name='System'> <register name='SPR_PC' readonly='F' type='1' width='32'/> <register name='SPR_MSR' readonly='F' type='0' width='32'/> <register name='SPR_EAR' readonly='F' type='0' width='32'/> <register name='SPR_ESR' readonly='F' type='0' width='32'/> <register name='SPR_FSR' readonly='F' type='0' width='32'/> <register name='SPR_BTR' readonly='F' type='0' width='32'/> <register name='SPR_PVR0' readonly='F' type='0' width='32'/> <register name='SPR_PVR1' readonly='F' type='0' width='32'/> <register name='SPR_PVR2' readonly='F' type='0' width='32'/> <register name='SPR_PVR3' readonly='F' type='0' width='32'/> <register name='SPR_PVR4' readonly='F' type='0' width='32'/> <register name='SPR_PVR5' readonly='F' type='0' width='32'/> <register name='SPR_PVR6' readonly='F' type='0' width='32'/> <register name='SPR_PVR7' readonly='F' type='0' width='32'/> <register name='SPR_PVR8' readonly='F' type='0' width='32'/> <register name='SPR_PVR9' readonly='F' type='0' width='32'/> <register name='SPR_PVR10' readonly='F' type='0' width='32'/> <register name='SPR_PVR11' readonly='F' type='0' width='32'/> <register name='SPR_EDR' readonly='F' type='0' width='32'/> <register name='SPR_PID' readonly='F' type='0' width='32'/> <register name='SPR_ZPR' readonly='F' type='0' width='32'/> <register name='SPR_TLBX' readonly='F' type='0' width='32'/> <register name='SPR_TLBSX' readonly='F' type='0' width='32'/> <register name='SPR_TLBLO' readonly='F' type='0' width='32'/> <register name='SPR_TLBHI' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[8] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-iic/1.0/pse.igen.xml"
files[8] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-iic' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze IIC Bus Interface'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS606 June 22, 2011 v2.03a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x10000'> <addressblock name='REG' size='0x10000' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x10000' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[9] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/mpmc/1.0/pse.igen.xml"
files[9] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='mpmc' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze Multi-Port Memory Controller'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS643 March 1, 2011 v6.03.a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x80'> <addressblock name='REG' size='0x80' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x80' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[10] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-uartlite/1.0/pse.igen.xml"
files[10] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-uartlite' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Xilinx Uart-Lite'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Register Accurate &amp; Functional Model'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS573 Jun 22, 2011 v1.02.a'/> </docsection> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x10'> <addressblock name='REG' size='0x10' width='32'> <memorymappedregister access='r' isvolatile='T' name='RxFifo' readfunction='ReadRxFifo' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TxFifo' offset='0x4' width='32' writefunction='WriteTxFifo'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='Stat' offset='0x8' readfunction='ReadStat' width='32'> <reset mask='4294967295' name='resetNet' value='2'/> <field name='RxFifoValidData' width='1'/> <field bitoffset='1' name='RxFifoFull' width='1'/> <field bitoffset='2' name='TxFifoEmpty' width='1'/> <field bitoffset='3' name='TxFifoFull' width='1'/> <field bitoffset='4' name='IntrEnabled' width='1'/> <field bitoffset='5' name='OverrunError' width='1'/> <field bitoffset='6' name='FrameError' width='1'/> <field bitoffset='7' name='ParityError' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='Ctrl' offset='0xc' width='32' writefunction='WriteCtrl'> <reset mask='4294967295' name='resetNet'/> <field name='RstTxFifo' width='1'/> <field bitoffset='1' name='RstRxFifo' width='1'/> <field bitoffset='4' name='EnableIntr' width='1'/> <field bitoffset='2' name='__pad2' width='2'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[11] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/mdm/1.0/pse.igen.xml"
files[11] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='mdm' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze Debug Module'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS641 July 23, 2010 v2.00.a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x10000'> <addressblock name='REG' size='0x10000' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x10000' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[12] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-sysace/1.0/pse.igen.xml"
files[12] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-sysace' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze LogiCORE SYSACE Interface Controller'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS583 December 2, 2009 v1.01a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x10000'> <addressblock name='REG' size='0x10000' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x10000' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[13] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-mch-emc/1.0/pse.igen.xml"
files[13] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-mch-emc' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze LogiCORE IP XPS MCH EMC Multi Channel External Memory Controller'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS575 June 22, 2010 v3.01a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x2000000'> <addressblock name='REG' size='0x2000000' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x2000000' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[14] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-ll-temac/1.0/pse.igen.xml"
files[14] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-ll-temac' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze LogiCORE IP XPS LL TEMAC Ethernet Core'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS537 December 14, 2010 v2.03a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x40'> <addressblock name='REG' size='0x40' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x40' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[15] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-intc/1.0/pse.igen.xml"
files[15] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-intc' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze LogiCORE IP XPS Interrupt Controller'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements all of the required behavior sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS572 April 19, 2010 v2.01a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x20'> <addressblock name='REG' size='0x20' width='32'> <memorymappedregister access='rw' isvolatile='T' name='ISR' readfunction='ReadISR' width='32' writefunction='WriteISR'> <reset mask='4294967295' name='resetNet'/> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IPR' offset='0x4' readfunction='ReadIPR' width='32'> <reset mask='4294967295' name='resetNet'/> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IER' offset='0x8' readfunction='ReadIER' width='32' writefunction='WriteIER'> <reset mask='4294967295' name='resetNet'/> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='IAR' offset='0xc' width='32' writefunction='WriteIAR'> <reset mask='4294967295' name='resetNet'/> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='SIE' offset='0x10' width='32' writefunction='WriteSIE'> <reset mask='4294967295' name='resetNet'/> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='CIE' offset='0x14' width='32' writefunction='WriteCIE'> <reset mask='4294967295' name='resetNet'/> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IVR' offset='0x18' readfunction='ReadIVR' width='32'> <reset mask='4294967295' name='resetNet' value='4294967295'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MER' offset='0x1c' readfunction='ReadMER' width='32' writefunction='WriteMER'> <reset mask='4294967295' name='resetNet'/> <field name='ME' width='1'/> <field bitoffset='1' name='HIE' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Irq' type='output' updatefunctionargument='0'/> <netport name='Intr0' type='input' updatefunction='WriteIntr' updatefunctionargument='0'/> <netport name='Intr1' type='input' updatefunction='WriteIntr' updatefunctionargument='1'/> <netport name='Intr2' type='input' updatefunction='WriteIntr' updatefunctionargument='2'/> <netport name='Intr3' type='input' updatefunction='WriteIntr' updatefunctionargument='3'/> <netport name='Intr4' type='input' updatefunction='WriteIntr' updatefunctionargument='4'/> <netport name='Intr5' type='input' updatefunction='WriteIntr' updatefunctionargument='5'/> <netport name='Intr6' type='input' updatefunction='WriteIntr' updatefunctionargument='6'/> <netport name='Intr7' type='input' updatefunction='WriteIntr' updatefunctionargument='7'/> <netport name='Intr8' type='input' updatefunction='WriteIntr' updatefunctionargument='8'/> <netport name='Intr9' type='input' updatefunction='WriteIntr' updatefunctionargument='9'/> <netport name='Intr10' type='input' updatefunction='WriteIntr' updatefunctionargument='10'/> <netport name='Intr11' type='input' updatefunction='WriteIntr' updatefunctionargument='11'/> <netport name='Intr12' type='input' updatefunction='WriteIntr' updatefunctionargument='12'/> <netport name='Intr13' type='input' updatefunction='WriteIntr' updatefunctionargument='13'/> <netport name='Intr14' type='input' updatefunction='WriteIntr' updatefunctionargument='14'/> <netport name='Intr15' type='input' updatefunction='WriteIntr' updatefunctionargument='15'/> <netport name='Intr16' type='input' updatefunction='WriteIntr' updatefunctionargument='16'/> <netport name='Intr17' type='input' updatefunction='WriteIntr' updatefunctionargument='17'/> <netport name='Intr18' type='input' updatefunction='WriteIntr' updatefunctionargument='18'/> <netport name='Intr19' type='input' updatefunction='WriteIntr' updatefunctionargument='19'/> <netport name='Intr20' type='input' updatefunction='WriteIntr' updatefunctionargument='20'/> <netport name='Intr21' type='input' updatefunction='WriteIntr' updatefunctionargument='21'/> <netport name='Intr22' type='input' updatefunction='WriteIntr' updatefunctionargument='22'/> <netport name='Intr23' type='input' updatefunction='WriteIntr' updatefunctionargument='23'/> <netport name='Intr24' type='input' updatefunction='WriteIntr' updatefunctionargument='24'/> <netport name='Intr25' type='input' updatefunction='WriteIntr' updatefunctionargument='25'/> <netport name='Intr26' type='input' updatefunction='WriteIntr' updatefunctionargument='26'/> <netport name='Intr27' type='input' updatefunction='WriteIntr' updatefunctionargument='27'/> <netport name='Intr28' type='input' updatefunction='WriteIntr' updatefunctionargument='28'/> <netport name='Intr29' type='input' updatefunction='WriteIntr' updatefunctionargument='29'/> <netport name='Intr30' type='input' updatefunction='WriteIntr' updatefunctionargument='30'/> <netport name='Intr31' type='input' updatefunction='WriteIntr' updatefunctionargument='31'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[16] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-timer/1.0/pse.igen.xml"
files[16] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-timer' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze LogiCORE IP XPS Timer/Counter'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Resolution of this timer is limited to the simulation time slice (aka quantum) size'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS573 April 19, 2010 v1.02a'/> </docsection> <formalattribute name='frequency' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify frequency of the counters in Hz (default is 125MHz)'/> </docsection> </formalattribute> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x20'> <addressblock name='REG' size='0x20' width='32'> <memorymappedregister access='rw' isvolatile='T' name='TCSR0' readfunction='ReadTCSR0' userdata='0x0' width='32' writefunction='WriteTCSR0'> <reset mask='4294967295' name='resetNet'/> <field name='MDT0' width='1'/> <field bitoffset='1' name='UDT0' width='1'/> <field bitoffset='2' name='GENT0' width='1'/> <field bitoffset='3' name='CAPT0' width='1'/> <field bitoffset='4' name='ARHT0' width='1'/> <field bitoffset='5' name='LOAD0' width='1'/> <field bitoffset='6' name='ENIT0' width='1'/> <field bitoffset='7' name='ENT0' width='1'/> <field bitoffset='8' name='T0INT' width='1'/> <field bitoffset='9' name='PWMA0' width='1'/> <field bitoffset='10' name='ENALL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TLR0' offset='0x4' readfunction='ReadTLR0' userdata='0x4' width='32' writefunction='WriteTLR0'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TCR0' offset='0x8' readfunction='ReadTCR0' userdata='0x8' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCSR1' offset='0x10' readfunction='ReadTCSR1' userdata='0x10' width='32' writefunction='WriteTCSR1'> <reset mask='4294967295' name='resetNet'/> <field name='MDT1' width='1'/> <field bitoffset='1' name='UDT1' width='1'/> <field bitoffset='2' name='GENT1' width='1'/> <field bitoffset='3' name='CAPT1' width='1'/> <field bitoffset='4' name='ARHT1' width='1'/> <field bitoffset='5' name='LOAD1' width='1'/> <field bitoffset='6' name='ENIT1' width='1'/> <field bitoffset='7' name='ENT1' width='1'/> <field bitoffset='8' name='T1INT' width='1'/> <field bitoffset='9' name='PWMA1' width='1'/> <field bitoffset='10' name='ENALL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TLR1' offset='0x14' readfunction='ReadTLR1' userdata='0x14' width='32' writefunction='WriteTLR1'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TCR1' offset='0x18' readfunction='ReadTCR1' userdata='0x18' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[17] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/xilinx.ovpworld.org/peripheral/xps-gpio/1.0/pse.igen.xml"
files[17] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='xps-gpio' releasestatus='0' saveRestore='F' vendor='xilinx.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Microblaze General Purpose IO'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model implements the registers but has no functional behavior'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='DS569 December 2, 2009 v2.00a'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='plb' size='0x10000'> <addressblock name='REG' size='0x10000' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x10000' writefunction='writeMemCB'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[18] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/soton.ac.uk/processor/sparc/1.0/sparc.igen.xml"
files[18] = "<?xml version='1.0' encoding='UTF-8'?> <processor elfcode='2' endian='big' family='SPARC International' imagefile='model' library='processor' name='sparc' procdoc='$IMPERAS_HOME/ImperasLib/source/soton.ac.uk/processor/sparc/1.0/doc/OVP_Model_Specific_Information_sparc_generic.pdf' releasestatus='2' useindefaultplatform='T' vendor='soton.ac.uk' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Sparc V8 processor model.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Core instruction set only. Incomplete and not fully verified.'/> </docsection> <docsection name='doc_3' text='Source'> <doctext name='txt' text='Source can be obtained from the OVPworld.org website under Processors / SparcV8'/> </docsection> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[19] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/NorFlash48F4400/1.0/pse.igen.xml"
files[19] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='NorFlash48F4400' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Intel StrataFlash P30 Memory: 64MB (512-Mbit), 2x16, Top configuration.'/> <doctext name='txt_1' text='Organized in a 2x16 configuration (2 16 bit wide data chips, requiring commands to be repeated in data bits 0:15 and 16:31).'/> <doctext name='txt_2' text='Top configuration (last 4 blocks are 64KB parameter blocks).'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='No flash program timing is modeled, all operations including erase take effect immediately, and suspend commands are NOPs.'/> <doctext name='txt_1' text='Block Locking, Lock-down and OTP (One-Time Programmable) features are not modeled (Blocks are always reported to be unlocked).'/> <doctext name='txt_2' text='Burst-Mode reads and the Read Configuration register are not modeled.'/> <doctext name='txt_3' text='Buffered writes are written immediately, not held until confirm command is issued.'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel Nor Flash Datasheet as used on Xilinx ML505 board: http://www.xilinx.com/products/boards/ml505/datasheets/30666604.pdf'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='flash' size='0x4000000'/> <formalattribute name='image' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Binary image file name(s) for flash memory initial value'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[20] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/Ps2Control/1.0/pse.igen.xml"
files[20] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral extensionfile='model' imagefile='pse.pse' library='peripheral' name='Ps2Control' releasestatus='0' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='PS2 Keyboard/Mouse Controller.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This is a preliminary model with sufficient functionality to enable Linux to Boot on the MIPS:MALTA platform. Mouse functions are currently turned off.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='SMsC FDC37M817 Super I/O Controller Datasheet'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='config' size='0x8'/> <netport name='kbdInterrupt' type='output' updatefunctionargument='0'/> <netport name='mouseInterrupt' type='output' updatefunctionargument='0'/> <netport name='reset' type='input' updatefunctionargument='0'/> <formalattribute name='disableInput' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, disables mouse and keyboard events.'/> </docsection> </formalattribute> <formalattribute name='pollPeriod' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of uS between each polling of the keyboard and mouse queues.'/> </docsection> </formalattribute> <formalattribute name='grabDisable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, disables grabbing of the mouse by the VGA/input window.'/> </docsection> </formalattribute> <formalattribute name='cursorEnable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, shows a basic software cursor in the VGA/input window at the mouse position.'/> </docsection> </formalattribute> <formalattribute name='isMouse' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, turns on mouse input function.'/> </docsection> </formalattribute> <formalattribute name='isKeyboard' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, turns on keyboard input function.'/> </docsection> </formalattribute> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[21] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/8259A/1.0/pse.igen.xml"
files[21] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='8259A' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Intel 8259A Programmable Interrupt Controller (PIT).'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel 8259A Datasheet. MIPS Malta Platform Reference Guide.'/> </docsection> <busmasterport addresswidth='3' name='cascade'/> <busslaveport addresswidth='32' mustbeconnected='T' name='io' size='0x2'> <addressblock name='reg' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='io0' readfunction='CB_ior0' width='8' writefunction='CB_iow0'/> <memorymappedregister access='rw' isvolatile='T' name='io1' offset='0x1' readfunction='CB_ior1' width='8' writefunction='CB_iow1'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='PCIackS' size='0x1'/> <busslaveport addresswidth='32' mustbeconnected='T' name='elcr' size='0x1'/> <netport name='ir0' type='input' updatefunctionargument='0'/> <netport name='ir1' type='input' updatefunctionargument='0'/> <netport name='ir2' type='input' updatefunctionargument='0'/> <netport name='ir3' type='input' updatefunctionargument='0'/> <netport name='ir4' type='input' updatefunctionargument='0'/> <netport name='ir5' type='input' updatefunctionargument='0'/> <netport name='ir6' type='input' updatefunctionargument='0'/> <netport name='ir7' type='input' updatefunctionargument='0'/> <netport name='cas' type='inout' updatefunctionargument='0'/> <netport mustbeconnected='T' name='intp' type='output' updatefunctionargument='0'/> <formalattribute name='spen' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Configure the PIC as a &quot;master&quot; or &quot;slave&quot;'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[22] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/PciUSB/1.0/pse.igen.xml"
files[22] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='PciUSB' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='PCI USB Interface'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel 82371EB South Bridge Chipset Datasheet'/> </docsection> <busslaveport addresswidth='32' name='PCIconfig' remappable='T' size='0x800'/> <busslaveport addresswidth='32' name='busPort' remappable='T' size='0x14'/> <formalattribute name='PCIslot' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI slot the device occupies.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI function:code the device implements.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[23] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/82371EB/1.0/pse.igen.xml"
files[23] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='82371EB' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='PIIX4 PCI configuration controller.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel 82371EB South Bridge Chipset Datasheet'/> </docsection> <busslaveport addresswidth='32' name='PCIconfig' remappable='T' size='0x800'/> <formalattribute name='PCIslot' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI slot the device occupies.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the PCI function.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[24] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/82077AA/1.0/pse.igen.xml"
files[24] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='82077AA' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Dummy Floppy Disc Controller.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register stubs only.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='http://www.buchty.net/casio/files/82077.pdf http://www.alldatasheet.com/datesheet-pdf/pdf/167793/INTEL/82077AA.html'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Byte:wide access to control and status registers.'/> </docsection> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[25] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/NorFlashP30/1.0/pse.igen.xml"
files[25] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' extensionfile='model' imagefile='pse.pse' library='peripheral' name='NorFlashP30' releasestatus='1' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' Intel StrataFlash P30 Memory. (Ref: http://www.xilinx.com/products/boards/ml505/datasheets/30666604.pdf) Organized in a 2x16 configuration (2 16 bit wide data chips, requiring commands to be repeated in data bits 0:15 and 16:31). Top configuration (256KB main blocks followed by 4 64KB parameter blocks). Flash size is defined by size of port connection defined in platform (must be multiple of 2 and &gt;= 512KB). (Note: Variable size ports are not useable in SystemC TLM platforms. Use fixed size version instead.)'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text=' Fixed 2x16, Top configuration - other configurations will require model modifications. No flash program timing is modeled, all operations including erase take effect immediately, and suspend commands are NOPs. Block Locking, Lock-down and OTP (One-Time Programmable) features are not modeled (Blocks are always reported to be unlocked). Burst-Mode reads and the Read Configuration register are not modeled. Buffered writes are written immediately, not held until confirm command is issued.'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel Nor Flash Datasheet. As used on Xilinx ML505 board. http://www.xilinx.com/products/boards/ml505/datasheets/30666604.pdf'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='flash' size='0x0'/> <formalattribute name='image' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Binary image file name for flash memory initial value'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[26] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/8253/1.0/pse.igen.xml"
files[26] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='8253' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Intel 8253 Programmable Interval Timer (PIT)'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform. Not all modes are supported.'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel 8253 Datasheet. MIPS Malta Platform Reference Guide.'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x4'> <addressblock name='reg' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTR0' readfunction='readCTR0' width='8' writefunction='writeCTR0'/> <memorymappedregister access='rw' isvolatile='T' name='CTR1' offset='0x1' readfunction='readCTR1' width='8' writefunction='writeCTR1'/> <memorymappedregister access='rw' isvolatile='T' name='CTR2' offset='0x2' readfunction='readCTR2' width='8' writefunction='writeCTR2'/> <memorymappedregister access='rw' isvolatile='T' name='CNTL' offset='0x3' readfunction='readCNTL' width='8' writefunction='writeCNTL'> <field name='BCD' width='1'/> <field bitoffset='1' name='M' width='3'/> <field bitoffset='4' name='RW' width='2'/> <field bitoffset='6' name='SC' width='2'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='clk0' type='input' updatefunctionargument='0'/> <netport name='gate0' type='input' updatefunctionargument='0'/> <netport name='out0' type='output' updatefunctionargument='0'/> <netport name='clk1' type='input' updatefunctionargument='0'/> <netport name='gate1' type='input' updatefunctionargument='0'/> <netport name='out1' type='output' updatefunctionargument='0'/> <netport name='clk2' type='input' updatefunctionargument='0'/> <netport name='gate2' type='input' updatefunctionargument='0'/> <netport name='out2' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[27] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/PciIDE/1.0/pse.igen.xml"
files[27] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='PciIDE' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='PCI:IDE interface. This forms part of the 82371 PIIX4 chip. It implements 4 IDE interfaces and 2 DMA controllers.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel 82371EB South Bridge Chipset Datasheet'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort' remappable='T' size='0x8'> <docsection name='doc' text='Description'> <doctext name='txt' text='PCI main bus connection for register access.'/> </docsection> </busslaveport> <busslaveport addresswidth='32' name='PCIconfig' remappable='T' size='0x800'> <docsection name='doc' text='Description'> <doctext name='txt' text='PCI configuration bus connection.'/> </docsection> </busslaveport> <busmasterport addresswidth='32' name='dmaPort'> <docsection name='doc' text='Description'> <doctext name='txt' text='PCI DMA bus connection.'/> </docsection> </busmasterport> <netport name='intOut0' type='output' updatefunctionargument='0'/> <netport name='intOut1' type='output' updatefunctionargument='0'/> <formalattribute name='PCIslot' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI slot the device occupies.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI function:code the device implements.'/> </docsection> </formalattribute> <formalattribute name='Drive0Name' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual disk file for IDE channel 0'/> </docsection> </formalattribute> <formalattribute name='Drive0Delta' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delta file for IDE channel 0. This feature is incomplete.'/> </docsection> </formalattribute> <formalattribute name='Drive1Name' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual disk file for IDE channel 1'/> </docsection> </formalattribute> <formalattribute name='Drive1Delta' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delta file for IDE channel 1. This feature is incomplete.'/> </docsection> </formalattribute> <formalattribute name='Drive2Name' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual disk file for IDE channel 2'/> </docsection> </formalattribute> <formalattribute name='Drive2Delta' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delta file for IDE channel 2. This feature is incomplete.'/> </docsection> </formalattribute> <formalattribute name='Drive3Name' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual disk file for IDE channel 3'/> </docsection> </formalattribute> <formalattribute name='Drive3Delta' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delta file for IDE channel 3. This feature is incomplete.'/> </docsection> </formalattribute> <formalattribute name='endian' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the system endian, &quot;big&quot; or &quot;little&quot;; used for writing boot code. Without this attribute the default is &quot;little&quot; endian.'/> </docsection> </formalattribute> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[28] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.ovpworld.org/peripheral/PciPM/1.0/pse.igen.xml"
files[28] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='PciPM' releasestatus='4' saveRestore='F' vendor='intel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='PCI Power Manager.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Intel 82371EB South Bridge Chipset Datasheet'/> </docsection> <busslaveport addresswidth='32' name='PCIconfig' remappable='T' size='0x800'/> <busslaveport addresswidth='32' name='busPort' remappable='T' size='0x8'/> <formalattribute name='PCIslot' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI slot the device occupies.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI function:code the device implements.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[29] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/cirrus.ovpworld.org/peripheral/GD5446/1.0/pse.igen.xml"
files[29] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral extensionfile='model' imagefile='pse.pse' library='peripheral' name='GD5446' releasestatus='0' saveRestore='F' vendor='cirrus.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Cirrus CL GD5446 VGA controller.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform. The VGA peripheral utilises memory mapping. This requires the use of ICM memory for the frame buffers, which currently may stop its use in SystemC TLM2 platforms.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='config' size='0x30'> <addressblock name='ab' size='0x30' width='8'> <memorymappedregister access='rw' isvolatile='T' name='cr_index' offset='0x4' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='cr' offset='0x5' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='gr_index' offset='0x1e' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='ar_index' offset='0x10' width='8'/> <memorymappedregister access='r' isvolatile='T' name='ar' offset='0x11' width='8'/> <memorymappedregister access='w' isvolatile='T' name='msrWrite' offset='0x12' width='8'/> <memorymappedregister access='r' isvolatile='T' name='st00' offset='0x12' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='gr' offset='0x1f' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='sr_index' offset='0x14' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='sr' offset='0x15' width='8'/> <memorymappedregister access='w' isvolatile='T' name='fcrWrite' offset='0xa' width='8'/> <memorymappedregister access='r' isvolatile='T' name='st01' offset='0xa' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='dac_read_index' offset='0x17' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='dac_write_index' offset='0x18' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='dac_cache' offset='0x19' width='8'/> <memorymappedregister access='r' isvolatile='T' name='fcrRead' offset='0x1a' width='8'/> <memorymappedregister access='r' isvolatile='T' name='msrRead' offset='0x1c' width='8'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='memory' remappable='T' size='0x400000'/> <busslaveport addresswidth='32' name='PCIconfig' remappable='T' size='0x800'/> <formalattribute name='PCIslot' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI slot the device occupies.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI function the device responds to.'/> </docsection> </formalattribute> <formalattribute name='scanDelay' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of uS between frame refreshes.'/> </docsection> </formalattribute> <formalattribute name='noGraphics' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If non:zero, disables the graphics window.'/> </docsection> </formalattribute> <formalattribute name='title' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Title for the VGA screen.'/> </docsection> </formalattribute> <formalattribute name='endian' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the system endian, &quot;big&quot; or &quot;little&quot;; used for writing boot code. Without this attribute the default is &quot;little&quot; endian.'/> </docsection> </formalattribute> <formalattribute name='pixelChecksum' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Write a checksum of each screen contents'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[30] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/semihosting/armNewlib/1.0/semihosting.igen.xml"
files[30] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='armNewlib' releasestatus='0' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of LibC (newlib version) for arm processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[31] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/semihosting/armAngel/1.0/semihosting.igen.xml"
files[31] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='armAngel' releasestatus='0' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of ARM Angel Trap Codes'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='The semihosting of ARM angel traps is at a beta release stage. It has been tested against the CodeSourcery toolchain with the following limitations. The following functions are not yet intercepted correctly 1) stat; 2) printing floats and doubles; 3) gettimeofday; Codesourcey does not appear to generate correct code for operations that require file open e.g. fwrite, fread'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[32] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmCortexMSingle/1.0/platform.igen.xml"
files[32] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalArmCortexMSingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-M series Processor (default Cortex-M3). The bare metal platform instantiates a single ARM Cortex-M series processor instance. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM elf format. It may also be passed a new variant to be used (default Cortex-M3) ./platform.OS.exe --program application.CROSS.elf [ --variant &lt;model variant&gt;]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-M.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu1'> <vlnvreference name='armm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-M3' name='variant'/> <attribute content='nopBKPT' name='compatibility'/> <attribute content='false' name='resetAtTime0'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[33] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ArmVersatileExpress-CA15/1.0/platform.igen.xml"
files[33] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='ArmVersatileExpress-CA15' purpose='2' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This platform models the ARM Versatile Express development board with a CoreTile Express A15x2 (V2P-CA15) Daughterboard. See the ARM documents DUI0447G_v2m_p1_trm.pdf and DUI0604E_v2p_ca15_tc1_trm.pdf for details of the hardware being modeled. Note this platform implements the motherboard&apos;s &apos;Cortex-A Series&apos; memory map. The default processor is an ARM Cortex-A15MPx2, which may be changed. '/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' This platform provides the peripherals required to boot and run Operating Systems such as Linux or Android. Some of the peripherals are register-only, non-functional models. See the individual peripheral model documentation for details. CoreSight software debug and trace ports are not modeled. Remap option not modeled. The CLCD does not work in Linux '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Development Boards Versatile Express BaseBoard and ARM CoreTile Express A15x2'/> </docsection> <bus addresswidth='40' name='pBus'/> <processorinstance endian='little' mips='1000.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffffff' name='DATA'/> <attribute content='Cortex-A15MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0x2c000000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <netportconnection connection='ir2' name='SPI34'/> <netportconnection connection='ir3' name='SPI35'/> <netportconnection connection='ir4' name='SPI36'/> <netportconnection connection='ir5' name='SPI37'/> <netportconnection connection='ir6' name='SPI38'/> <netportconnection connection='ir7' name='SPI39'/> <netportconnection connection='ir8' name='SPI40'/> <netportconnection connection='ir9' name='SPI41'/> <netportconnection connection='ir10' name='SPI42'/> <netportconnection connection='ir12' name='SPI44'/> <netportconnection connection='ir13' name='SPI45'/> <netportconnection connection='ir14' name='SPI46'/> <netportconnection connection='ir15' name='SPI47'/> <netportconnection connection='ir16' name='SPI48'/> </processorinstance> <bus addresswidth='32' name='nor0bus'/> <memoryinstance name='nor0'> <vlnvreference name='ram'/> <busslaveportconnection connection='nor0bus' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='nor0Bridge'> <busmasterportconnection connection='nor0bus' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x3ffffff' loaddress='0x0' name='sp'/> </bridge> <bridge name='nor0Remap'> <busmasterportconnection connection='nor0bus' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0xbffffff' loaddress='0x8000000' name='sp'/> </bridge> <memoryinstance name='nor1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0xfffffff' loaddress='0xc000000' name='sp1'/> </memoryinstance> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x17ffffff' loaddress='0x14000000' name='sp1'/> </memoryinstance> <memoryinstance name='vram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x19ffffff' loaddress='0x18000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> <netportconnection connection='ir15' name='irq'/> </peripheralinstance> <peripheralinstance name='usb0'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1b00ffff' loaddress='0x1b000000' name='bport1'/> <netportconnection connection='ir16' name='hc_irq'/> </peripheralinstance> <peripheralinstance name='sysRegs'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c010fff' loaddress='0x1c010000' name='bport1'/> <netportconnection connection='wprot' name='wprot'/> <netportconnection connection='cardin' name='cardin'/> <attribute content='0x14000237' name='SYS_PROCID0'/> </peripheralinstance> <peripheralinstance name='sysCtrl'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c020fff' loaddress='0x1c020000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c040fff' loaddress='0x1c040000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mmc1'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c050fff' loaddress='0x1c050000' name='bport1'/> <netportconnection connection='ir9' name='irq0'/> <netportconnection connection='ir10' name='irq1'/> <netportconnection connection='wprot' name='wprot'/> <netportconnection connection='cardin' name='cardin'/> </peripheralinstance> <peripheralinstance name='kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c060fff' loaddress='0x1c060000' name='bport1'/> <netportconnection connection='ir12' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c070fff' loaddress='0x1c070000' name='bport1'/> <netportconnection connection='ir13' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='uart0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c090fff' loaddress='0x1c090000' name='bport1'/> <netportconnection connection='ir5' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart0.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0a0fff' loaddress='0x1c0a0000' name='bport1'/> <netportconnection connection='ir6' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart1.log' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0b0fff' loaddress='0x1c0b0000' name='bport1'/> <netportconnection connection='ir7' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='uart3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0c0fff' loaddress='0x1c0c0000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='wdt1'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0f0fff' loaddress='0x1c0f0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer01'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c110fff' loaddress='0x1c110000' name='bport1'/> <netportconnection connection='ir2' name='irq'/> </peripheralinstance> <peripheralinstance name='timer23'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c120fff' loaddress='0x1c120000' name='bport1'/> <netportconnection connection='ir3' name='irq'/> </peripheralinstance> <peripheralinstance name='dvi1'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c160fff' loaddress='0x1c160000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc1'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c170fff' loaddress='0x1c170000' name='bport1'/> <netportconnection connection='ir4' name='irq'/> </peripheralinstance> <peripheralinstance name='cf1'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart4'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c1b0fff' loaddress='0x1c1b0000' name='bport1'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='clcd'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c1f0fff' loaddress='0x1c1f0000' name='bport1'/> <busslaveportconnection connection='pBus' name='memory'/> <netportconnection connection='ir14' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <peripheralinstance name='wdt2'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x2b060fff' loaddress='0x2b060000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x2b0a0fff' loaddress='0x2b0a0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x7ffb0fff' loaddress='0x7ffb0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x7ffd0fff' loaddress='0x7ffd0000' name='bport1'/> </peripheralinstance> <bus addresswidth='32' name='ddr2bus'/> <memoryinstance name='ddr2ram'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus' hiaddress='0x7fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2Bridge'> <busmasterportconnection connection='ddr2bus' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x80000000' name='sp'/> </bridge> <bridge name='ddr2Remap1'> <busmasterportconnection connection='ddr2bus' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x87fffffff' loaddress='0x800000000' name='sp'/> </bridge> <bridge name='ddr2Remap2'> <busmasterportconnection connection='ddr2bus' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x8ffffffff' loaddress='0x880000000' name='sp'/> </bridge> <bridge name='ddr2Remap3'> <busmasterportconnection connection='ddr2bus' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x807fffffff' loaddress='0x8000000000' name='sp'/> </bridge> <bridge name='ddr2Remap4'> <busmasterportconnection connection='ddr2bus' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x80ffffffff' loaddress='0x8080000000' name='sp'/> </bridge> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' name='command'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='0x80000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' group='userPlatformConfig' mustbespecified='F' name='zimage' type='stringvar'/> <formalarg description='Physical address to load zImage file (default:physicalbase + 0x00010000)' group='userPlatformConfig' mustbespecified='F' name='zimageaddr' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' group='userPlatformConfig' mustbespecified='F' name='initrd' type='stringvar'/> <formalarg description='Physical address to load initrd file (default:physicalbase + 0x00d00000)' group='userPlatformConfig' mustbespecified='F' name='initrdaddr' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='linuxsym' type='stringvar'/> <formalarg description='Linux command line (default: &apos;mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' group='userPlatformConfig' mustbespecified='F' name='linuxcmd' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0x8e0)' group='userPlatformConfig' mustbespecified='F' name='boardid' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' group='userPlatformConfig' mustbespecified='F' name='linuxmem' type='uns64var'/> <formalarg description='Boot code object file (If specified, smartLoader will jump to this rather than zImage)' group='userPlatformConfig' mustbespecified='F' name='boot' type='stringvar'/> <formalarg description='Image file to load on cpu0' group='userPlatformConfig' mustbespecified='F' name='image0' type='stringvar'/> <formalarg description='load address for image on cpu0 (IMAGE0 must be specified)' group='userPlatformConfig' mustbespecified='F' name='image0addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='image0sym' type='stringvar'/> <formalarg description='Image file to load on cpu1 to n' group='userPlatformConfig' mustbespecified='F' name='image1' type='stringvar'/> <formalarg description='Load address for image on cpu1 to n (IMAGE1 must be specified)' group='userPlatformConfig' mustbespecified='F' name='image1addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 to n (IMAGE1 must be specified, CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='image1sym' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' group='userPlatformConfig' mustbespecified='F' name='uart0port' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' group='userPlatformConfig' mustbespecified='F' name='uart1port' type='stringvar'/> <formalarg description='Inhibit opening of the lcd graphics window' group='userPlatformConfig' mustbespecified='F' name='nographics' type='boolvar'/> <formalarg description='Enable android specific configuration options' group='userPlatformConfig' mustbespecified='F' name='android' type='boolvar'/> <formalarg description='File containing SD Card image to load on MultiMedia Card Interace mmc1' group='userPlatformConfig' mustbespecified='F' name='sdimage' type='stringvar'/> <nets name='nets'> <net name='ir2'/> <net name='ir3'/> <net name='ir4'/> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir9'/> <net name='ir10'/> <net name='ir12'/> <net name='ir13'/> <net name='ir14'/> <net name='ir15'/> <net name='ir16'/> <net name='wprot'/> <net name='cardin'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[34] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmAArch64Single_TLM2.0/1.0/platform.igen.xml"
files[34] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArmAArch64Single_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-A AArch64 series Processor (default Cortex-A57MPx1). The bare metal platform instantiates a single ARM Cortex-A AArch64 series processor instance. The processor operates using little endian data ordering. It creates memory regions 0x80000000 to 0x8000FFFF, 0x80027000 to 0x8002bfff and 0xefff0000 to 0xeFFFFFFF. The ICM platform can be passed any application compiled to an ARM AArch64 elf format. It may also be passed a new variant to be used (default Cortex-A57MPx1) ./platform.OS.exe application.CROSS.elf [model variant]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 64-bit CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu0'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armAngel_0'> <vlnvreference name='armAngel' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-A57MPx1' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='local1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8000ffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <memoryinstance name='local2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8002bfff' loaddress='0x80027000' name='sp1'/> </memoryinstance> <memoryinstance name='local3'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xefffffff' loaddress='0xefff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[35] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmCortexADual/1.0/platform.igen.xml"
files[35] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='T' library='platform' name='BareMetalArmCortexADual' purpose='0' releasestatus='4' stoponctrlc='T' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-A series Processor (default Cortex-A9UP). The bare metal platform instantiates two ARM Cortex-A series processor instances. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM elf format. The same application executes on each processor. There is no sharing of data. It may also be passed a new variant to be used (default Cortex-A9UP) ./platform.OS.exe application.CROSS.elf [model variant]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-A.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' id='0' mips='100.000000' name='cpu0'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-A9UP' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus0'/> <memoryinstance name='memory0'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus0' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <processorinstance endian='little' id='1' mips='100.000000' name='cpu1'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_1'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-A9UP' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[36] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmCortexASingle/1.0/platform.igen.xml"
files[36] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalArmCortexASingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-A series Processor (default Cortex-A9UP). The bare metal platform instantiates a single ARM Cortex-A series processor instance. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM elf format. It may also be passed a new variant to be used (default Cortex-A9UP) ./platform.OS.exe application.CROSS.elf [model variant]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-A.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu0'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-A9UP' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[37] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArm7Single/1.0/platform.igen.xml"
files[37] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalArm7Single' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM7 Processor. The bare metal platform instantiates a single ARM7 processor instance. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None, BareMetal platform definition'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu1'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='ARM7TDMI' name='variant'/> <attribute content='gdb' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[38] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ArmVersatileExpress-CA9/1.0/platform.igen.xml"
files[38] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='ArmVersatileExpress-CA9' purpose='2' releasestatus='4' stoponctrlc='T' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This platform models the ARM Versatile Express development board with a CoreTile Express A9x4 (V2P-CA9) Daughterboard. See the ARM documents DUI0447G_v2m_p1_trm.pdf and DUI0448G_v2p_ca9_trm.pdf for details of the hardware being modeled. Note this platform implements the motherboard&apos;s &apos;Legacy&apos; memory map. The default processor is an ARM Cortex-A9MPx4, which may be changed.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' This platform provides the peripherals required to boot and run Operating Systems such as Linux or Android. Some of the peripherals are register-only, non-functional models. See the individual peripheral model documentation for details. The TrustZone Protection Controller (TZPC) is modeled, the TrustZone Address Space Controller (TZASPC) is not modeled. CoreSight software debug and trace ports are not modeled. '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Development Boards Versatile Express BaseBoard and ARM CoreTile Express A9x4'/> </docsection> <bus addresswidth='41' name='tzBus'/> <bus addresswidth='32' name='pBus'/> <bridge name='secure'> <busslaveportconnection connection='tzBus' hiaddress='0xffffffff' loaddress='0x0' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x0' name='mp'/> </bridge> <processorinstance endian='little' mips='448.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='tzBus' hiaddress='0x1ffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='tzBus' hiaddress='0x1ffffffffff' name='DATA'/> <attribute content='Cortex-A9MPx4' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <attribute content='0x1e000000' name='override_CBAR'/> <netportconnection connection='ir2' name='SPI34'/> <netportconnection connection='ir3' name='SPI35'/> <netportconnection connection='ir4' name='SPI36'/> <netportconnection connection='ir5' name='SPI37'/> <netportconnection connection='ir6' name='SPI38'/> <netportconnection connection='ir7' name='SPI39'/> <netportconnection connection='ir8' name='SPI40'/> <netportconnection connection='ir9' name='SPI41'/> <netportconnection connection='ir10' name='SPI42'/> <netportconnection connection='ir12' name='SPI44'/> <netportconnection connection='ir13' name='SPI45'/> <netportconnection connection='ir14' name='SPI46'/> <netportconnection connection='ir15' name='SPI47'/> <netportconnection connection='ir16' name='SPI48'/> <netportconnection connection='ir44' name='SPI76'/> <netportconnection connection='ir48' name='SPI80'/> </processorinstance> <peripheralinstance name='sysRegs'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10000fff' loaddress='0x10000000' name='bport1'/> <netportconnection connection='cardin' name='cardin'/> <netportconnection connection='wprot' name='wprot'/> <attribute content='0x0c000191' name='SYS_PROCID0'/> </peripheralinstance> <bridge name='sysRegsNS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010000fff' loaddress='0x10010000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10000fff' loaddress='0x10000000' name='mp'/> </bridge> <peripheralinstance name='sysCtrl'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10001fff' loaddress='0x10001000' name='bport1'/> </peripheralinstance> <bridge name='sysCtrlNS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010001fff' loaddress='0x10010001000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10001fff' loaddress='0x10001000' name='mp'/> </bridge> <peripheralinstance name='sbpci0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10002fff' loaddress='0x10002000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10004fff' loaddress='0x10004000' name='bport1'/> </peripheralinstance> <bridge name='aac1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010004fff' loaddress='0x10010004000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10004fff' loaddress='0x10004000' name='mp'/> </bridge> <peripheralinstance name='mmc1'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10005fff' loaddress='0x10005000' name='bport1'/> <netportconnection connection='ir9' name='irq0'/> <netportconnection connection='ir10' name='irq1'/> <netportconnection connection='cardin' name='cardin'/> <netportconnection connection='wprot' name='wprot'/> </peripheralinstance> <bridge name='mmc1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010005fff' loaddress='0x10010005000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10005fff' loaddress='0x10005000' name='mp'/> </bridge> <peripheralinstance name='kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10006fff' loaddress='0x10006000' name='bport1'/> <netportconnection connection='ir12' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <bridge name='kb1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010006fff' loaddress='0x10010006000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10006fff' loaddress='0x10006000' name='mp'/> </bridge> <peripheralinstance name='ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10007fff' loaddress='0x10007000' name='bport1'/> <netportconnection connection='ir13' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <bridge name='ms1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010007fff' loaddress='0x10010007000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10007fff' loaddress='0x10007000' name='mp'/> </bridge> <peripheralinstance name='uart0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute content='uart0.log' name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x10009fff' loaddress='0x10009000' name='bport1'/> <netportconnection connection='ir5' name='irq'/> </peripheralinstance> <bridge name='uart0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010009fff' loaddress='0x10010009000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10009fff' loaddress='0x10009000' name='mp'/> </bridge> <peripheralinstance name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute content='uart1.log' name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x1000afff' loaddress='0x1000a000' name='bport1'/> <netportconnection connection='ir6' name='irq'/> </peripheralinstance> <bridge name='uart1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000afff' loaddress='0x1001000a000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000afff' loaddress='0x1000a000' name='mp'/> </bridge> <peripheralinstance name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x1000bfff' loaddress='0x1000b000' name='bport1'/> <netportconnection connection='ir7' name='irq'/> </peripheralinstance> <bridge name='uart2NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000bfff' loaddress='0x1001000b000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000bfff' loaddress='0x1000b000' name='mp'/> </bridge> <peripheralinstance name='uart3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x1000cfff' loaddress='0x1000c000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> </peripheralinstance> <bridge name='uart3NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000cfff' loaddress='0x1001000c000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000cfff' loaddress='0x1000c000' name='mp'/> </bridge> <peripheralinstance name='wdt1'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1000ffff' loaddress='0x1000f000' name='bport1'/> </peripheralinstance> <bridge name='wdt1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000ffff' loaddress='0x1001000f000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000ffff' loaddress='0x1000f000' name='mp'/> </bridge> <peripheralinstance name='timer01'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10011fff' loaddress='0x10011000' name='bport1'/> <netportconnection connection='ir2' name='irq'/> </peripheralinstance> <bridge name='timer01NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010011fff' loaddress='0x10010011000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10011fff' loaddress='0x10011000' name='mp'/> </bridge> <peripheralinstance name='timer23'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10012fff' loaddress='0x10012000' name='bport1'/> <netportconnection connection='ir3' name='irq'/> </peripheralinstance> <bridge name='timer02NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010012fff' loaddress='0x10010012000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10012fff' loaddress='0x10012000' name='mp'/> </bridge> <peripheralinstance name='dvi1'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10016fff' loaddress='0x10016000' name='bport1'/> </peripheralinstance> <bridge name='dvi1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010016fff' loaddress='0x10010016000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10016fff' loaddress='0x10016000' name='mp'/> </bridge> <peripheralinstance name='rtc1'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10017fff' loaddress='0x10017000' name='bport1'/> <netportconnection connection='ir4' name='irq'/> </peripheralinstance> <bridge name='rtc1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010017fff' loaddress='0x10010017000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10017fff' loaddress='0x10017000' name='mp'/> </bridge> <peripheralinstance name='cf1'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <bridge name='cf1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001001afff' loaddress='0x1001001a000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1001afff' loaddress='0x1001a000' name='mp'/> </bridge> <peripheralinstance name='clcd'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1001ffff' loaddress='0x1001f000' name='bport1'/> <busslaveportconnection connection='pBus' name='memory'/> <netportconnection connection='ir14' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <bridge name='lcd2NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001001ffff' loaddress='0x1001001f000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1001ffff' loaddress='0x1001f000' name='mp'/> </bridge> <peripheralinstance name='lcd1'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10020fff' loaddress='0x10020000' name='bport1'/> <busslaveportconnection connection='pBus' name='memory'/> <attribute content='xga' name='resolution'/> <netportconnection connection='ir44' name='irq'/> </peripheralinstance> <peripheralinstance name='lcd1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot1_4' name='enable'/> <attribute content='0x10020000' name='mpLoAddress'/> <attribute content='1099780194304' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='dmc1'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e0fff' loaddress='0x100e0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_0' name='enable'/> <attribute content='0x100e0000' name='mpLoAddress'/> <attribute content='1099780980736' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='smc1'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e1fff' loaddress='0x100e1000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_1' name='enable'/> <attribute content='0x100e1000' name='mpLoAddress'/> <attribute content='1099780984832' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='scc1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e2fff' loaddress='0x100e2000' name='bport1'/> </peripheralinstance> <peripheralinstance name='scc1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_2' name='enable'/> <attribute content='0x100e2000' name='mpLoAddress'/> <attribute content='1099780988928' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='timer45'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e4fff' loaddress='0x100e4000' name='bport1'/> <netportconnection connection='ir48' name='irq'/> </peripheralinstance> <peripheralinstance name='timer45NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_4' name='enable'/> <attribute content='0x100e4000' name='mpLoAddress'/> <attribute content='1099780997120' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='wdt2'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e5fff' loaddress='0x100e5000' name='bport1'/> </peripheralinstance> <peripheralinstance name='wdt2NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_5' name='enable'/> <attribute content='0x100e5000' name='mpLoAddress'/> <attribute content='1099781001216' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='tzpc'> <vlnvreference name='TzpcBP147' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e6fff' loaddress='0x100e6000' name='bport1'/> <netportconnection connection='tzpcdecprot0_0' name='TZPCDECPROT0_0'/> <netportconnection connection='tzpcdecprot0_1' name='TZPCDECPROT0_1'/> <netportconnection connection='tzpcdecprot0_2' name='TZPCDECPROT0_2'/> <netportconnection connection='tzpcdecprot0_4' name='TZPCDECPROT0_4'/> <netportconnection connection='tzpcdecprot0_5' name='TZPCDECPROT0_5'/> <netportconnection connection='tzpcdecprot0_9' name='TZPCDECPROT0_9'/> <netportconnection connection='tzpcdecprot0_10' name='TZPCDECPROT0_10'/> <netportconnection connection='tzpcdecprot1_4' name='TZPCDECPROT1_4'/> </peripheralinstance> <peripheralinstance name='gpio0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e8fff' loaddress='0x100e8000' name='bport1'/> </peripheralinstance> <peripheralinstance name='faxi1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e9fff' loaddress='0x100e9000' name='bport1'/> </peripheralinstance> <peripheralinstance name='faxi1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_9' name='enable'/> <attribute content='0x100e9000' name='mpLoAddress'/> <attribute content='1099781017600' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='saxi1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100eafff' loaddress='0x100ea000' name='bport1'/> </peripheralinstance> <peripheralinstance name='saxi1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_10' name='enable'/> <attribute content='0x100ea000' name='mpLoAddress'/> <attribute content='1099781021696' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='l2regs'> <vlnvreference name='L2CachePL310' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1e00afff' loaddress='0x1e00a000' name='bport1'/> </peripheralinstance> <bridge name='l2regsNS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001e00afff' loaddress='0x1001e00a000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1e00afff' loaddress='0x1e00a000' name='mp'/> </bridge> <peripheralinstance name='nor0'> <vlnvreference name='NorFlash48F4400' vendor='intel.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x43ffffff' loaddress='0x40000000' name='flash'/> </peripheralinstance> <bridge name='nor0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10043ffffff' loaddress='0x10040000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x43ffffff' loaddress='0x40000000' name='mp'/> </bridge> <peripheralinstance name='nor1'> <vlnvreference name='NorFlash48F4400' vendor='intel.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x47ffffff' loaddress='0x44000000' name='flash'/> </peripheralinstance> <bridge name='nor1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10047ffffff' loaddress='0x10044000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x47ffffff' loaddress='0x44000000' name='mp'/> </bridge> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x4bffffff' loaddress='0x48000000' name='sp1'/> </memoryinstance> <bridge name='sram1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004bffffff' loaddress='0x10048000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4bffffff' loaddress='0x48000000' name='mp'/> </bridge> <memoryinstance name='vram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x4c7fffff' loaddress='0x4c000000' name='sp1'/> </memoryinstance> <bridge name='vram1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004c7fffff' loaddress='0x1004c000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4c7fffff' loaddress='0x4c000000' name='mp'/> </bridge> <peripheralinstance name='eth0'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4e000fff' loaddress='0x4e000000' name='bport1'/> <netportconnection connection='ir15' name='irq'/> </peripheralinstance> <bridge name='eth0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004e000fff' loaddress='0x1004e000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4e000fff' loaddress='0x4e000000' name='mp'/> </bridge> <peripheralinstance name='usb0'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4f00ffff' loaddress='0x4f000000' name='bport1'/> <netportconnection connection='ir16' name='hc_irq'/> </peripheralinstance> <bridge name='usb0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004f00ffff' loaddress='0x1004f000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4f00ffff' loaddress='0x4f000000' name='mp'/> </bridge> <bus addresswidth='32' name='ddr2bus'/> <memoryinstance name='ddr2ram'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus' hiaddress='0x3fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2RamBridge'> <busmasterportconnection connection='ddr2bus' hiaddress='0x3fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x9fffffff' loaddress='0x60000000' name='sp'/> </bridge> <bridge name='ddr2ramNS'> <busslaveportconnection connection='tzBus' hiaddress='0x1009fffffff' loaddress='0x10060000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x9fffffff' loaddress='0x60000000' name='mp'/> </bridge> <bridge name='ddr2RemapBridge'> <busslaveportconnection connection='pBus' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='ddr2bus' hiaddress='0x23ffffff' loaddress='0x20000000' name='mp'/> </bridge> <bridge name='ddr2RemapBridgeNS'> <busslaveportconnection connection='tzBus' hiaddress='0x10003ffffff' loaddress='0x10000000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> </bridge> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=1024M raid=noautodetect console=ttyAMA0,38400n8 vmalloc=256MB devtmpfs.mount=0' name='command'/> <attribute content='0x60000000' name='physicalbase'/> <attribute content='0x40000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' group='userPlatformConfig' mustbespecified='F' name='zimage' type='stringvar'/> <formalarg description='Physical address to load zImage file (default:physicalbase + 0x00010000)' group='userPlatformConfig' mustbespecified='F' name='zimageaddr' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' group='userPlatformConfig' mustbespecified='F' name='initrd' type='stringvar'/> <formalarg description='Physical address to load initrd file (default:physicalbase + 0x00d00000)' group='userPlatformConfig' mustbespecified='F' name='initrdaddr' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='linuxsym' type='stringvar'/> <formalarg description='Linux command line (default: &apos;mem=1024M raid=noautodetect console=ttyAMA0,38400n8 vmalloc=256MB devtmpfs.mount=0&apos;' group='userPlatformConfig' mustbespecified='F' name='linuxcmd' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0x8e0)' group='userPlatformConfig' mustbespecified='F' name='boardid' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' group='userPlatformConfig' mustbespecified='F' name='linuxmem' type='uns64var'/> <formalarg description='Boot code object file (If specified, smartLoader will jump to this rather than zImage)' group='userPlatformConfig' mustbespecified='F' name='boot' type='stringvar'/> <formalarg description='Image file to load on cpu0' group='userPlatformConfig' mustbespecified='F' name='image0' type='stringvar'/> <formalarg description='load address for image on cpu0 (IMAGE0 must be specified)' group='userPlatformConfig' mustbespecified='F' name='image0addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='image0sym' type='stringvar'/> <formalarg description='Image file to load on cpu1 to n' group='userPlatformConfig' mustbespecified='F' name='image1' type='stringvar'/> <formalarg description='Load address for image on cpu1 to n (IMAGE1 must be specified)' group='userPlatformConfig' mustbespecified='F' name='image1addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 to n (IMAGE1 must be specified, CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='image1sym' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' group='userPlatformConfig' mustbespecified='F' name='uart0port' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' group='userPlatformConfig' mustbespecified='F' name='uart1port' type='stringvar'/> <formalarg description='Inhibit opening of the lcd graphics window' group='userPlatformConfig' mustbespecified='F' name='nographics' type='boolvar'/> <nets name='nets'> <net name='ir2'/> <net name='ir3'/> <net name='ir4'/> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir9'/> <net name='ir10'/> <net name='ir12'/> <net name='ir13'/> <net name='ir14'/> <net name='ir15'/> <net name='ir16'/> <net name='ir44'/> <net name='ir48'/> <net name='cardin'/> <net name='wprot'/> <net name='tzpcdecprot1_4'/> <net name='tzpcdecprot0_0'/> <net name='tzpcdecprot0_1'/> <net name='tzpcdecprot0_2'/> <net name='tzpcdecprot0_4'/> <net name='tzpcdecprot0_5'/> <net name='tzpcdecprot0_9'/> <net name='tzpcdecprot0_10'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[39] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArm7Single_TLM2.0/1.0/platform.igen.xml"
files[39] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArm7Single_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM7 Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single ARM7 processor instance, using little endian data ordering. It creates two memories: program memory from 0x00000000 to 0x000FFFFF stack memory from 0xffff0000 to 0xffffffff The TLM2.0 platform can be passed any application compiled to an ARM elf format (and using a load map that matches the implemented memory) and an optional second argument to specify the execution stop time: platform.OS.exe application.CROSS.elf [stop time milliseconds] Where OS is Linux or Windows.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu1'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='ARM7TDMI' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[40] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ARMv8-A-FMv1/1.0/platform.igen.xml"
files[40] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='ARMv8-A-FMv1' purpose='2' releasestatus='4' stoponctrlc='T' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This platform implements the ARM v8-A Foundation Model v1 memory map described in ARM DUI 0677C. The default processor is an ARM Cortex-A57MPx4. The processor mips rate is modeled as 500MIPS by default. The timerScaleFactor and processor MIPS rate default to values to model a 100MHz timer and CNTFREQ is automatically set accordingly. This matches the clock frequency in the default Linux device tree. These should be adjusted if that is changed. '/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' This platform provides the peripherals required to boot and run Operating Systems such as Linux. Some of the peripherals are register-only, non-functional models. See the individual peripheral model documentation for details. '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM DUI 0677C'/> </docsection> <bus addresswidth='40' name='pBus'/> <processorinstance endian='little' mips='500.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffffff' name='DATA'/> <attribute content='Cortex-A57MPx4' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0x2c000000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <attribute content='5' name='override_timerScaleFactor'/> <netportconnection connection='ir5' name='SPI37'/> <netportconnection connection='ir6' name='SPI38'/> <netportconnection connection='ir7' name='SPI39'/> <netportconnection connection='ir8' name='SPI40'/> <netportconnection connection='ir15' name='SPI47'/> <netportconnection connection='ir42' name='SPI74'/> </processorinstance> <memoryinstance name='RAM0'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='RAM1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x403ffff' loaddress='0x4000000' name='sp1'/> </memoryinstance> <memoryinstance name='RAM2'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x7ffffff' loaddress='0x6000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0'> <vlnvreference name='LAN91C111' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> <netportconnection connection='ir15' name='irq'/> </peripheralinstance> <peripheralinstance name='sysRegs'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c010fff' loaddress='0x1c010000' name='bport1'/> <attribute content='0x14000237' name='SYS_PROCID0'/> </peripheralinstance> <peripheralinstance name='uart0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c090fff' loaddress='0x1c090000' name='bport1'/> <netportconnection connection='ir5' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart0.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0a0fff' loaddress='0x1c0a0000' name='bport1'/> <netportconnection connection='ir6' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart1.log' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0b0fff' loaddress='0x1c0b0000' name='bport1'/> <netportconnection connection='ir7' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='uart3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1c0c0fff' loaddress='0x1c0c0000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='vbd0'> <vlnvreference name='VirtioBlkMMIO' vendor='ovpworld.org'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffffff' loaddress='0x0' name='dma'/> <busslaveportconnection connection='pBus' hiaddress='0x1c1301ff' loaddress='0x1c130000' name='bport1'/> <netportconnection connection='ir42' name='Interrupt'/> </peripheralinstance> <memoryinstance name='DRAM0'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <memoryinstance name='DRAM1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x9ffffffff' loaddress='0x880000000' name='sp1'/> </memoryinstance> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArm64Linux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='dtb'/> <attribute name='initrd'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='console=ttyAMA0 earlyprintk=pl011,0x1c090000 nokaslr' name='command'/> <attribute name='disable'/> </peripheralinstance> <nets name='nets'> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir15'/> <net name='ir42'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[41] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmCortexASingle_TLM2.0/1.0/platform.igen.xml"
files[41] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArmCortexASingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-A series Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single ARM Cortex-A series processor instance (default Cortex-A9UP), using little endian data ordering. It creates two memories; program memory from 0x00000000 to 0x000FFFFF. stack memory from 0xffff0000 to 0xffffffff. The TLM2.0 platform can be passed any application compiled to an ARM elf format, an optional second argument to specify the model variant and an optional third argument to specify the execution stop time. platform.OS.exe application.CROSS.elf [model variant] [stop time milliseconds] Where OS is Linux or Windows.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-A.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu1'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-A9UP' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[42] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmCortexASingleAngelTrap/1.0/platform.igen.xml"
files[42] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalArmCortexASingleAngelTrap' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-A series Processor (default Cortex-A9UP) that uses the ARM Angel Trap for semihosting. The bare metal platform instantiates a single ARM Cortex-A9UP processor instance. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM elf (axf) format, that uses ARM Angel traps for semihosting,. It may also be passed a new variant to be used (default Cortex-A9UP) ./platform.OS.exe application.CROSS.elf [model variant]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-A.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu1'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armAngel_0'> <vlnvreference name='armAngel'/> </extlibrary> <attribute content='Cortex-A9UP' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[43] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/BareMetalArmCortexMSingle_TLM2.0/1.0/platform.igen.xml"
files[43] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArmCortexMSingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARM Cortex-M series Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single ARM Cortex-M series processor instance (default Cortex-M3), using little endian data ordering. It creates two memories; program memory from 0x00000000 to 0x000FFFFF. stack memory from 0xffff0000 to 0xffffffff. The TLM2.0 platform can be passed any application compiled to an ARM elf format, an optional second argument to specify the model variant and an optional third argument to specify the execution stop time. platform.OS.exe application.CROSS.elf [model variant] [stop time milliseconds] Where OS is Linux or Windows.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-A.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='little' mips='100.000000' name='cpu1'> <vlnvreference name='armm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-M3' name='variant'/> <attribute content='nopBKPT' name='compatibility'/> <attribute content='false' name='resetAtTime0'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[44] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ArmVersatileExpress_CA9_TLM2/1.0/platform.igen.xml"
files[44] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='ArmVersatileExpress_CA9_TLM2' purpose='2' releasestatus='4' stoponctrlc='T' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This platform models the ARM Versatile Express development board with a CoreTile Express A9x4 (V2P-CA9) Daughterboard. See the ARM documents DUI0447G_v2m_p1_trm.pdf and DUI0448G_v2p_ca9_trm.pdf for details of the hardware being modeled. Note this platform implements the motherboard&apos;s &apos;Legacy&apos; memory map. The default processor is an ARM Cortex-A9MPx1, which may be changed.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' This platform provides the peripherals required to boot and run Operating Systems such as Linux or Android. Some of the peripherals are register-only, non-functional models. See the individual peripheral model documentation for details. The TrustZone Protection Controller (TZPC) is modeled, the TrustZone Address Space Controller (TZASPC) is not modeled. CoreSight software debug and trace ports are not modeled. '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Development Boards Versatile Express BaseBoard and ARM CoreTile Express A9x4'/> </docsection> <bus addresswidth='41' name='tzBus'/> <bus addresswidth='32' name='pBus'/> <bridge name='secure'> <busslaveportconnection connection='tzBus' hiaddress='0xffffffff' loaddress='0x0' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x0' name='mp'/> </bridge> <processorinstance endian='little' mips='448.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='tzBus' hiaddress='0x1ffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='tzBus' hiaddress='0x1ffffffffff' name='DATA'/> <attribute content='Cortex-A9MPx1' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <attribute content='0x1e000000' name='override_CBAR'/> <netportconnection connection='ir2' name='SPI34'/> <netportconnection connection='ir3' name='SPI35'/> <netportconnection connection='ir4' name='SPI36'/> <netportconnection connection='ir5' name='SPI37'/> <netportconnection connection='ir6' name='SPI38'/> <netportconnection connection='ir7' name='SPI39'/> <netportconnection connection='ir8' name='SPI40'/> <netportconnection connection='ir9' name='SPI41'/> <netportconnection connection='ir10' name='SPI42'/> <netportconnection connection='ir12' name='SPI44'/> <netportconnection connection='ir13' name='SPI45'/> <netportconnection connection='ir14' name='SPI46'/> <netportconnection connection='ir15' name='SPI47'/> <netportconnection connection='ir16' name='SPI48'/> <netportconnection connection='ir44' name='SPI76'/> <netportconnection connection='ir48' name='SPI80'/> </processorinstance> <peripheralinstance name='sysRegs'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10000fff' loaddress='0x10000000' name='bport1'/> <netportconnection connection='cardin' name='cardin'/> <netportconnection connection='wprot' name='wprot'/> <attribute content='0x0c000191' name='SYS_PROCID0'/> </peripheralinstance> <bridge name='sysRegsNS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010000fff' loaddress='0x10010000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10000fff' loaddress='0x10000000' name='mp'/> </bridge> <peripheralinstance name='sysCtrl'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10001fff' loaddress='0x10001000' name='bport1'/> </peripheralinstance> <bridge name='sysCtrlNS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010001fff' loaddress='0x10010001000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10001fff' loaddress='0x10001000' name='mp'/> </bridge> <peripheralinstance name='sbpci0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10002fff' loaddress='0x10002000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10004fff' loaddress='0x10004000' name='bport1'/> </peripheralinstance> <bridge name='aac1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010004fff' loaddress='0x10010004000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10004fff' loaddress='0x10004000' name='mp'/> </bridge> <peripheralinstance name='mmc1'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10005fff' loaddress='0x10005000' name='bport1'/> <netportconnection connection='ir9' name='irq0'/> <netportconnection connection='ir10' name='irq1'/> <netportconnection connection='cardin' name='cardin'/> <netportconnection connection='wprot' name='wprot'/> </peripheralinstance> <bridge name='mmc1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010005fff' loaddress='0x10010005000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10005fff' loaddress='0x10005000' name='mp'/> </bridge> <peripheralinstance name='kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10006fff' loaddress='0x10006000' name='bport1'/> <netportconnection connection='ir12' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <bridge name='kb1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010006fff' loaddress='0x10010006000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10006fff' loaddress='0x10006000' name='mp'/> </bridge> <peripheralinstance name='ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10007fff' loaddress='0x10007000' name='bport1'/> <netportconnection connection='ir13' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <bridge name='ms1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010007fff' loaddress='0x10010007000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10007fff' loaddress='0x10007000' name='mp'/> </bridge> <peripheralinstance name='uart0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute content='uart0.log' name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x10009fff' loaddress='0x10009000' name='bport1'/> <netportconnection connection='ir5' name='irq'/> </peripheralinstance> <bridge name='uart0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010009fff' loaddress='0x10010009000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10009fff' loaddress='0x10009000' name='mp'/> </bridge> <peripheralinstance name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute content='uart1.log' name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x1000afff' loaddress='0x1000a000' name='bport1'/> <netportconnection connection='ir6' name='irq'/> </peripheralinstance> <bridge name='uart1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000afff' loaddress='0x1001000a000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000afff' loaddress='0x1000a000' name='mp'/> </bridge> <peripheralinstance name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x1000bfff' loaddress='0x1000b000' name='bport1'/> <netportconnection connection='ir7' name='irq'/> </peripheralinstance> <bridge name='uart2NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000bfff' loaddress='0x1001000b000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000bfff' loaddress='0x1000b000' name='mp'/> </bridge> <peripheralinstance name='uart3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='pBus' hiaddress='0x1000cfff' loaddress='0x1000c000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> </peripheralinstance> <bridge name='uart3NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000cfff' loaddress='0x1001000c000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000cfff' loaddress='0x1000c000' name='mp'/> </bridge> <peripheralinstance name='wdt1'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1000ffff' loaddress='0x1000f000' name='bport1'/> </peripheralinstance> <bridge name='wdt1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001000ffff' loaddress='0x1001000f000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1000ffff' loaddress='0x1000f000' name='mp'/> </bridge> <peripheralinstance name='timer01'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10011fff' loaddress='0x10011000' name='bport1'/> <netportconnection connection='ir2' name='irq'/> </peripheralinstance> <bridge name='timer01NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010011fff' loaddress='0x10010011000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10011fff' loaddress='0x10011000' name='mp'/> </bridge> <peripheralinstance name='timer23'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10012fff' loaddress='0x10012000' name='bport1'/> <netportconnection connection='ir3' name='irq'/> </peripheralinstance> <bridge name='timer02NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010012fff' loaddress='0x10010012000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10012fff' loaddress='0x10012000' name='mp'/> </bridge> <peripheralinstance name='dvi1'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10016fff' loaddress='0x10016000' name='bport1'/> </peripheralinstance> <bridge name='dvi1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010016fff' loaddress='0x10010016000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10016fff' loaddress='0x10016000' name='mp'/> </bridge> <peripheralinstance name='rtc1'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10017fff' loaddress='0x10017000' name='bport1'/> <netportconnection connection='ir4' name='irq'/> </peripheralinstance> <bridge name='rtc1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10010017fff' loaddress='0x10010017000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x10017fff' loaddress='0x10017000' name='mp'/> </bridge> <peripheralinstance name='cf1'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <bridge name='cf1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001001afff' loaddress='0x1001001a000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1001afff' loaddress='0x1001a000' name='mp'/> </bridge> <peripheralinstance name='clcd'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1001ffff' loaddress='0x1001f000' name='bport1'/> <busslaveportconnection connection='pBus' name='memory'/> <netportconnection connection='ir14' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <bridge name='lcd2NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001001ffff' loaddress='0x1001001f000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1001ffff' loaddress='0x1001f000' name='mp'/> </bridge> <peripheralinstance name='lcd1'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x10020fff' loaddress='0x10020000' name='bport1'/> <busslaveportconnection connection='pBus' name='memory'/> <attribute content='xga' name='resolution'/> <netportconnection connection='ir44' name='irq'/> </peripheralinstance> <peripheralinstance name='lcd1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot1_4' name='enable'/> <attribute content='0x10020000' name='mpLoAddress'/> <attribute content='1099780194304' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='dmc1'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e0fff' loaddress='0x100e0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_0' name='enable'/> <attribute content='0x100e0000' name='mpLoAddress'/> <attribute content='1099780980736' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='smc1'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e1fff' loaddress='0x100e1000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_1' name='enable'/> <attribute content='0x100e1000' name='mpLoAddress'/> <attribute content='1099780984832' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='scc1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e2fff' loaddress='0x100e2000' name='bport1'/> </peripheralinstance> <peripheralinstance name='scc1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_2' name='enable'/> <attribute content='0x100e2000' name='mpLoAddress'/> <attribute content='1099780988928' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='timer45'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e4fff' loaddress='0x100e4000' name='bport1'/> <netportconnection connection='ir48' name='irq'/> </peripheralinstance> <peripheralinstance name='timer45NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_4' name='enable'/> <attribute content='0x100e4000' name='mpLoAddress'/> <attribute content='1099780997120' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='wdt2'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e5fff' loaddress='0x100e5000' name='bport1'/> </peripheralinstance> <peripheralinstance name='wdt2NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_5' name='enable'/> <attribute content='0x100e5000' name='mpLoAddress'/> <attribute content='1099781001216' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='tzpc'> <vlnvreference name='TzpcBP147' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e6fff' loaddress='0x100e6000' name='bport1'/> <netportconnection connection='tzpcdecprot0_0' name='TZPCDECPROT0_0'/> <netportconnection connection='tzpcdecprot0_1' name='TZPCDECPROT0_1'/> <netportconnection connection='tzpcdecprot0_2' name='TZPCDECPROT0_2'/> <netportconnection connection='tzpcdecprot0_4' name='TZPCDECPROT0_4'/> <netportconnection connection='tzpcdecprot0_5' name='TZPCDECPROT0_5'/> <netportconnection connection='tzpcdecprot0_9' name='TZPCDECPROT0_9'/> <netportconnection connection='tzpcdecprot0_10' name='TZPCDECPROT0_10'/> <netportconnection connection='tzpcdecprot1_4' name='TZPCDECPROT1_4'/> </peripheralinstance> <peripheralinstance name='gpio0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e8fff' loaddress='0x100e8000' name='bport1'/> </peripheralinstance> <peripheralinstance name='faxi1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100e9fff' loaddress='0x100e9000' name='bport1'/> </peripheralinstance> <peripheralinstance name='faxi1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_9' name='enable'/> <attribute content='0x100e9000' name='mpLoAddress'/> <attribute content='1099781017600' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='saxi1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x100eafff' loaddress='0x100ea000' name='bport1'/> </peripheralinstance> <peripheralinstance name='saxi1NS'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='tzBus' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='mp'/> <netportconnection connection='tzpcdecprot0_10' name='enable'/> <attribute content='0x100ea000' name='mpLoAddress'/> <attribute content='1099781021696' name='spLoAddress'/> <attribute content='0x1000' name='portSize'/> </peripheralinstance> <peripheralinstance name='l2regs'> <vlnvreference name='L2CachePL310' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x1e00afff' loaddress='0x1e00a000' name='bport1'/> </peripheralinstance> <bridge name='l2regsNS'> <busslaveportconnection connection='tzBus' hiaddress='0x1001e00afff' loaddress='0x1001e00a000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x1e00afff' loaddress='0x1e00a000' name='mp'/> </bridge> <peripheralinstance name='nor0'> <vlnvreference name='NorFlash48F4400' vendor='intel.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x43ffffff' loaddress='0x40000000' name='flash'/> </peripheralinstance> <bridge name='nor0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10043ffffff' loaddress='0x10040000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x43ffffff' loaddress='0x40000000' name='mp'/> </bridge> <peripheralinstance name='nor1'> <vlnvreference name='NorFlash48F4400' vendor='intel.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x47ffffff' loaddress='0x44000000' name='flash'/> </peripheralinstance> <bridge name='nor1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x10047ffffff' loaddress='0x10044000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x47ffffff' loaddress='0x44000000' name='mp'/> </bridge> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x4bffffff' loaddress='0x48000000' name='sp1'/> </memoryinstance> <bridge name='sram1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004bffffff' loaddress='0x10048000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4bffffff' loaddress='0x48000000' name='mp'/> </bridge> <memoryinstance name='vram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x4c7fffff' loaddress='0x4c000000' name='sp1'/> </memoryinstance> <bridge name='vram1NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004c7fffff' loaddress='0x1004c000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4c7fffff' loaddress='0x4c000000' name='mp'/> </bridge> <peripheralinstance name='eth0'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4e000fff' loaddress='0x4e000000' name='bport1'/> <netportconnection connection='ir15' name='irq'/> </peripheralinstance> <bridge name='eth0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004e000fff' loaddress='0x1004e000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4e000fff' loaddress='0x4e000000' name='mp'/> </bridge> <peripheralinstance name='usb0'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4f00ffff' loaddress='0x4f000000' name='bport1'/> <netportconnection connection='ir16' name='hc_irq'/> </peripheralinstance> <bridge name='usb0NS'> <busslaveportconnection connection='tzBus' hiaddress='0x1004f00ffff' loaddress='0x1004f000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x4f00ffff' loaddress='0x4f000000' name='mp'/> </bridge> <bus addresswidth='32' name='ddr2bus'/> <memoryinstance name='ddr2ram'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus' hiaddress='0x1fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2RamBridge'> <busmasterportconnection connection='ddr2bus' hiaddress='0x1fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus' hiaddress='0x9fffffff' loaddress='0x80000000' name='sp'/> </bridge> <bridge name='ddr2ramNS'> <busslaveportconnection connection='tzBus' hiaddress='0x1009fffffff' loaddress='0x10080000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x9fffffff' loaddress='0x80000000' name='mp'/> </bridge> <bridge name='ddr2RemapBridge'> <busslaveportconnection connection='pBus' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='ddr2bus' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> </bridge> <bridge name='ddr2RemapBridgeNS'> <busslaveportconnection connection='tzBus' hiaddress='0x10003ffffff' loaddress='0x10000000000' name='sp'/> <busmasterportconnection connection='pBus' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> </bridge> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=512M raid=noautodetect console=ttyAMA0,38400n8 vmalloc=256MB devtmpfs.mount=0' name='command'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='0x20000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' mustbespecified='F' name='zimage' type='stringvar'/> <formalarg description='Physical address to load zImage file (default:physicalbase + 0x00010000)' mustbespecified='F' name='zimageaddr' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' mustbespecified='F' name='initrd' type='stringvar'/> <formalarg description='Physical address to load initrd file (default:physicalbase + 0x00d00000)' mustbespecified='F' name='initrdaddr' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' mustbespecified='F' name='linuxsym' type='stringvar'/> <formalarg description='Linux command line (default: &apos;mem=512M raid=noautodetect console=ttyAMA0,38400n8 vmalloc=256MB devtmpfs.mount=0&apos;' mustbespecified='F' name='linuxcmd' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0x8e0)' mustbespecified='F' name='boardid' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' mustbespecified='F' name='linuxmem' type='uns64var'/> <formalarg description='Boot code object file (If specified, smartLoader will jump to this rather than zImage)' mustbespecified='F' name='boot' type='stringvar'/> <formalarg description='Image file to load on cpu0' mustbespecified='F' name='image0' type='stringvar'/> <formalarg description='load address for image on cpu0 (IMAGE0 must be specified)' mustbespecified='F' name='image0addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' mustbespecified='F' name='image0sym' type='stringvar'/> <formalarg description='Image file to load on cpu1 to n' mustbespecified='F' name='image1' type='stringvar'/> <formalarg description='Load address for image on cpu1 to n (IMAGE1 must be specified)' mustbespecified='F' name='image1addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 to n (IMAGE1 must be specified, CpuManger only)' mustbespecified='F' name='image1sym' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' mustbespecified='F' name='uart0port' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' mustbespecified='F' name='uart1port' type='stringvar'/> <formalarg description='Inhibit opening of the lcd graphics window' mustbespecified='F' name='nographics' type='boolvar'/> <nets name='nets'> <net name='ir2'/> <net name='ir3'/> <net name='ir4'/> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir9'/> <net name='ir10'/> <net name='ir12'/> <net name='ir13'/> <net name='ir14'/> <net name='ir15'/> <net name='ir16'/> <net name='ir44'/> <net name='ir48'/> <net name='cardin'/> <net name='wprot'/> <net name='tzpcdecprot1_4'/> <net name='tzpcdecprot0_0'/> <net name='tzpcdecprot0_1'/> <net name='tzpcdecprot0_2'/> <net name='tzpcdecprot0_4'/> <net name='tzpcdecprot0_5'/> <net name='tzpcdecprot0_9'/> <net name='tzpcdecprot0_10'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[45] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ArmVersatileExpress/1.0/platform.igen.xml"
files[45] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpMessage='Basic Usage. Linux ArmVersatileExpress executable --kernel &lt;kernel image&gt; --ramdisk &lt;initial ramdisk&gt;' clpStdArgs='T' enableintercepts='F' library='platform' name='ArmVersatileExpress' purpose='2' releasestatus='4' stoponctrlc='T' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform models the ARM Versatile Express development board with the Legacy memory map. It provides the peripherals required to boot and run Operating Systems such as Linux or Android. The main processor is an ARM Cortex-A9UP. This platform is deprecated in favor of the ArmVersatileExpress-CA9 platform which models additional behavior, including TrustZone.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No known limitations for executing Linux operating system.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Development Boards Versatile Express BaseBoard and ARM CoreTile Express'/> </docsection> <bus addresswidth='32' name='smbus'/> <processorinstance endian='little' mips='448.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <attribute content='Cortex-A9MPx1' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <attribute name='override_debugMask'/> <attribute content='0x1e000000' name='override_CBAR'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='ir2' name='SPI34'/> <netportconnection connection='ir3' name='SPI35'/> <netportconnection connection='ir4' name='SPI36'/> <netportconnection connection='ir5' name='SPI37'/> <netportconnection connection='ir6' name='SPI38'/> <netportconnection connection='ir7' name='SPI39'/> <netportconnection connection='ir8' name='SPI40'/> <netportconnection connection='ir9' name='SPI41'/> <netportconnection connection='ir10' name='SPI42'/> <netportconnection connection='ir12' name='SPI44'/> <netportconnection connection='ir13' name='SPI45'/> <netportconnection connection='ir15' name='SPI47'/> <netportconnection connection='ir16' name='SPI48'/> <netportconnection connection='ir44' name='SPI76'/> <netportconnection connection='ir48' name='SPI80'/> </processorinstance> <peripheralinstance name='sysRegs'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10000fff' loaddress='0x10000000' name='bport1'/> <netportconnection connection='cardin' name='cardin'/> <netportconnection connection='wprot' name='wprot'/> </peripheralinstance> <peripheralinstance name='sysCtrl'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10001fff' loaddress='0x10001000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10004fff' loaddress='0x10004000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mmc1'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10005fff' loaddress='0x10005000' name='bport1'/> <netportconnection connection='ir9' name='irq0'/> <netportconnection connection='ir10' name='irq1'/> <netportconnection connection='cardin' name='cardin'/> <netportconnection connection='wprot' name='wprot'/> </peripheralinstance> <peripheralinstance name='kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10006fff' loaddress='0x10006000' name='bport1'/> <netportconnection connection='ir12' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10007fff' loaddress='0x10007000' name='bport1'/> <netportconnection connection='ir13' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='uart0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute content='uart0.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='smbus' hiaddress='0x10009fff' loaddress='0x10009000' name='bport1'/> <netportconnection connection='ir5' name='irq'/> </peripheralinstance> <peripheralinstance name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute content='uart1.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='smbus' hiaddress='0x1000afff' loaddress='0x1000a000' name='bport1'/> <netportconnection connection='ir6' name='irq'/> </peripheralinstance> <peripheralinstance name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <busslaveportconnection connection='smbus' hiaddress='0x1000bfff' loaddress='0x1000b000' name='bport1'/> <netportconnection connection='ir7' name='irq'/> </peripheralinstance> <peripheralinstance name='uart3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <busslaveportconnection connection='smbus' hiaddress='0x1000cfff' loaddress='0x1000c000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> </peripheralinstance> <peripheralinstance name='wdt1'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x1000ffff' loaddress='0x1000f000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer01'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10011fff' loaddress='0x10011000' name='bport1'/> <netportconnection connection='ir2' name='irq'/> </peripheralinstance> <peripheralinstance name='timer23'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10012fff' loaddress='0x10012000' name='bport1'/> <netportconnection connection='ir3' name='irq'/> </peripheralinstance> <peripheralinstance name='dvi1'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10016fff' loaddress='0x10016000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc1'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10017fff' loaddress='0x10017000' name='bport1'/> <netportconnection connection='ir4' name='irq'/> </peripheralinstance> <peripheralinstance name='cf1'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <memoryinstance name='lcd2'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x1001ffff' loaddress='0x1001f000' name='sp1'/> </memoryinstance> <peripheralinstance name='lcd1'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x10020fff' loaddress='0x10020000' name='bport1'/> <busslaveportconnection connection='smbus' name='memory'/> <attribute content='xga' name='resolution'/> <netportconnection connection='ir44' name='irq'/> </peripheralinstance> <peripheralinstance name='dmc1'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x100e0fff' loaddress='0x100e0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x100e1fff' loaddress='0x100e1000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer45'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x100e4fff' loaddress='0x100e4000' name='bport1'/> <netportconnection connection='ir48' name='irq'/> </peripheralinstance> <peripheralinstance name='gpio0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x100e8fff' loaddress='0x100e8000' name='bport1'/> </peripheralinstance> <peripheralinstance name='l2regs'> <vlnvreference name='L2CachePL310' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x1e00afff' loaddress='0x1e00a000' name='bport1'/> </peripheralinstance> <memoryinstance name='nor0'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x43ffffff' loaddress='0x40000000' name='sp1'/> </memoryinstance> <memoryinstance name='nor1'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x47ffffff' loaddress='0x44000000' name='sp1'/> </memoryinstance> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x4bffffff' loaddress='0x48000000' name='sp1'/> </memoryinstance> <memoryinstance name='vram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x4c7fffff' loaddress='0x4c000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x4e000fff' loaddress='0x4e000000' name='bport1'/> <netportconnection connection='ir15' name='irq'/> </peripheralinstance> <peripheralinstance name='usb0'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0x4f00ffff' loaddress='0x4f000000' name='bport1'/> <netportconnection connection='ir16' name='hc_irq'/> </peripheralinstance> <bus addresswidth='32' name='ddr2bus'/> <memoryinstance name='ddr2ram'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus' hiaddress='0x3fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2RamBridge'> <busslaveportconnection connection='smbus' hiaddress='0x9fffffff' loaddress='0x60000000' name='sp'/> <busmasterportconnection connection='ddr2bus' hiaddress='0x3fffffff' loaddress='0x0' name='mp'/> </bridge> <bridge name='ddr2RemapBridge'> <busslaveportconnection connection='smbus' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='ddr2bus' hiaddress='0x23ffffff' loaddress='0x20000000' name='mp'/> </bridge> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute content='mem=1024M raid=noautodetect console=ttyAMA0,38400n8 vmalloc=256MB devtmpfs.mount=0' name='command'/> <attribute content='0x60000000' name='physicalbase'/> <attribute content='0x10000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> </peripheralinstance> <formalarg description='set the kernel to load' group='user platform config Linux' mustbespecified='F' name='kernel' type='stringvar'/> <formalarg description='Specify the ramdisk image e.g. initrd.gz or fs.img for boot' group='user platform config Linux' mustbespecified='F' name='ramdisk' type='stringvar'/> <formalarg description='Add additional Linux Kernel command line options' group='user platform config Linux' mustbespecified='F' name='command' type='stringvar'/> <formalarg description='The name of an image file to load by SD Card' group='user platform config Linux' mustbespecified='F' name='sdcard' type='stringvar'/> <formalarg description='Boot code to load and execute' group='user platform config Linux' mustbespecified='F' name='bootcode' type='stringvar'/> <formalarg description='set the port number to open on the UART' group='user platform config Linux' mustbespecified='F' name='uartport' type='uns64var'/> <formalarg description='open a console terminal on the UART' group='user platform config Linux' mustbespecified='F' name='uartconsole' type='boolvar'/> <formalarg description='Disable the LCD graphics window.' group='user platform config' mustbespecified='F' name='nographics' type='boolvar'/> <nets name='nets'> <net name='ir2'/> <net name='ir3'/> <net name='ir4'/> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir9'/> <net name='ir10'/> <net name='ir12'/> <net name='ir13'/> <net name='ir15'/> <net name='ir16'/> <net name='ir44'/> <net name='ir48'/> <net name='cardin'/> <net name='wprot'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[46] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ArmIntegratorCP_TLM2.0/1.0/platform.igen.xml"
files[46] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='ArmIntegratorCP_TLM2.0' purpose='2' releasestatus='4' stoponctrlc='F' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform models the ARM INTEGRATOR CP development board using OVP models and SystemC TLM2.0. It provides the peripherals required to boot and run a Linux Operating System. The main processor is an ARM926EJ-S. The platform comprises OVP models connected together using systemC TLM2.0 infrastructure. All models are OVP models with TLM2.0 wrappers. '/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No known limitations for executing Linux operating system.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Development Boards Integrator CP BaseBoard and Integrator Core Modules ARM9x6'/> </docsection> <bus addresswidth='32' name='bus1'/> <processorinstance endian='little' mips='200.000000' name='arm1' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <attribute content='ARM926EJ-S' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='0' name='showHiddenRegs'/> <attribute name='override_debugMask'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='irq' name='irq'/> <netportconnection connection='fiq' name='fiq'/> </processorinstance> <peripheralinstance name='cm'> <vlnvreference name='CoreModule9x6' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x10000fff' loaddress='0x10000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='pic1'> <vlnvreference name='IntICP' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x14000fff' loaddress='0x14000000' name='bport1'/> <netportconnection connection='irq' name='irq'/> <netportconnection connection='fiq' name='fiq'/> <netportconnection connection='ir1' name='ir1'/> <netportconnection connection='ir2' name='ir2'/> <netportconnection connection='ir3' name='ir3'/> <netportconnection connection='ir4' name='ir4'/> <netportconnection connection='ir5' name='ir5'/> <netportconnection connection='ir6' name='ir6'/> <netportconnection connection='ir7' name='ir7'/> <netportconnection connection='ir8' name='ir8'/> <netportconnection connection='ir23' name='ir23'/> <netportconnection connection='ir24' name='ir24'/> </peripheralinstance> <peripheralinstance name='pic2'> <vlnvreference name='IntICP' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xca000fff' loaddress='0xca000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='ethlan'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xc8000fff' loaddress='0xc8000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='pit'> <vlnvreference name='IcpCounterTimer' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x13000fff' loaddress='0x13000000' name='bport1'/> <netportconnection connection='ir5' name='irq0'/> <netportconnection connection='ir6' name='irq1'/> <netportconnection connection='ir7' name='irq2'/> </peripheralinstance> <peripheralinstance name='icp'> <vlnvreference name='IcpControl' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xcb00000f' loaddress='0xcb000000' name='bport1'/> </peripheralinstance> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ram1Bridge'> <busslaveportconnection connection='bus1' hiaddress='0x87ffffff' loaddress='0x80000000' name='sp'/> <busmasterportconnection connection='bus1' hiaddress='0x7ffffff' loaddress='0x0' name='mp'/> </bridge> <memoryinstance name='ambaDummy'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1d000fff' loaddress='0x1d000000' name='sp1'/> </memoryinstance> <memoryinstance name='lcdDummy'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xc0ffffff' loaddress='0xc0000000' name='sp1'/> </memoryinstance> <peripheralinstance name='ld1'> <vlnvreference name='DebugLedAndDipSwitch' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x18000fff' loaddress='0x18000000' name='bport1'/> <netportconnection connection='ir3' name='irq'/> <attribute content='0' name='isMouse'/> <attribute content='0' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x19000fff' loaddress='0x19000000' name='bport1'/> <netportconnection connection='ir4' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='rtc'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x15000fff' loaddress='0x15000000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='1' name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='bus1' hiaddress='0x16000fff' loaddress='0x16000000' name='bport1'/> <netportconnection connection='ir1' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='1' name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute name='log'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='bus1' hiaddress='0x17000fff' loaddress='0x17000000' name='bport1'/> <netportconnection connection='ir2' name='irq'/> </peripheralinstance> <peripheralinstance name='mmci'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x1c000fff' loaddress='0x1c000000' name='bport1'/> <netportconnection connection='ir23' name='irq0'/> <netportconnection connection='ir24' name='irq1'/> </peripheralinstance> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute name='command'/> <attribute name='physicalbase'/> <attribute name='memsize'/> <attribute name='disable'/> </peripheralinstance> <nets name='nets'> <net name='irq'/> <net name='fiq'/> <net name='ir1'/> <net name='ir2'/> <net name='ir3'/> <net name='ir4'/> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir23'/> <net name='ir24'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[47] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/platform/ArmIntegratorCP/1.0/platform.igen.xml"
files[47] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpMessage='Basic Usage. Linux ArmIntegratorCP --kernel &lt;kernel image&gt; --ramdisk &lt;initial ramdisk&gt;. BareMetal ArmIntegratorCP --program &lt;elf file&gt; --nographics' clpStdArgs='T' enableintercepts='T' library='platform' name='ArmIntegratorCP' purpose='2' releasestatus='4' stoponctrlc='T' vendor='arm.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform models the ARM INTEGRATOR CP development board. It provides the peripherals required to boot and run Operating Systems such as Linux or Nucleus. The main processor is an ARM, by default this is an ARM926EJ-S (Linux) but can be overriden; for example ARM920T (Nucleus).'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No known limitations for executing Linux and Nucleus operating systems.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Development Boards Integrator CP BaseBoard and Integrator Core Modules ARM9x6'/> </docsection> <bus addresswidth='32' name='bus1'/> <processorinstance endian='little' mips='200.000000' name='arm1' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <attribute content='ARM926EJ-S' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='0' name='showHiddenRegs'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='irq' name='irq'/> <netportconnection connection='fiq' name='fiq'/> </processorinstance> <peripheralinstance name='cm'> <vlnvreference name='CoreModule9x6' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x10000fff' loaddress='0x10000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='pic1'> <vlnvreference name='IntICP' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x14000fff' loaddress='0x14000000' name='bport1'/> <netportconnection connection='irq' name='irq'/> <netportconnection connection='fiq' name='fiq'/> <netportconnection connection='ir1' name='ir1'/> <netportconnection connection='ir2' name='ir2'/> <netportconnection connection='ir3' name='ir3'/> <netportconnection connection='ir4' name='ir4'/> <netportconnection connection='ir5' name='ir5'/> <netportconnection connection='ir6' name='ir6'/> <netportconnection connection='ir7' name='ir7'/> <netportconnection connection='ir8' name='ir8'/> <netportconnection connection='ir23' name='ir23'/> <netportconnection connection='ir24' name='ir24'/> </peripheralinstance> <peripheralinstance name='pic2'> <vlnvreference name='IntICP' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xca000fff' loaddress='0xca000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='ethlan'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xc8000fff' loaddress='0xc8000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='pit'> <vlnvreference name='IcpCounterTimer' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x13000fff' loaddress='0x13000000' name='bport1'/> <netportconnection connection='ir5' name='irq0'/> <netportconnection connection='ir6' name='irq1'/> <netportconnection connection='ir7' name='irq2'/> </peripheralinstance> <peripheralinstance name='icp'> <vlnvreference name='IcpControl' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xcb00000f' loaddress='0xcb000000' name='bport1'/> </peripheralinstance> <bus addresswidth='32' name='membus'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='membus' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ram1Bridge'> <busslaveportconnection connection='bus1' hiaddress='0x7ffffff' loaddress='0x0' name='sp'/> <busmasterportconnection connection='membus' hiaddress='0x7ffffff' loaddress='0x0' name='mp'/> </bridge> <bridge name='ram2Bridge'> <busslaveportconnection connection='bus1' hiaddress='0x87ffffff' loaddress='0x80000000' name='sp1'/> <busmasterportconnection connection='membus' hiaddress='0x7ffffff' loaddress='0x0' name='mp'/> </bridge> <memoryinstance name='ambaDummy'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1d000fff' loaddress='0x1d000000' name='sp1'/> </memoryinstance> <peripheralinstance name='ld1'> <vlnvreference name='DebugLedAndDipSwitch' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x18000fff' loaddress='0x18000000' name='bport1'/> <netportconnection connection='ir3' name='irq'/> <attribute content='0' name='isMouse'/> <attribute content='0' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x19000fff' loaddress='0x19000000' name='bport1'/> <netportconnection connection='ir4' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='rtc'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x15000fff' loaddress='0x15000000' name='bport1'/> <netportconnection connection='ir8' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='1' name='uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute content='uart1.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='bus1' hiaddress='0x16000fff' loaddress='0x16000000' name='bport1'/> <netportconnection connection='ir1' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='1' name='uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute content='uart2.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='bus1' hiaddress='0x17000fff' loaddress='0x17000000' name='bport1'/> <netportconnection connection='ir2' name='irq'/> </peripheralinstance> <peripheralinstance name='mmci'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x1c000fff' loaddress='0x1c000000' name='bport1'/> <netportconnection connection='ir23' name='irq0'/> <netportconnection connection='ir24' name='irq1'/> </peripheralinstance> <peripheralinstance name='lcd'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0xc0000fff' loaddress='0xc0000000' name='bport1'/> <busslaveportconnection connection='membus' name='memory'/> <attribute content='0x80000000' name='busOffset'/> <attribute content='50000' name='scanDelay'/> </peripheralinstance> <peripheralinstance name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> </peripheralinstance> <formalarg description='The Linux Kernel image e.g. zImage' group='user platform config Linux' mustbespecified='F' name='kernel' type='stringvar'/> <formalarg description='Boot Linux Kernel from the specified ramdisk image e.g. fs.img' group='user platform config Linux' mustbespecified='F' name='ramdisk' type='stringvar'/> <formalarg description='set the port number to open on the UART (uart1)' group='user platform config' mustbespecified='F' name='uartport' type='uns64var'/> <formalarg description='open a console terminal on the UART (uart1)' group='user platform config' mustbespecified='F' name='uartconsole' type='boolvar'/> <formalarg description='Specify a semihost library (full path)' group='user platform config' mustbespecified='F' name='semihost' type='stringvar'/> <formalarg description='Disable the LCD graphics window.' group='user platform config' mustbespecified='F' name='nographics' type='boolvar'/> <nets name='nets'> <net name='irq'/> <net name='fiq'/> <net name='ir1'/> <net name='ir2'/> <net name='ir3'/> <net name='ir4'/> <net name='ir5'/> <net name='ir6'/> <net name='ir7'/> <net name='ir8'/> <net name='ir23'/> <net name='ir24'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[48] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/processor/armm/1.0/armm.igen.xml"
files[48] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='armNewlib' defaultsemihostvendor='arm.ovpworld.org' defaultsemihostversion='1.0' elfcode='40' endian='either' family='ARM' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/arm-none-eabi-gdb' groupH='Cortex' groupL='ARMv6-M' imagefile='model' library='processor' name='armm' procdoc='$IMPERAS_HOME/ImperasLib/source/arm.ovpworld.org/processor/armm/1.0/doc/OVP_Model_Specific_Information_armm_generic.pdf' releasestatus='4' useindefaultplatform='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARMM Processor Model'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. '/> <doctext name='txt_1'/> <doctext name='txt_2' text='Note that for models of ARM CPUs the license includes the following terms:'/> <doctext name='txt_3'/> <doctext name='txt_4' text='Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to: '/> <doctext name='txt_5'/> <doctext name='txt_6' text='If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.'/> <doctext name='txt_7'/> <doctext name='txt_8' text='If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.'/> <doctext name='txt_9'/> <doctext name='txt_10' text='In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use. '/> <doctext name='txt_11'/> <doctext name='txt_12' text='Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction. '/> <doctext name='txt_13'/> <doctext name='txt_14' text='The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. '/> <doctext name='txt_15'/> <doctext name='txt_16' text='The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent. '/> <doctext name='txt_17'/> <doctext name='txt_18' text='The License agreement does not entitle Licensee to use the model to emulate an ARM based system to run application software in a production or live environment. '/> <doctext name='txt_19'/> <doctext name='txt_20' text='Source of model available under separate Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Performance Monitors are not implemented.'/> <doctext name='txt_1' text='Debug Extension and related blocks are not implemented.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been extensively tested by Imperas. ARM Cortex-M models have been successfully used by customers to simulate the Micrium uC/OS-II kernel and FreeRTOS.'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='The model is configured with 0 interrupts and 2 priority bits (use override_numInterrupts parameter to change the number of interrupts; the number of priority bits is fixed in this profile).'/> <doctext name='txt_1' text='Thumb instructions are supported.'/> <doctext name='txt_2' text='MPU is not implemented. Use parameter override_MPU_TYPE to enable it if required.'/> <doctext name='txt_3' text='SysTick timer is implemented. Use parameter SysTickPresent to disable it if required.'/> <doctext name='txt_4' text='Unprivileged/Privileged Extension is not implemented. Use parameter unprivilegedExtension to enable it if required.'/> <doctext name='txt_5' text='VTOR register is not implemented. Use parameter VTORPresent to enable it if required.'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic ISA or a specific model)'/> </docsection> <enum name='ARMv6-M' value='0'/> <enum name='ARMv7-M' value='1'/> <enum name='Cortex-M0' value='2'/> <enum name='Cortex-M0plus' value='3'/> <enum name='Cortex-M1' value='4'/> <enum name='Cortex-M3' value='5'/> <enum name='Cortex-M4' value='6'/> <enum name='Cortex-M4F' value='7'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbosity of output'/> </docsection> </formalattribute> <formalattribute name='showHiddenRegs' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Show hidden registers during register tracing'/> </docsection> </formalattribute> <formalattribute name='UAL' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disassemble using UAL syntax'/> </docsection> </formalattribute> <formalattribute name='enableVFPAtReset' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable vector floating point (SIMD and VFP) instructions at reset. (Enables cp10/11 in CPACR and sets FPEXC.EN)'/> </docsection> </formalattribute> <formalattribute name='compatibility' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify compatibility mode'/> </docsection> <enum name='ISA' value='0'/> <enum name='gdb' value='1'/> <enum name='nopBKPT' value='2'/> </formalattribute> <formalattribute name='override_debugMask' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies debug mask, enabling debug output for model components'/> </docsection> </formalattribute> <formalattribute name='instructionEndian' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='The architecture specifies that instruction fetch is always little endian; this attribute allows the defined instruction endianness to be overridden if required'/> </docsection> </formalattribute> <formalattribute name='resetAtTime0' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset the model at time=0 (default=1)'/> </docsection> </formalattribute> <formalattribute name='unprivilegedExtension' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify presence of Unprivileged/Privileged Extension'/> </docsection> </formalattribute> <formalattribute name='VTORPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify presence of VTOR register'/> </docsection> </formalattribute> <formalattribute name='SysTickPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify presence of SysTick timer'/> </docsection> </formalattribute> <formalattribute name='BitBandPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify presence of bit-band region'/> </docsection> </formalattribute> <formalattribute name='useInternalTCMs' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify that configured TCMs should be modeled internally'/> </docsection> </formalattribute> <formalattribute name='override_ACTLR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override system ACTLR register'/> </docsection> </formalattribute> <formalattribute name='override_CPUID' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override system CPUID register'/> </docsection> </formalattribute> <formalattribute name='override_MPU_TYPE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override system MPU_TYPE register'/> </docsection> </formalattribute> <formalattribute name='override_VTOR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override VTOR register reset value'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override InstructionAttributes0 register'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override InstructionAttributes1 register'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override InstructionAttributes2 register'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override InstructionAttributes3 register'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes4' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override InstructionAttributes4 register'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes5' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override InstructionAttributes5 register'/> </docsection> </formalattribute> <formalattribute name='override_MVFR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVFR0 register'/> </docsection> </formalattribute> <formalattribute name='override_MVFR1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVFR1 register'/> </docsection> </formalattribute> <formalattribute name='override_STRoffsetPC12' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that STR/STR of PC should do so with 12:byte offset from the current instruction (if 1), otherwise an 8:byte offset is used'/> </docsection> </formalattribute> <formalattribute name='override_ERG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies exclusive reservation granule'/> </docsection> </formalattribute> <formalattribute name='override_priorityBits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies number of priority bits in BASEPRI etc (1-8, default is 3)'/> </docsection> </formalattribute> <formalattribute name='override_numInterrupts' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies number of external interrupt lines (default is 16)'/> </docsection> </formalattribute> <formalattribute name='override_ITCMSize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies ITCM size from 0KB to 1MB (CFGITCMSZE value format)'/> </docsection> </formalattribute> <formalattribute name='override_DTCMSize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies DTCM size from 0KB to 1MB (CFGDTCMSZE value format)'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='sysResetReq' type='output'/> <netport mustbeconnected='F' name='intISS' type='output'/> <netport mustbeconnected='F' name='eventOut' type='output'/> <netport mustbeconnected='F' name='lockup' type='output'/> <netport mustbeconnected='F' name='int' type='input'/> <netport mustbeconnected='F' name='reset' type='input'/> <netport mustbeconnected='F' name='nmi' type='input'/> <netport mustbeconnected='F' name='eventIn' type='input'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='None'/> <exception code='1' name='Reset'/> <exception code='2' name='NMI'/> <exception code='3' name='HardFault'/> <exception code='11' name='SVCall'/> <exception code='14' name='PendSV'/> <exception code='15' name='SysTick'/> </exceptions> <modes name='Modes'> <mode code='0' name='Thread'/> <mode code='1' name='Handler'/> </modes> <registers name='Core'> <register name='r0' readonly='F' type='0' width='32'/> <register name='r1' readonly='F' type='0' width='32'/> <register name='r2' readonly='F' type='0' width='32'/> <register name='r3' readonly='F' type='0' width='32'/> <register name='r4' readonly='F' type='0' width='32'/> <register name='r5' readonly='F' type='0' width='32'/> <register name='r6' readonly='F' type='0' width='32'/> <register name='r7' readonly='F' type='0' width='32'/> <register name='r8' readonly='F' type='0' width='32'/> <register name='r9' readonly='F' type='0' width='32'/> <register name='r10' readonly='F' type='0' width='32'/> <register name='r11' readonly='F' type='3' width='32'/> <register name='r12' readonly='F' type='0' width='32'/> <register name='sp' readonly='F' type='2' width='32'/> <register name='lr' readonly='F' type='0' width='32'/> <register name='pc' readonly='F' type='1' width='32'/> </registers> <registers name='Control'> <register name='cpsr' readonly='F' type='0' width='32'/> <register name='control' readonly='F' type='0' width='32'/> <register name='primask' readonly='F' type='0' width='32'/> <register name='sp_process' readonly='F' type='2' width='32'/> <register name='sp_main' readonly='F' type='2' width='32'/> </registers> <registers name='System'> <register name='ACTLR' readonly='F' type='0' width='32'/> <register name='SYST_CSR' readonly='F' type='0' width='32'/> <register name='SYST_RVR' readonly='F' type='0' width='32'/> <register name='SYST_CVR' readonly='F' type='0' width='32'/> <register name='SYST_CALIB' readonly='F' type='0' width='32'/> <register name='NVIC_ISER0' readonly='F' type='0' width='32'/> <register name='NVIC_ICER0' readonly='F' type='0' width='32'/> <register name='NVIC_ISPR0' readonly='F' type='0' width='32'/> <register name='NVIC_ICPR0' readonly='F' type='0' width='32'/> <register name='CPUID' readonly='T' type='0' width='32'/> <register name='ICSR' readonly='F' type='0' width='32'/> <register name='AIRCR' readonly='F' type='0' width='32'/> <register name='SCR' readonly='F' type='0' width='32'/> <register name='CCR' readonly='F' type='0' width='32'/> <register name='SHPR2' readonly='F' type='0' width='32'/> <register name='SHPR3' readonly='F' type='0' width='32'/> <register name='SHCSR' readonly='F' type='0' width='32'/> </registers> <registers name='Integration_support'> <register name='executionPri' readonly='T' type='0' width='32'/> <register name='stackDomain' readonly='T' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[49] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/processor/arm/1.0/arm.igen.xml"
files[49] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='armNewlib' defaultsemihostvendor='arm.ovpworld.org' defaultsemihostversion='1.0' elfcode='40' endian='either' family='ARM' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/arm-none-eabi-gdb' groupH='Classic' groupL='ARMv4' imagefile='model' library='processor' name='arm' procdoc='$IMPERAS_HOME/ImperasLib/source/arm.ovpworld.org/processor/arm/1.0/doc/OVP_Model_Specific_Information_arm_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Processor Model'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. '/> <doctext name='txt_1'/> <doctext name='txt_2' text='Note that for models of ARM CPUs the license includes the following terms:'/> <doctext name='txt_3'/> <doctext name='txt_4' text='Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:'/> <doctext name='txt_5'/> <doctext name='txt_6' text='If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.'/> <doctext name='txt_7'/> <doctext name='txt_8' text='If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.'/> <doctext name='txt_9'/> <doctext name='txt_10' text='In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use. '/> <doctext name='txt_11'/> <doctext name='txt_12' text='Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction. '/> <doctext name='txt_13'/> <doctext name='txt_14' text='The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. '/> <doctext name='txt_15'/> <doctext name='txt_16' text='The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent. '/> <doctext name='txt_17'/> <doctext name='txt_18' text='Source of model available under separate Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. ISB, CP15ISB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. The model does not implement speculative fetch behavior. The branch cache is not modeled.'/> <doctext name='txt_1' text='Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous (as if the memory was of Strongly Ordered or Device-nGnRnE type). Data barrier instructions (e.g. DSB, CP15DSB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. Cache manipulation instructions are implemented as NOPs, with the exception of any undefined instruction behavior, which is modeled.'/> <doctext name='txt_2' text='Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been extensively tested by Imperas.'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='Thumb instructions are supported.'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic ISA or a specific model)'/> </docsection> <enum name='ARMv4T' value='0'/> <enum name='ARMv4xM' value='1'/> <enum name='ARMv4' value='2'/> <enum name='ARMv4TxM' value='3'/> <enum name='ARMv5xM' value='4'/> <enum name='ARMv5' value='5'/> <enum name='ARMv5TxM' value='6'/> <enum name='ARMv5T' value='7'/> <enum name='ARMv5TExP' value='8'/> <enum name='ARMv5TE' value='9'/> <enum name='ARMv5TEJ' value='10'/> <enum name='ARMv6' value='11'/> <enum name='ARMv6K' value='12'/> <enum name='ARMv6T2' value='13'/> <enum name='ARMv6KZ' value='14'/> <enum name='ARMv7' value='15'/> <enum name='ARM7TDMI' value='16'/> <enum name='ARM7EJ-S' value='17'/> <enum name='ARM720T' value='18'/> <enum name='ARM920T' value='19'/> <enum name='ARM922T' value='20'/> <enum name='ARM926EJ-S' value='21'/> <enum name='ARM940T' value='22'/> <enum name='ARM946E' value='23'/> <enum name='ARM966E' value='24'/> <enum name='ARM968E-S' value='25'/> <enum name='ARM1020E' value='26'/> <enum name='ARM1022E' value='27'/> <enum name='ARM1026EJ-S' value='28'/> <enum name='ARM1136J-S' value='29'/> <enum name='ARM1156T2-S' value='30'/> <enum name='ARM1176JZ-S' value='31'/> <enum name='Cortex-R4' value='32'/> <enum name='Cortex-R4F' value='33'/> <enum name='Cortex-A5UP' value='34'/> <enum name='Cortex-A5MPx1' value='35'/> <enum name='Cortex-A5MPx2' value='36'/> <enum name='Cortex-A5MPx3' value='37'/> <enum name='Cortex-A5MPx4' value='38'/> <enum name='Cortex-A8' value='39'/> <enum name='Cortex-A9UP' value='40'/> <enum name='Cortex-A9MPx1' value='41'/> <enum name='Cortex-A9MPx2' value='42'/> <enum name='Cortex-A9MPx3' value='43'/> <enum name='Cortex-A9MPx4' value='44'/> <enum name='Cortex-A7UP' value='45'/> <enum name='Cortex-A7MPx1' value='46'/> <enum name='Cortex-A7MPx2' value='47'/> <enum name='Cortex-A7MPx3' value='48'/> <enum name='Cortex-A7MPx4' value='49'/> <enum name='Cortex-A15UP' value='50'/> <enum name='Cortex-A15MPx1' value='51'/> <enum name='Cortex-A15MPx2' value='52'/> <enum name='Cortex-A15MPx3' value='53'/> <enum name='Cortex-A15MPx4' value='54'/> <enum name='Cortex-A17MPx1' value='55'/> <enum name='Cortex-A17MPx2' value='56'/> <enum name='Cortex-A17MPx3' value='57'/> <enum name='Cortex-A17MPx4' value='58'/> <enum name='AArch32' value='59'/> <enum name='AArch64' value='60'/> <enum name='Cortex-A53MPx1' value='61'/> <enum name='Cortex-A53MPx2' value='62'/> <enum name='Cortex-A53MPx3' value='63'/> <enum name='Cortex-A53MPx4' value='64'/> <enum name='Cortex-A57MPx1' value='65'/> <enum name='Cortex-A57MPx2' value='66'/> <enum name='Cortex-A57MPx3' value='67'/> <enum name='Cortex-A57MPx4' value='68'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbosity of output'/> </docsection> </formalattribute> <formalattribute name='showHiddenRegs' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Show hidden registers during register tracing'/> </docsection> </formalattribute> <formalattribute name='UAL' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disassemble using UAL syntax'/> </docsection> </formalattribute> <formalattribute name='enableGICv3' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable GICv3 (default: GICv2 only) - under development, do not use'/> </docsection> </formalattribute> <formalattribute name='enableVFPAtReset' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable vector floating point (SIMD and VFP) instructions at reset. (Enables cp10/11 in CPACR and sets FPEXC.EN)'/> </docsection> </formalattribute> <formalattribute name='useInternalTCMs' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable internally-modeled TCM memories (not connected to external ATCM/BTCM ports)'/> </docsection> </formalattribute> <formalattribute name='compatibility' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify compatibility mode'/> </docsection> <enum name='ISA' value='0'/> <enum name='gdb' value='1'/> <enum name='nopSVC' value='2'/> </formalattribute> <formalattribute name='override_debugMask' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies debug mask, enabling debug output for model components'/> </docsection> </formalattribute> <formalattribute name='override_numCPUs' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the number of cores in a multiprocessor (maximum of 8 for GICv1/GICv2)'/> </docsection> </formalattribute> <formalattribute name='override_affinityMask' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify bitmask of implemented affinity bits in format Aff3:Aff2:Aff1:Aff0 (each a byte)'/> </docsection> </formalattribute> <formalattribute name='override_fcsePresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that FCSE is present (if true)'/> </docsection> </formalattribute> <formalattribute name='override_fpexcDexPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that the FPEXC.DEX register field is implemented (if true)'/> </docsection> </formalattribute> <formalattribute name='override_advSIMDPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that Advanced SIMD extensions are present (if true)'/> </docsection> </formalattribute> <formalattribute name='override_vfpPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that VFP extensions are present (if true)'/> </docsection> </formalattribute> <formalattribute name='override_physicalBits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the implemented physical bus bits (defaults to connected physical bus width)'/> </docsection> </formalattribute> <formalattribute name='override_timerScaleFactor' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the fraction of MIPS rate to use for MPCore timers (generic timers or global/local/watchdogs depending on implementation). Defaults to 20 for generic timers, 2 for others'/> </docsection> </formalattribute> <formalattribute name='override_GICD_NSACRPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that optional GICD_NSACR distributor registers are present (GICv2 only)'/> </docsection> </formalattribute> <formalattribute name='override_GICD_PPISRPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that implementation-specific GICD_PPISR distributor register is present (GICv1 ICDPPIS/ICPPISR, GICv1 and GICv2 only)'/> </docsection> </formalattribute> <formalattribute name='override_GICD_SPISRPresent' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that implementation-specific GICD_SPISR distributor registers are present (GICv1 ICDSPIS/ICSPISR)'/> </docsection> </formalattribute> <formalattribute name='override_GICv3_DistributorBase' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify distributor register block base address (GICv3 only)'/> </docsection> </formalattribute> <formalattribute name='override_GIC_PPIMask' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify bitmask of implemented PPIs in the GIC (e.g. ID16 is 0x0001, ID31 is 0x8000)'/> </docsection> </formalattribute> <formalattribute name='override_SCTLR_V' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SCTLR.V with the passed value (enables high vectors)'/> </docsection> </formalattribute> <formalattribute name='override_SCTLR_CP15BEN_Present' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable ARMv7 SCTLR.CP15BEN bit (CP15 barrier enable)'/> </docsection> </formalattribute> <formalattribute name='override_MIDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MIDR register'/> </docsection> </formalattribute> <formalattribute name='override_CTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override CTR register'/> </docsection> </formalattribute> <formalattribute name='override_TLBTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override TLBTR register'/> </docsection> </formalattribute> <formalattribute name='override_MPUIR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MPUIR register'/> </docsection> </formalattribute> <formalattribute name='override_CLIDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override CLIDR register'/> </docsection> </formalattribute> <formalattribute name='override_AIDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override AIDR register'/> </docsection> </formalattribute> <formalattribute name='override_ATCMRR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ATCMRR register'/> </docsection> </formalattribute> <formalattribute name='override_BTCMRR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override BTCMRR register'/> </docsection> </formalattribute> <formalattribute name='override_CBAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Configuration Base Address Register (Corresponds to value on PERIPHBASE input pins)'/> </docsection> </formalattribute> <formalattribute name='override_PFR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_PFR0 register'/> </docsection> </formalattribute> <formalattribute name='override_PFR1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_PFR1 register'/> </docsection> </formalattribute> <formalattribute name='override_DFR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_DFR0 register'/> </docsection> </formalattribute> <formalattribute name='override_AFR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AFR0 register'/> </docsection> </formalattribute> <formalattribute name='override_MMFR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_MMFR0 register'/> </docsection> </formalattribute> <formalattribute name='override_MMFR1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_MMFR1 register'/> </docsection> </formalattribute> <formalattribute name='override_MMFR2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_MMFR2 register'/> </docsection> </formalattribute> <formalattribute name='override_MMFR3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_MMFR3 register'/> </docsection> </formalattribute> <formalattribute name='override_ISAR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR0 register'/> </docsection> </formalattribute> <formalattribute name='override_ISAR1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR1 register'/> </docsection> </formalattribute> <formalattribute name='override_ISAR2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR2 register'/> </docsection> </formalattribute> <formalattribute name='override_ISAR3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR3 register'/> </docsection> </formalattribute> <formalattribute name='override_ISAR4' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR4 register'/> </docsection> </formalattribute> <formalattribute name='override_ISAR5' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR5 register'/> </docsection> </formalattribute> <formalattribute name='override_PMCR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override PMCR register (not functionally significant in the model)'/> </docsection> </formalattribute> <formalattribute name='override_PMCEID0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override PMCEID0 register (not functionally significant in the model)'/> </docsection> </formalattribute> <formalattribute name='override_PMCEID1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override PMCEID1 register (not functionally significant in the model)'/> </docsection> </formalattribute> <formalattribute name='override_SACTLR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Cortex-R5 SACTLR register (not functionally significant in the model)'/> </docsection> </formalattribute> <formalattribute name='override_BuildOptions0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Cortex-R5 BuildOptions0 register (not functionally significant in the model)'/> </docsection> </formalattribute> <formalattribute name='override_BuildOptions1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Cortex-R5 BuildOptions1 register (not functionally significant in the model)'/> </docsection> </formalattribute> <formalattribute name='override_FPSID' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SIMD/VFP FPSID register'/> </docsection> </formalattribute> <formalattribute name='override_MVFR0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SIMD/VFP MVFR0 register'/> </docsection> </formalattribute> <formalattribute name='override_MVFR1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SIMD/VFP MVFR1 register'/> </docsection> </formalattribute> <formalattribute name='override_MVFR2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SIMD/VFP MVFR2 register'/> </docsection> </formalattribute> <formalattribute name='override_FPEXC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SIMD/VFP FPEXC register'/> </docsection> </formalattribute> <formalattribute name='override_GICC_IIDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override GICC_IIDR register (GICv1 ICCIIDR)'/> </docsection> </formalattribute> <formalattribute name='override_GICD_TYPER' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override GICD_TYPER register (GICv1 ICDICTR)'/> </docsection> </formalattribute> <formalattribute name='override_GICD_TYPER_ITLines' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ITLinesNumber field of GICD_TYPER register (GICv1 ICDICTR)'/> </docsection> </formalattribute> <formalattribute name='override_GICD_ICFGRN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override reset value of GICD_ICFGR2...GICD_ICFGRn (GICv1 ICDICFR2...ICDICFRn)'/> </docsection> </formalattribute> <formalattribute name='override_GICD_IIDR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override GICD_IIDR register (GICv1 ICDIIDR)'/> </docsection> </formalattribute> <formalattribute name='override_GICH_VTR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override GICH_VTR register'/> </docsection> </formalattribute> <formalattribute name='override_ICCPMRBits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the number of writable bits in GICC_PMR (GICv1 ICCPMR)'/> </docsection> </formalattribute> <formalattribute name='override_minICCBPR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the minimum possible value for GICC_BPR (GICv1 ICCBPR)'/> </docsection> </formalattribute> <formalattribute name='override_FILASTARTRS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override secure FILASTARTR register'/> </docsection> </formalattribute> <formalattribute name='override_FILASTARTRNS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override non-secure FILASTARTR register'/> </docsection> </formalattribute> <formalattribute name='override_FILAENDRS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override secure FILAENDR register'/> </docsection> </formalattribute> <formalattribute name='override_FILAENDRNS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override non-secure FILAENDR register'/> </docsection> </formalattribute> <formalattribute name='override_ERG' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies exclusive reservation granule'/> </docsection> </formalattribute> <formalattribute name='override_RMR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override RMR register'/> </docsection> </formalattribute> <formalattribute name='override_RVBAR' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override RVBAR register'/> </docsection> </formalattribute> <formalattribute name='override_AA64PFR0_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64PFR0_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64PFR1_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64PFR1_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64DFR0_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64DFR0_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64DFR1_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64DFR1_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64AFR0_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64AFR0_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64AFR1_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64AFR1_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64ISAR0_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64ISAR0_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64ISAR1_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64ISAR1_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64MMFR0_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64MMFR0_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_AA64MMFR1_EL1' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_AA64MMFR1_EL1 register'/> </docsection> </formalattribute> <formalattribute name='override_DCZID_EL0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override DCZID_EL0 register'/> </docsection> </formalattribute> <formalattribute name='override_STRoffsetPC12' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that STR/STR of PC should do so with 12:byte offset from the current instruction (if true), otherwise an 8:byte offset is used'/> </docsection> </formalattribute> <formalattribute name='override_mpuV5ExtAP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that ARMv5 MPU extended access permissions implemented (cp15/5/2 and cp15/5/2)'/> </docsection> </formalattribute> <formalattribute name='override_fcseRequiresMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies that FCSE is active only when MMU is enabled (if true)'/> </docsection> </formalattribute> <formalattribute name='override_ignoreBadCp15' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies whether invalid coprocessor 15 access should be ignored (if true) or cause Invalid Instruction exceptions (if false)'/> </docsection> </formalattribute> <formalattribute name='override_SGIDisable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override whether GIC SGIs may be disabled (if true) or are permanently enabled (if false)'/> </docsection> </formalattribute> <formalattribute name='override_condUndefined' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Force undefined instructions to take Undefined Instruction exception even if they are conditional'/> </docsection> </formalattribute> <formalattribute name='override_deviceStrongAligned' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Force accesses to Device and Strongly Ordered regions to be aligned'/> </docsection> </formalattribute> <formalattribute name='override_Control_V' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SCTLR.V with the passed value (deprecated, use override_SCTLR_V)'/> </docsection> </formalattribute> <formalattribute name='override_MainId' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MIDR register (deprecated, use override_MIDR)'/> </docsection> </formalattribute> <formalattribute name='override_CacheType' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override CTR register (deprecated, use override_CTR)'/> </docsection> </formalattribute> <formalattribute name='override_TLBType' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override TLBTR register (deprecated, use override_TLBTR)'/> </docsection> </formalattribute> <formalattribute name='override_MPUType' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MPUIR register (deprecated, use override_MPUIR)'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR0 register (deprecated, use override_ISAR0)'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR1 register (deprecated, use override_ISAR1)'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes2' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR2 register (deprecated, use override_ISAR2)'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes3' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR3 register (deprecated, use override_ISAR3)'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes4' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR4 register (deprecated, use override_ISAR4)'/> </docsection> </formalattribute> <formalattribute name='override_InstructionAttributes5' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override ID_ISAR5 register (deprecated, use override_ISAR5)'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor reset, active high'/> </docsection> </netport> <netport mustbeconnected='F' name='fiq' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ interrupt, active high (negation of nFIQ)'/> </docsection> </netport> <netport mustbeconnected='F' name='irq' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ interrupt, active high (negation of nIRQ)'/> </docsection> </netport> <command name='debugflags'/> <command name='dumpTLB'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Reset'/> <exception code='1' name='Undefined'/> <exception code='2' name='SupervisorCall'/> <exception code='5' name='PrefetchAbort'/> <exception code='6' name='DataAbort'/> <exception code='8' name='IRQ'/> <exception code='9' name='FIQ'/> </exceptions> <modes name='Modes'> <mode code='16' name='User'/> <mode code='17' name='FIQ'/> <mode code='18' name='IRQ'/> <mode code='19' name='Supervisor'/> <mode code='23' name='Abort'/> <mode code='27' name='Undefined'/> <mode code='31' name='System'/> </modes> <registers name='Core'> <register name='r0' readonly='F' type='0' width='32'/> <register name='r1' readonly='F' type='0' width='32'/> <register name='r2' readonly='F' type='0' width='32'/> <register name='r3' readonly='F' type='0' width='32'/> <register name='r4' readonly='F' type='0' width='32'/> <register name='r5' readonly='F' type='0' width='32'/> <register name='r6' readonly='F' type='0' width='32'/> <register name='r7' readonly='F' type='0' width='32'/> <register name='r8' readonly='F' type='0' width='32'/> <register name='r9' readonly='F' type='0' width='32'/> <register name='r10' readonly='F' type='0' width='32'/> <register name='r11' readonly='F' type='3' width='32'/> <register name='r12' readonly='F' type='0' width='32'/> <register name='sp' readonly='F' type='2' width='32'/> <register name='lr' readonly='F' type='0' width='32'/> <register name='pc' readonly='F' type='1' width='32'/> </registers> <registers name='Control'> <register name='fps' readonly='F' type='0' width='32'/> <register name='cpsr' readonly='F' type='0' width='32'/> <register name='spsr' readonly='F' type='0' width='32'/> </registers> <registers name='User'> <register name='r8_usr' readonly='F' type='0' width='32'/> <register name='r9_usr' readonly='F' type='0' width='32'/> <register name='r10_usr' readonly='F' type='0' width='32'/> <register name='r11_usr' readonly='F' type='0' width='32'/> <register name='r12_usr' readonly='F' type='0' width='32'/> <register name='sp_usr' readonly='F' type='0' width='32'/> <register name='lr_usr' readonly='F' type='0' width='32'/> </registers> <registers name='FIQ'> <register name='r8_fiq' readonly='F' type='0' width='32'/> <register name='r9_fiq' readonly='F' type='0' width='32'/> <register name='r10_fiq' readonly='F' type='0' width='32'/> <register name='r11_fiq' readonly='F' type='0' width='32'/> <register name='r12_fiq' readonly='F' type='0' width='32'/> <register name='sp_fiq' readonly='F' type='0' width='32'/> <register name='lr_fiq' readonly='F' type='0' width='32'/> <register name='spsr_fiq' readonly='F' type='0' width='32'/> </registers> <registers name='IRQ'> <register name='sp_irq' readonly='F' type='0' width='32'/> <register name='lr_irq' readonly='F' type='0' width='32'/> <register name='spsr_irq' readonly='F' type='0' width='32'/> </registers> <registers name='Supervisor'> <register name='sp_svc' readonly='F' type='0' width='32'/> <register name='lr_svc' readonly='F' type='0' width='32'/> <register name='spsr_svc' readonly='F' type='0' width='32'/> </registers> <registers name='Undefined'> <register name='sp_undef' readonly='F' type='0' width='32'/> <register name='lr_undef' readonly='F' type='0' width='32'/> <register name='spsr_undef' readonly='F' type='0' width='32'/> </registers> <registers name='Abort'> <register name='sp_abt' readonly='F' type='0' width='32'/> <register name='lr_abt' readonly='F' type='0' width='32'/> <register name='spsr_abt' readonly='F' type='0' width='32'/> </registers> <registers name='Coprocessor_32_bit'> <register name='MIDR' readonly='T' type='0' width='32'/> <register name='SCTLR' readonly='F' type='0' width='32'/> </registers> <registers name='Integration_support'> <register name='transactPL' readonly='T' type='0' width='32'/> <register name='transactAT' readonly='T' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[50] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/VexpressSysRegs/1.0/pse.igen.xml"
files[50] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VexpressSysRegs' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Versatile Express System Registers'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only select registers are modeled. See user.c for details.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM Motherboard Express ìATX V2M-P1 Technical Reference Manual(ARM DUI 0447G), Section 4.3 Register Summary'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='ID' readfunction='readId' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='System Identifier'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SW' offset='0x4' readfunction='readSw' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Soft user switches'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LED' offset='0x8' width='32' writefunction='writeLed'> <docsection name='doc' text='Description'> <doctext name='txt' text='User LEDs'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNT100HZ' offset='0x24' readfunction='read100Hz' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='100Hz counter'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FLAGSSET' offset='0x30' readfunction='readFlags' width='32' writefunction='writeFlags'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flag Set Register'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='FLAGSCLR' offset='0x34' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flag Clear Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='NVFLAGSSET' offset='0x38' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='NV Flag Set Registers'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='NVFLAGSCLR' offset='0x3c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='NV Flag Clear Registers'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='MCI' offset='0x48' readfunction='readMci' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='MCI status and control register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FLASH' offset='0x4c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash write protection'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFGSW' offset='0x58' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Soft configuration switches'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNT24MHZ' offset='0x5c' readfunction='read24MHz' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='32-bit counter clocked at 24MHz'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MISC' offset='0x60' readfunction='readMisc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Miscellaneous control flags'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMA' offset='0x64' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Channel Selection Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PROCID0' offset='0x84' readfunction='readProcId0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PROCID1' offset='0x88' readfunction='readProcId1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFGDATA' offset='0xa0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='System Configuration register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFGCTRL' offset='0xa4' readfunction='readCfgCtrl' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Configuration Control Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFGSTAT' offset='0xa8' readfunction='readCfgStat' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Configuration Status Register'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='cardin' type='input' updatefunctionargument='0'/> <netport name='wprot' type='input' updatefunctionargument='0'/> <formalattribute name='SYS_PROCID0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify value returned when SYS_PROCID0 register is read (default=0x0c000191)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[51] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/DebugLedAndDipSwitch/1.0/pse.igen.xml"
files[51] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='DebugLedAndDipSwitch' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Integrator Board Debug LEDs and DIP Switch Interface'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Integrator User Guide Compact Platform Baseboard HBI-0086 (DUI 0159B)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='LED_ALPHA' width='32' writefunction='writeAlpha'> <docsection name='doc' text='Description'> <doctext name='txt' text='Alphanumeric Characters register'/> </docsection> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LED_LIGHTS' offset='0x4' width='32' writefunction='writeLED'> <docsection name='doc' text='Description'> <doctext name='txt' text='LED Control register'/> </docsection> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='LED_SWITCHES' offset='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='DIP Switch register'/> </docsection> <reset mask='4294967295' name='reset'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[52] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/MmciPL181/1.0/pse.igen.xml"
files[52] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' extensionfile='model' imagefile='pse.pse' library='peripheral' name='MmciPL181' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PrimeCell Multimedia Card Interface (MMCI)'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='None'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM PrimeCell Multimedia Card Interface (Pl180) Technical Reference Manual (ARM DDI 0172)'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='power' width='32' writefunction='write8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Power Control'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='clock' offset='0x4' width='32' writefunction='writeClock'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clock Control'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='cmdarg' offset='0x8' width='32' writefunction='writeArg'> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Arguments'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='cmd' offset='0xc' width='32' writefunction='writeCmd'> <docsection name='doc' text='Description'> <doctext name='txt' text='Command'/> </docsection> <field name='C_INDEX' width='6'/> <field bitoffset='6' name='C_RESPONSE' width='1'/> <field bitoffset='7' name='C_LONGRESP' width='1'/> <field bitoffset='8' name='C_INTERRUPT' width='1'/> <field bitoffset='9' name='C_PENDING' width='1'/> <field bitoffset='10' name='C_ENABLE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='respcmd' offset='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='RESP Command'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='response0' offset='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Response 0'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='response1' offset='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Response 1'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='response2' offset='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Response 2'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='response3' offset='0x20' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Response 3'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='datatimer' offset='0x24' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data Timer'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='datalength' offset='0x28' width='32' writefunction='writeDL'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data Length'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='datactrl' offset='0x2c' width='32' writefunction='writeDC'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data Control'/> </docsection> <field name='D_ENABLE' width='1'/> <field bitoffset='1' name='D_DIRECTION' width='1'/> <field bitoffset='2' name='D_MODE' width='1'/> <field bitoffset='3' name='D_DMAENABLE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='datacnt' offset='0x30' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data Count'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='status' offset='0x34' readfunction='readStatus' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data Count'/> </docsection> <field name='S_CMDCRCFAIL' width='1'/> <field bitoffset='1' name='S_DATACRCFAIL' width='1'/> <field bitoffset='2' name='S_CMDTIMEOUT' width='1'/> <field bitoffset='3' name='S_DATATIMEOUT' width='1'/> <field bitoffset='4' name='S_TXUNDERRUN' width='1'/> <field bitoffset='5' name='S_RXOVERRUN' width='1'/> <field bitoffset='6' name='S_CMDRESPEND' width='1'/> <field bitoffset='7' name='S_CMDSENT' width='1'/> <field bitoffset='8' name='S_DATAEND' width='1'/> <field bitoffset='10' name='S_DATABLOCKEND' width='1'/> <field bitoffset='11' name='S_CMDACTIVE' width='1'/> <field bitoffset='12' name='S_TXACTIVE' width='1'/> <field bitoffset='13' name='S_RXACTIVE' width='1'/> <field bitoffset='14' name='S_TXFIFOHALFEMPTY' width='1'/> <field bitoffset='15' name='S_RXFIFOHALFFULL' width='1'/> <field bitoffset='16' name='S_TXFIFOFULL' width='1'/> <field bitoffset='17' name='S_RXFIFOFULL' width='1'/> <field bitoffset='18' name='S_TXFIFOEMPTY' width='1'/> <field bitoffset='19' name='S_RXFIFOEMPTY' width='1'/> <field bitoffset='20' name='S_TXDATAAVLBL' width='1'/> <field bitoffset='21' name='S_RXDATAAVLBL' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='clear' offset='0x38' width='32' writefunction='writeClear'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='mask0' offset='0x3c' width='32' writefunction='writeMask0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Mask 0'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='mask1' offset='0x40' width='32' writefunction='writeMask1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Mask 1'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='fifoCnt' offset='0x48' readfunction='readFifoCnt' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIFO Count'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='periphID0' offset='0xfe0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='ID Register 0'/> </docsection> <reset mask='4294967295' name='reset' value='129'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='periphID1' offset='0xfe4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='ID Register 1'/> </docsection> <reset mask='4294967295' name='reset' value='17'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='periphID2' offset='0xfe8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='ID Register 2'/> </docsection> <reset mask='4294967295' name='reset' value='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='periphID3' offset='0xfec' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='ID Register 3'/> </docsection> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pCellID0' offset='0xff0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cell ID 0'/> </docsection> <reset mask='4294967295' name='reset' value='13'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pCellID1' offset='0xff4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cell ID 1'/> </docsection> <reset mask='4294967295' name='reset' value='240'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pCellID2' offset='0xff8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cell ID 2'/> </docsection> <reset mask='4294967295' name='reset' value='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pCellID3' offset='0xffc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cell ID 3'/> </docsection> <reset mask='4294967295' name='reset' value='177'/> </memorymappedregister> <localmemory name='RESERVED1' offset='0x4c' readfunction='reservedRead' size='0x34' writefunction='reservedWrite'/> <localmemory name='RESERVED2' offset='0xc0' readfunction='reservedRead' size='0xf20' writefunction='reservedWrite'/> <localmemory name='FIFO' offset='0x80' size='0x40'/> </addressblock> </busslaveport> <formalattribute name='SD_DRIVE' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='The name of the Image file used for the SD Drive'/> </docsection> </formalattribute> <formalattribute name='SD_DRIVE_DELTA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If present the SD Drive uses delta writes'/> </docsection> </formalattribute> <netport name='irq0' type='output' updatefunctionargument='0'/> <netport name='irq1' type='output' updatefunctionargument='0'/> <netport name='cardin' type='output' updatefunctionargument='0'/> <netport name='wprot' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[53] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/LcdPL110/1.0/pse.igen.xml"
files[53] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' extensionfile='model' imagefile='pse.pse' library='peripheral' name='LcdPL110' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL110 LCD Controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='The VGA display refresh is not optimised resulting in the VGA peripheral causing a limit on the maximum performance of a platform it contains to be around 300 MIPS (actual dependent upon refresh rate of LCD).'/> <doctext name='txt_1' text='The LCD peripheral utilises memory watchpoints to optimise display refresh. This requires the use of ICM memory for the frame buffers, which currently may stop its use in SystemC TLM2 platforms.'/> <doctext name='txt_2' text='Interrupts are not supported'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell Color LCD Controller (PL111) Technical Reference Manual (ARM DDI 0293)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <formalattribute name='busOffset' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set an offset for the display memory window'/> </docsection> </formalattribute> <formalattribute name='scanDelay' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the rate of the display refresh'/> </docsection> </formalattribute> <formalattribute name='noGraphics' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the graphics output'/> </docsection> </formalattribute> <formalattribute name='resolution' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the resolution of the display. VGA (default), SVGA, XVGA/XGA.'/> </docsection> </formalattribute> <formalattribute name='pixelChecksum' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Write a checksum of each screen contents'/> </docsection> </formalattribute> <formalattribute name='packedPixels' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Only valid when 24BPP used. Set to enable pixel packing in data buffer. Default 24 bit pixel stored in 32-bit data word.'/> </docsection> </formalattribute> <formalattribute name='title' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the title of the display window'/> </docsection> </formalattribute> <busslaveport addresswidth='32' name='memory' remappable='T' size='0x0'/> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='timing0' readfunction='readTiming' userdata='0x0' width='32' writefunction='writeTiming'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Timing 0'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='timing1' offset='0x4' readfunction='readTiming' userdata='0x1' width='32' writefunction='writeTiming'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Timing 1'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='timing2' offset='0x8' readfunction='readTiming' userdata='0x2' width='32' writefunction='writeTiming'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Timing 2'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='timing3' offset='0xc' readfunction='readTiming' userdata='0x3' width='32' writefunction='writeTiming'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Timing 3'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='upbase' offset='0x10' width='32' writefunction='writeUP'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD UP Base'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='lpbase' offset='0x14' width='32' writefunction='writeLP'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD LP Base'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='imsc' offset='0x18' readfunction='readIMSC' width='32' writefunction='writeIMSC'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD IMSC'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control' offset='0x1c' readfunction='readControl' width='32' writefunction='writeControl'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Control'/> </docsection> <field name='EN' width='1'/> <field bitoffset='8' name='BGR' width='1'/> <field bitoffset='9' name='BEBO' width='1'/> <field bitoffset='10' name='BEPO' width='1'/> <field bitoffset='11' name='PWR' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='int_status' offset='0x20' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD RIS'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='int_mis' offset='0x24' readfunction='readMIS' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD MIS'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='int_clr' offset='0x28' width='32' writefunction='writeICR'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD ICR'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='upbase2' offset='0x2c' readfunction='readUP' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD UP current'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='lpbase2' offset='0x30' readfunction='readLP' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD LP current'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='id0' offset='0xfe0' readfunction='readID' userdata='0x0' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id1' offset='0xfe4' readfunction='readID' userdata='0x1' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id2' offset='0xfe8' readfunction='readID' userdata='0x2' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id3' offset='0xfec' readfunction='readID' userdata='0x3' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id4' offset='0xff0' readfunction='readID' userdata='0x4' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id5' offset='0xff4' readfunction='readID' userdata='0x5' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id6' offset='0xff8' readfunction='readID' userdata='0x6' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id7' offset='0xffc' readfunction='readID' userdata='0x7' width='32'/> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[54] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/CompactFlashRegs/1.0/pse.igen.xml"
files[54] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='CompactFlashRegs' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Versatile Express Compact Flash Interface Registers'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM Motherboard Express uATX (V2M-P1) Technical Reference Manual (ARM DDI 0447)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='Reg' offset='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[55] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/TzpcBP147/1.0/pse.igen.xml"
files[55] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='TzpcBP147' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM BP147 TrustZone Protection Controller.'/> <doctext name='txt_1' text='There are 24 output net ports (TZPCDECPROT0_0 thru TZPCDECPROT2_7) corresponding to the 24 enables defined as 3 banks of 8 enables.'/> <doctext name='txt_2' text='Each net port may be used to drive a net connected to a peripheral such as the DynamicBridge which can enable/disable a BusBridge mapping under control of an input net.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM PrimeCell Infrastructure AMBA3 TrustZone Protection Controller (BP147) Technical Overview (ARM DTO 0015)'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='TZPCR0SIZE' width='32' writefunction='WriteTZPCR0SIZE'> <reset mask='4294967295' name='resetNet' value='512'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCDECPROT0Stat' offset='0x800' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TZPCDECPROT0Set' offset='0x804' width='32' writefunction='WriteTZPCDECPROT0Set'/> <memorymappedregister access='w' isvolatile='T' name='TZPCDECPROT0Clr' offset='0x808' width='32' writefunction='WriteTZPCDECPROT0Clr'/> <memorymappedregister access='r' isvolatile='T' name='TZPCDECPROT1Stat' offset='0x80c' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TZPCDECPROT1Set' offset='0x810' width='32' writefunction='WriteTZPCDECPROT1Set'/> <memorymappedregister access='w' isvolatile='T' name='TZPCDECPROT1Clr' offset='0x814' width='32' writefunction='WriteTZPCDECPROT1Clr'/> <memorymappedregister access='r' isvolatile='T' name='TZPCDECPROT2Stat' offset='0x818' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TZPCDECPROT2Set' offset='0x81c' width='32' writefunction='WriteTZPCDECPROT2Set'/> <memorymappedregister access='w' isvolatile='T' name='TZPCDECPROT2Clr' offset='0x820' width='32' writefunction='WriteTZPCDECPROT2Clr'/> <memorymappedregister access='r' isvolatile='T' name='TZPCPERIPHID0' offset='0xfe0' width='32'> <reset mask='4294967295' name='resetNet' value='112'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPERIPHID1' offset='0xfe4' width='32'> <reset mask='4294967295' name='resetNet' value='24'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPERIPHID2' offset='0xfe8' width='32'> <reset mask='4294967295' name='resetNet' value='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPERIPHID3' offset='0xfec' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPCELLID0' offset='0xff0' width='32'> <reset mask='4294967295' name='resetNet' value='13'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPCELLID1' offset='0xff4' width='32'> <reset mask='4294967295' name='resetNet' value='240'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPCELLID2' offset='0xff8' width='32'> <reset mask='4294967295' name='resetNet' value='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TZPCPCELLID3' offset='0xffc' width='32'> <reset mask='4294967295' name='resetNet' value='129'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='resetNet' type='input' updatefunctionargument='0'/> <netport name='TZPCR0SIZE' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_0' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_1' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_2' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_3' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_4' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_5' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_6' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_7' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_8' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_9' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_10' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_11' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_12' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_13' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_14' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT0_15' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_0' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_1' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_2' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_3' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_4' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_5' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_6' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_7' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_8' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_9' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_10' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_11' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_12' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_13' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_14' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT1_15' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_0' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_1' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_2' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_3' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_4' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_5' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_6' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_7' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_8' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_9' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_10' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_11' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_12' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_13' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_14' type='output' updatefunctionargument='0'/> <netport name='TZPCDECPROT2_15' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[56] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/UartPL011/1.0/pse.igen.xml"
files[56] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='closeDown' imagefile='pse.pse' library='peripheral' name='UartPL011' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL011 UART'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='This is not a complete model of the PL011. There is no modeling of physical aspects of the UART, such as baud rates etc.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell UART (PL011) Technical Reference Manual (ARM DDI 0183)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='dr' readfunction='readDR' width='8' writefunction='writeDR'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTDR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ecr' offset='0x4' readfunction='readECR' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTECR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='flags' offset='0x18' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTFR'/> </docsection> <field bitoffset='7' name='TXFE' width='1'/> <field bitoffset='6' name='RXFF' width='1'/> <field bitoffset='5' name='TXFF' width='1'/> <field bitoffset='4' name='RXFE' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ilpr' offset='0x20' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTILPR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ibrd' offset='0x24' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTIBRD'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='vbrd' offset='0x28' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTFBRD'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='lcr' offset='0x2c' width='8' writefunction='writeLCR'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTLCR_H'/> </docsection> <field bitoffset='4' name='FEN' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='cr' offset='0x30' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTCR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ifl' offset='0x34' width='8' writefunction='writeIFL'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTIFS'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='int_enabled' offset='0x38' width='8' writefunction='writeIMSC'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTIMSC'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='int_level' offset='0x3c' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTRIS'/> </docsection> <field bitoffset='5' name='TX' width='1'/> <field bitoffset='4' name='RX' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='mis' offset='0x40' readfunction='readMIS' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTMIS'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='icr' offset='0x44' width='8' writefunction='writeICR'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTDICR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='dmacr' offset='0x48' width='8' writefunction='writeDMA'> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTDMACR'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='id0' offset='0xfe0' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id1' offset='0xfe4' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id2' offset='0xfe8' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id3' offset='0xfec' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id4' offset='0xff0' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id5' offset='0xff4' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id6' offset='0xff8' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id7' offset='0xffc' readfunction='readID' width='32'/> </addressblock> </busslaveport> <formalattribute name='variant' type='enumeration'> <enum name='ARM'/> <enum name='LUMINARY'/> </formalattribute> <formalattribute name='charmode' type='boolean'/> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <netport name='irq' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[57] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/TimerSP804/1.0/pse.igen.xml"
files[57] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='TimerSP804' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer SP804 Module'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Dual-Timer Module (SP804) Technical Reference Manual (ARM DDI 0271)'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='T0Load' readfunction='readLoad' userdata='0x0' width='32' writefunction='writeLoad'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='T0Value' offset='0x4' readfunction='readValue' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='T0Control' offset='0x8' readfunction='readControl' userdata='0x0' width='32' writefunction='writeControl'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='ONESHOT' width='1'/> <field bitoffset='1' name='M32BIT' width='1'/> <field bitoffset='2' name='DIV' width='2'/> <field bitoffset='5' name='IE' width='1'/> <field bitoffset='6' name='PERIODIC' width='1'/> <field bitoffset='7' name='ENABLE' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='T0IntClr' offset='0xc' userdata='0x0' width='32' writefunction='writeIntClr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='T0RIS' offset='0x10' readfunction='readRIS' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='T0MIS' offset='0x14' readfunction='readMIS' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='T0BGLoad' offset='0x18' readfunction='readLoad' userdata='0x0' width='32' writefunction='writeBGLoad'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='T1Load' offset='0x20' readfunction='readLoad' userdata='0x1' width='32' writefunction='writeLoad'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='T1Value' offset='0x24' readfunction='readValue' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='T1Control' offset='0x28' readfunction='readControl' userdata='0x1' width='32' writefunction='writeControl'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='ONESHOT' width='1'/> <field bitoffset='1' name='M32BIT' width='1'/> <field bitoffset='2' name='DIV' width='2'/> <field bitoffset='5' name='IE' width='1'/> <field bitoffset='6' name='PERIODIC' width='1'/> <field bitoffset='7' name='ENABLE' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='T1IntClr' offset='0x2c' userdata='0x1' width='32' writefunction='writeIntClr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='T1RIS' offset='0x30' readfunction='readRIS' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='T1MIS' offset='0x34' readfunction='readMIS' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='T1BGLoad' offset='0x38' readfunction='readLoad' userdata='0x1' width='32' writefunction='writeBGLoad'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ITCR' offset='0xf00' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='ITOP' offset='0xf04' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID0' offset='0xfe0' readfunction='readPeriphID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID1' offset='0xfe4' readfunction='readPeriphID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID2' offset='0xfe8' readfunction='readPeriphID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID3' offset='0xfec' readfunction='readPeriphID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID0' offset='0xff0' readfunction='readPCellID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID1' offset='0xff4' readfunction='readPCellID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID2' offset='0xff8' readfunction='readPCellID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID3' offset='0xffc' readfunction='readPCellID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[58] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/CoreModule9x6/1.0/pse.igen.xml"
files[58] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='CoreModule9x6' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Integrator Board 9x6 Core Module Registers '/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM Integrator CM926EJ-S, CM946E-S, CM966E-S, CM1026EJ-S, and CM1136JF-S User Guide (DUI 0138)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='id' readfunction='readID' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Identification'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='proc' offset='0x4' readfunction='readProc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Proc'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='osc' offset='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Oscillator'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ctrl' offset='0xc' width='32' writefunction='writeCtrl'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='stat' offset='0x10' readfunction='readStat' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Status'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='lock' offset='0x14' readfunction='readLock' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Lock'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='lmbuscnt' offset='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hi Freq timer'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='auxosc' offset='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Aux Osc'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='sdram' offset='0x20' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='SDRAM'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='init' offset='0x24' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Init'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='refct' offset='0x28' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='SDRAM'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='flags' offset='0x30' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flags'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='flagsc' offset='0x34' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flagsc'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='nvflags' offset='0x38' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='NV Flags'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='nvflagss' offset='0x3c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='NV FlagsS'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='irqstat' offset='0x40' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ Status'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='irqrstat' offset='0x44' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ RSTATUS'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='irqenset' offset='0x48' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ EN SET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='irqenclr' offset='0x4c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ EN Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='softintset' offset='0x50' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Soft Interrupt Set'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='softintclr' offset='0x54' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Soft Interrupt Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='fiqstat' offset='0x60' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ Status'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='fiqrstat' offset='0x64' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ RStatus'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='fiqenset' offset='0x68' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ EN Set'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='fiqenclr' offset='0x6c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ EN Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='volt0' offset='0x80' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Voltage CTL0'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='volt1' offset='0x84' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Voltage CTL1'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='volt2' offset='0x88' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Voltage CTL2'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='volt3' offset='0x8c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Voltage CTL3'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[59] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/AaciPL041/1.0/pse.igen.xml"
files[59] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='AaciPL041' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL041 PrimeCell Advanced Audio CODEC Interface Registers'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell Advanced Audio CODEC Interface (PL041) Technical Reference Manual (ARM DDI 0173)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='PeriphID0' offset='0xfe0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID1' offset='0xfe4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID2' offset='0xfe8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID3' offset='0xfec' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID0' offset='0xff0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID1' offset='0xff4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID2' offset='0xff8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID3' offset='0xffc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[60] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/WdtSP805/1.0/pse.igen.xml"
files[60] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='WdtSP805' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM SP805 Watchdog Registers.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Does NOT model watchdog functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM Watchdog Module (SP805) Technical Reference Manual (ARM DDI 0270)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='WdogLoad' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='WdogValue' offset='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WdogControl' offset='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='WdogIntClr' offset='0xc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='WdogRIS' offset='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='WdogMIS' offset='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WdogLock' offset='0xc00' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WdogITCR' offset='0xf00' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='WdogITOP' offset='0xf04' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID0' offset='0xfe0' readfunction='readPeriphID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID1' offset='0xfe4' readfunction='readPeriphID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID2' offset='0xfe8' readfunction='readPeriphID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID3' offset='0xfec' readfunction='readPeriphID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID0' offset='0xff0' readfunction='readPCellID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID1' offset='0xff4' readfunction='readPCellID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID2' offset='0xff8' readfunction='readPCellID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID3' offset='0xffc' readfunction='readPCellID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[61] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/SysCtrlSP810/1.0/pse.igen.xml"
files[61] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='SysCtrlSP810' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM SP810 System Control Registers'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell System Controller (SP810) Technical Reference Manual (ARM DDI 0254)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='Reg' offset='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[62] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/IntICP/1.01/pse.igen.xml"
files[62] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='IntICP' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.01' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Integrator Board interrupt controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Integrator User Guide Compact Platform Baseboard HBI-0086 (DUI 0159B)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='status' readfunction='readIRQ' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_STATUS'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='level' offset='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_RAWSTAT'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='enable' offset='0x8' width='32' writefunction='writeSET'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_ENABLE_SET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='clr' offset='0xc' width='32' writefunction='writeCLR'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_ENABLE_CLR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='softset' offset='0x10' readfunction='readLEV' width='32' writefunction='writeSST'> <docsection name='doc' text='Description'> <doctext name='txt' text='INT_SOFTSET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='softclr' offset='0x14' width='32' writefunction='writeSCL'> <docsection name='doc' text='Description'> <doctext name='txt' text='INT_SOFTCLR'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='frqstat' offset='0x20' readfunction='readFIQ' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FRQ_STATUS'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='rawstat' offset='0x24' readfunction='readLevel' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FRQ_RAWSTAT'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='fiqen' offset='0x28' width='32' writefunction='writeFIQS'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ_ENABLESET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='fiqenclr' offset='0x2c' width='32' writefunction='writeFIQC'> <docsection name='doc' text='Description'> <doctext name='txt' text='FRQ_ENABLECLR'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <netport name='fiq' type='output' updatefunctionargument='0'/> <netport name='ir0' type='input' updatefunction='irqUpdate' updatefunctionargument='0'/> <netport name='ir1' type='input' updatefunction='irqUpdate' updatefunctionargument='1'/> <netport name='ir2' type='input' updatefunction='irqUpdate' updatefunctionargument='2'/> <netport name='ir3' type='input' updatefunction='irqUpdate' updatefunctionargument='3'/> <netport name='ir4' type='input' updatefunction='irqUpdate' updatefunctionargument='4'/> <netport name='ir5' type='input' updatefunction='irqUpdate' updatefunctionargument='5'/> <netport name='ir6' type='input' updatefunction='irqUpdate' updatefunctionargument='6'/> <netport name='ir7' type='input' updatefunction='irqUpdate' updatefunctionargument='7'/> <netport name='ir8' type='input' updatefunction='irqUpdate' updatefunctionargument='8'/> <netport name='ir9' type='input' updatefunction='irqUpdate' updatefunctionargument='9'/> <netport name='ir10' type='input' updatefunction='irqUpdate' updatefunctionargument='10'/> <netport name='ir11' type='input' updatefunction='irqUpdate' updatefunctionargument='11'/> <netport name='ir12' type='input' updatefunction='irqUpdate' updatefunctionargument='12'/> <netport name='ir13' type='input' updatefunction='irqUpdate' updatefunctionargument='13'/> <netport name='ir14' type='input' updatefunction='irqUpdate' updatefunctionargument='14'/> <netport name='ir15' type='input' updatefunction='irqUpdate' updatefunctionargument='15'/> <netport name='ir16' type='input' updatefunction='irqUpdate' updatefunctionargument='16'/> <netport name='ir17' type='input' updatefunction='irqUpdate' updatefunctionargument='17'/> <netport name='ir18' type='input' updatefunction='irqUpdate' updatefunctionargument='18'/> <netport name='ir19' type='input' updatefunction='irqUpdate' updatefunctionargument='19'/> <netport name='ir20' type='input' updatefunction='irqUpdate' updatefunctionargument='20'/> <netport name='ir21' type='input' updatefunction='irqUpdate' updatefunctionargument='21'/> <netport name='ir22' type='input' updatefunction='irqUpdate' updatefunctionargument='22'/> <netport name='ir23' type='input' updatefunction='irqUpdate' updatefunctionargument='23'/> <netport name='ir24' type='input' updatefunction='irqUpdate' updatefunctionargument='24'/> <netport name='ir25' type='input' updatefunction='irqUpdate' updatefunctionargument='25'/> <netport name='ir26' type='input' updatefunction='irqUpdate' updatefunctionargument='26'/> <netport name='ir27' type='input' updatefunction='irqUpdate' updatefunctionargument='27'/> <netport name='ir28' type='input' updatefunction='irqUpdate' updatefunctionargument='28'/> <netport name='ir29' type='input' updatefunction='irqUpdate' updatefunctionargument='29'/> <netport name='ir30' type='input' updatefunction='irqUpdate' updatefunctionargument='30'/> <netport name='ir31' type='input' updatefunction='irqUpdate' updatefunctionargument='31'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[63] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/IntICP/1.0/pse.igen.xml"
files[63] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='IntICP' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Integrator Board interrupt controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Integrator User Guide Compact Platform Baseboard HBI-0086 (DUI 0159B)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='status' readfunction='readIRQ' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_STATUS'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='level' offset='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_RAWSTAT'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='enable' offset='0x8' width='32' writefunction='writeSET'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_ENABLE_SET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='clr' offset='0xc' width='32' writefunction='writeCLR'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ_ENABLE_CLR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='softset' offset='0x10' readfunction='readLEV' width='32' writefunction='writeSST'> <docsection name='doc' text='Description'> <doctext name='txt' text='INT_SOFTSET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='softclr' offset='0x14' width='32' writefunction='writeSCL'> <docsection name='doc' text='Description'> <doctext name='txt' text='INT_SOFTCLR'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='frqstat' offset='0x20' readfunction='readFIQ' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FRQ_STATUS'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='rawstat' offset='0x24' readfunction='readLevel' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='FRQ_RAWSTAT'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='fiqen' offset='0x28' width='32' writefunction='writeFIQS'> <docsection name='doc' text='Description'> <doctext name='txt' text='FIQ_ENABLESET'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='fiqenclr' offset='0x2c' width='32' writefunction='writeFIQC'> <docsection name='doc' text='Description'> <doctext name='txt' text='FRQ_ENABLECLR'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <netport name='fiq' type='output' updatefunctionargument='0'/> <netport name='ir0' type='input' updatefunction='irqUpdate' updatefunctionargument='0'/> <netport name='ir1' type='input' updatefunction='irqUpdate' updatefunctionargument='1'/> <netport name='ir2' type='input' updatefunction='irqUpdate' updatefunctionargument='2'/> <netport name='ir3' type='input' updatefunction='irqUpdate' updatefunctionargument='3'/> <netport name='ir4' type='input' updatefunction='irqUpdate' updatefunctionargument='4'/> <netport name='ir5' type='input' updatefunction='irqUpdate' updatefunctionargument='5'/> <netport name='ir6' type='input' updatefunction='irqUpdate' updatefunctionargument='6'/> <netport name='ir7' type='input' updatefunction='irqUpdate' updatefunctionargument='7'/> <netport name='ir8' type='input' updatefunction='irqUpdate' updatefunctionargument='8'/> <netport name='ir9' type='input' updatefunction='irqUpdate' updatefunctionargument='9'/> <netport name='ir10' type='input' updatefunction='irqUpdate' updatefunctionargument='10'/> <netport name='ir11' type='input' updatefunction='irqUpdate' updatefunctionargument='11'/> <netport name='ir12' type='input' updatefunction='irqUpdate' updatefunctionargument='12'/> <netport name='ir13' type='input' updatefunction='irqUpdate' updatefunctionargument='13'/> <netport name='ir14' type='input' updatefunction='irqUpdate' updatefunctionargument='14'/> <netport name='ir15' type='input' updatefunction='irqUpdate' updatefunctionargument='15'/> <netport name='ir16' type='input' updatefunction='irqUpdate' updatefunctionargument='16'/> <netport name='ir17' type='input' updatefunction='irqUpdate' updatefunctionargument='17'/> <netport name='ir18' type='input' updatefunction='irqUpdate' updatefunctionargument='18'/> <netport name='ir19' type='input' updatefunction='irqUpdate' updatefunctionargument='19'/> <netport name='ir20' type='input' updatefunction='irqUpdate' updatefunctionargument='20'/> <netport name='ir21' type='input' updatefunction='irqUpdate' updatefunctionargument='21'/> <netport name='ir22' type='input' updatefunction='irqUpdate' updatefunctionargument='22'/> <netport name='ir23' type='input' updatefunction='irqUpdate' updatefunctionargument='23'/> <netport name='ir24' type='input' updatefunction='irqUpdate' updatefunctionargument='24'/> <netport name='ir25' type='input' updatefunction='irqUpdate' updatefunctionargument='25'/> <netport name='ir26' type='input' updatefunction='irqUpdate' updatefunctionargument='26'/> <netport name='ir27' type='input' updatefunction='irqUpdate' updatefunctionargument='27'/> <netport name='ir28' type='input' updatefunction='irqUpdate' updatefunctionargument='28'/> <netport name='ir29' type='input' updatefunction='irqUpdate' updatefunctionargument='29'/> <netport name='ir30' type='input' updatefunction='irqUpdate' updatefunctionargument='30'/> <netport name='ir31' type='input' updatefunction='irqUpdate' updatefunctionargument='31'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[64] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/L2CachePL310/1.0/pse.igen.xml"
files[64] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='L2CachePL310' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL310 L2 Cache Control Registers'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual (ARM DDI 0246)'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='reg0_cache_id' readfunction='readId' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='reg0_cache_type' offset='0x4' readfunction='readType' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg1_control' offset='0x100' readfunction='readCtrl' width='32' writefunction='writeCtrl'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg1_aux_control' offset='0x104' readfunction='readAux' width='32' writefunction='writeAux'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg1_tag_ram_control' offset='0x108' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg1_data_ram_control' offset='0x10c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg2_ev_counter_ctrl' offset='0x200' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg2_ev_counter1_cfg' offset='0x204' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg2_ev_counter0_cfg' offset='0x208' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg2_ev_counter1' offset='0x20c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg2_ev_counter0' offset='0x210' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg2_int_maske' offset='0x214' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='reg2_int_mask_statuse' offset='0x218' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='reg2_int_raw_statuse' offset='0x21c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='reg2_int_cleare' offset='0x220' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_cache_sync' offset='0x730' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_inv_pa' offset='0x770' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_inv_way' offset='0x77c' readfunction='readInvWay' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_clean_pa' offset='0x7b0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_clean_index' offset='0x7b8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_clean_way' offset='0x7bc' readfunction='readCleanWay' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_clean_inv_pa' offset='0x7f0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_clean_inv_index' offset='0x7f8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg7_clean_inv_way' offset='0x7fc' readfunction='readCleanInvWay' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown0' offset='0x900' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown0' offset='0x904' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown1f' offset='0x908' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown1f' offset='0x90c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown2f' offset='0x910' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown2f' offset='0x914' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown3f' offset='0x918' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown3f' offset='0x91c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown4f' offset='0x920' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown4f' offset='0x924' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown5f' offset='0x928' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown5f' offset='0x92c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown6f' offset='0x930' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown6f' offset='0x934' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_d_lockdown7f' offset='0x938' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_i_lockdown7f' offset='0x93c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_lock_line_eng' offset='0x950' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg9_unlock_wayg' offset='0x954' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg12_addr_filt_start' offset='0xc00' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg12_addr_filt_end' offset='0xc04' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg15_debug_ctrl' offset='0xf40' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg15_prefetch_ctrl' offset='0xf60' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='reg15_power_ctrl' offset='0xf80' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text=' '/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[65] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/RtcPL031/1.0/pse.igen.xml"
files[65] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='RtcPL031' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL031 Real Time Clock (RTC)'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual (ARM DDI 0224)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='dr' readfunction='readDR' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data read'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='mr' offset='0x4' width='32' writefunction='writeMR'> <docsection name='doc' text='Description'> <doctext name='txt' text='Match'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='lr' offset='0x8' width='32' writefunction='writeLR'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data load'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='cr' offset='0xc' readfunction='readCR' width='32' writefunction='writeCR'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='im' offset='0x10' width='32' writefunction='writeIM'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt mask'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='is' offset='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Raw interrupt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='mis' offset='0x18' readfunction='readMIS' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Masked interrupt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='icr' offset='0x1c' width='32' writefunction='writeICR'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt clear'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='id0' offset='0xfe0' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id1' offset='0xfe4' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id2' offset='0xfe8' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id3' offset='0xfec' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id4' offset='0xff0' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id5' offset='0xff4' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id6' offset='0xff8' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id7' offset='0xffc' readfunction='readID' width='32'/> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL031 RTC'/> </docsection> </netport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[66] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/SmartLoaderArm64Linux/1.0/pse.igen.xml"
files[66] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='SmartLoaderArm64Linux' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Psuedo-peripheral to perform memory initialisation for an Arm64 Linux kernel boot: Loads Linux kernel image file, device tree blob and (optional) initial ram disk image into memory. Writes tiny boot code at physical memory base to configure regs and then jump to the Kernel entry. Modifies the device tree to always use the spin-table enable-method.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Only supports little endian'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='See ARM Linux boot requirements in Linux source tree at documentation/arm64/booting.txt'/> </docsection> <busmasterport addresswidth='32' mustbeconnected='T' name='mport'> <docsection name='doc' text='Description'> <doctext name='txt' text='Master port - connect to same bus connected to Linux processor&apos;s data port'/> </docsection> </busmasterport> <formalattribute name='kernel' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the the Linux kernel image file (default: Image)'/> </docsection> </formalattribute> <formalattribute name='kerneladdr' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Address to load the Linux kernel image file (default: physicalbase+0x00080000)'/> </docsection> </formalattribute> <formalattribute name='dtb' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the device tree blob file. (required)'/> </docsection> </formalattribute> <formalattribute name='command' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set command line passed to kernel. (optional)'/> </docsection> </formalattribute> <formalattribute name='append' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Append to the command line passed to kernel. (optional)'/> </docsection> </formalattribute> <formalattribute name='initrd' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the initial ram disk file to load. (optional)'/> </docsection> </formalattribute> <formalattribute name='physicalbase' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='The physical address of the base of memory. (default: 0)'/> </docsection> </formalattribute> <formalattribute name='disable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to True to disable the smart loader'/> </docsection> </formalattribute> <formalattribute name='override_timerScaleFactor' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to True to disable the smart loader'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[67] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/SMemCtrlPL354/1.0/pse.igen.xml"
files[67] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='SMemCtrlPL354' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='PL354 Static Memory Controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell Static Memory Controller (PL350 series) Technical Reference Manual (ARM DDI 0380)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='PeriphID0' offset='0xfe0' readfunction='readPeriphID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID1' offset='0xfe4' readfunction='readPeriphID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID2' offset='0xfe8' readfunction='readPeriphID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID3' offset='0xfec' readfunction='readPeriphID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID0' offset='0xff0' readfunction='readPCellID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID1' offset='0xff4' readfunction='readPCellID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID2' offset='0xff8' readfunction='readPCellID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID3' offset='0xffc' readfunction='readPCellID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[68] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/IcpControl/1.0/pse.igen.xml"
files[68] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='IcpControl' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Integrator Board Controller Module'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Integrator User Guide Compact Platform Baseboard HBI-0086 (DUI 0159B)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x10'> <addressblock name='ab' size='0x10' width='32'> <memorymappedregister access='r' isvolatile='T' name='id' readfunction='readID' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CP_IDFIELD'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='flash' offset='0x4' readfunction='readZero' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CP_FLASHPROG'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='intreg' offset='0x8' readfunction='readZero' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CP_INTREG'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='decode' offset='0xc' readfunction='readDecode' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CP_DECODE'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[69] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/SerBusDviRegs/1.0/pse.igen.xml"
files[69] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='SerBusDviRegs' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Versatile Express Serial Bus DVI Registers'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='ARM Motherboard Express ìATX V2M-P1 Technical Reference Manual(ARM DUI 0447G), Section 4.5.8 Two-wire serial bus interface, SBCon'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='Reg' offset='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[70] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/IcpCounterTimer/1.0/pse.igen.xml"
files[70] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='IcpCounterTimer' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM Integrator Board Counter/Timer Module'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='none'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Integrator User Guide Compact Platform Baseboard HBI-0086 (DUI 0159B)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='load0' readfunction='readLimit' userdata='0x0' width='32' writefunction='writeLimit'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='limit0' offset='0x4' readfunction='readValue' userdata='0x0' width='32' writefunction='writeValue'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Value'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control0' offset='0x8' readfunction='readControl' userdata='0x0' width='32' writefunction='writeControl'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control'/> </docsection> <field name='ONESHOT' width='1'/> <field bitoffset='1' name='M32BIT' width='1'/> <field bitoffset='2' name='DIV' width='2'/> <field bitoffset='5' name='IE' width='1'/> <field bitoffset='6' name='PERIODIC' width='1'/> <field bitoffset='7' name='ENABLE' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='intclr0' offset='0xc' userdata='0x0' width='32' writefunction='writeClear'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='intlevel0' offset='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt level'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='mis0' offset='0x14' readfunction='readMIS' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer MIS'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='bgload0' offset='0x18' userdata='0x0' width='32' writefunction='writeBG'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer BG Load'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='load1' offset='0x100' readfunction='readLimit' userdata='0x1' width='32' writefunction='writeLimit'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='limit1' offset='0x104' readfunction='readValue' userdata='0x1' width='32' writefunction='writeValue'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Value'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control1' offset='0x108' readfunction='readControl' userdata='0x1' width='32' writefunction='writeControl'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control'/> </docsection> <field name='ONESHOT' width='1'/> <field bitoffset='1' name='M32BIT' width='1'/> <field bitoffset='2' name='DIV' width='2'/> <field bitoffset='5' name='IE' width='1'/> <field bitoffset='6' name='PERIODIC' width='1'/> <field bitoffset='7' name='ENABLE' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='intclr1' offset='0x10c' userdata='0x1' width='32' writefunction='writeClear'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='intlevel1' offset='0x110' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt level'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='mis1' offset='0x114' readfunction='readMIS' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer MIS'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='bgload1' offset='0x118' userdata='0x1' width='32' writefunction='writeBG'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer BG Load'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='load2' offset='0x200' readfunction='readLimit' userdata='0x2' width='32' writefunction='writeLimit'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='limit2' offset='0x204' readfunction='readValue' userdata='0x2' width='32' writefunction='writeValue'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Value'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control2' offset='0x208' readfunction='readControl' userdata='0x2' width='32' writefunction='writeControl'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control'/> </docsection> <field name='ONESHOT' width='1'/> <field bitoffset='1' name='M32BIT' width='1'/> <field bitoffset='2' name='DIV' width='2'/> <field bitoffset='5' name='IE' width='1'/> <field bitoffset='6' name='PERIODIC' width='1'/> <field bitoffset='7' name='ENABLE' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='intclr2' offset='0x20c' userdata='0x2' width='32' writefunction='writeClear'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Clear'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='intlevel2' offset='0x210' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt level'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='mis2' offset='0x214' readfunction='readMIS' userdata='0x2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer MIS'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='bgload2' offset='0x218' userdata='0x2' width='32' writefunction='writeBG'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer BG Load'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='irq0' type='output' updatefunctionargument='0'/> <netport name='irq1' type='output' updatefunctionargument='0'/> <netport name='irq2' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[71] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/SmartLoaderArmLinux/1.0/pse.igen.xml"
files[71] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='SmartLoaderArmLinux' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Psuedo-peripheral to perform memory initialisation for an ARM based Linux kernel boot: Loads Linux kernel image file and (optional) initial ram disk image into memory. Writes ATAG data into memory. Writes tiny boot code at physical memory base that configures the registers as expected by Linux Kernel and then jumps to boot address (image load address by default).'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Only supports little endian'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='See ARM Linux boot requirements in Linux source tree at documentation/arm/Booting'/> </docsection> <busmasterport addresswidth='32' mustbeconnected='T' name='mport'> <docsection name='doc' text='Description'> <doctext name='txt' text='Master port - connect to same bus connected to Linux processor&apos;s data port'/> </docsection> </busmasterport> <formalattribute name='kernel' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the the Linux kernel image file (e.g. zImage) to load. (required)'/> </docsection> </formalattribute> <formalattribute name='kerneladdr' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Address to load the Linux kernel image file (default: physicalbase+0x00010000)'/> </docsection> </formalattribute> <formalattribute name='initrd' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the initial ram disk file to load. (optional)'/> </docsection> </formalattribute> <formalattribute name='initrdaddr' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Address to load the initial ram disk file (default: physicalbase+0x00d00000)'/> </docsection> </formalattribute> <formalattribute name='atagsaddr' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Address to write Linux ATAGS data (default: physicalbase+0x100)'/> </docsection> </formalattribute> <formalattribute name='physicalbase' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='The physical address of the base of memory. (default: 0)'/> </docsection> </formalattribute> <formalattribute name='memsize' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='The size of memory in bytes. (default: 128M)'/> </docsection> </formalattribute> <formalattribute name='command' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set command line passed to kernel. (optional)'/> </docsection> </formalattribute> <formalattribute name='append' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Append to the command line passed to kernel. (optional)'/> </docsection> </formalattribute> <formalattribute name='boardid' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='The boardid passed to the kernel. (default: ArmIntegrator value = 0x113)'/> </docsection> </formalattribute> <formalattribute name='stackpointer' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='The stackpointer passed to the kernel. (default: memsize+physicalbase)'/> </docsection> </formalattribute> <formalattribute name='bootaddr' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Address to call from smart Loader&apos;s tiny startup code (default: kerneladdr)'/> </docsection> </formalattribute> <formalattribute name='disable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to True to disable the smart loader'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[72] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/DMemCtrlPL341/1.0/pse.igen.xml"
files[72] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='DMemCtrlPL341' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL341 Dynamic Memory Controller Registers'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual (ARM DDI 0418)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='StatusReg' readfunction='readStatusReg' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='UserStatusReg' offset='0x300' readfunction='readUserStatusReg' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID0' offset='0xfe0' readfunction='readPeriphID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID1' offset='0xfe4' readfunction='readPeriphID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID2' offset='0xfe8' readfunction='readPeriphID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PeriphID3' offset='0xfec' readfunction='readPeriphID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID0' offset='0xff0' readfunction='readPCellID0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID1' offset='0xff4' readfunction='readPCellID1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID2' offset='0xff8' readfunction='readPCellID2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PCellID3' offset='0xffc' readfunction='readPCellID3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[73] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.ovpworld.org/peripheral/KbPL050/1.0/pse.igen.xml"
files[73] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' extensionfile='model' imagefile='pse.pse' library='peripheral' name='KbPL050' releasestatus='4' saveRestore='F' vendor='arm.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARM PL050 PS2 Keyboard or mouse controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='None'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual (ARM DDI 0143)'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <formalattribute name='isMouse' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='if non:zero, this device is the mouse (isKeyboard should be 0)'/> </docsection> </formalattribute> <formalattribute name='isKeyboard' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='if non:zero, this device is the keyboard (isMouse should be 0)'/> </docsection> </formalattribute> <formalattribute name='grabDisable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If non:zero, disables grabbing of the mouse by the VGA/input window.'/> </docsection> </formalattribute> <formalattribute name='cursorEnable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If non:zero, shows a basic software cursor in the VGA/input window at the mouse position.'/> </docsection> </formalattribute> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='cr' width='8' writefunction='writeCR'> <docsection name='doc' text='Description'> <doctext name='txt' text='KMICR'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='stat' offset='0x4' readfunction='readSTAT' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='KMISTAT'/> </docsection> <field bitoffset='6' name='TXEMPTY' width='1'/> <field bitoffset='5' name='TXBUSY' width='1'/> <field bitoffset='4' name='RXFULL' width='1'/> <field bitoffset='3' name='RXBUSY' width='1'/> <field bitoffset='2' name='RXPARITY' width='1'/> <field bitoffset='1' name='KMIC' width='1'/> <field name='KMID' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='data' offset='0x8' readfunction='readDATA' width='8' writefunction='writeDATA'> <docsection name='doc' text='Description'> <doctext name='txt' text='KMIDATA'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='clk' offset='0xc' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='KMICLKDIV'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='iir' offset='0x10' readfunction='readIIR' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='KMIIR'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='id0' offset='0xfe0' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id1' offset='0xfe4' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id2' offset='0xfe8' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id3' offset='0xfec' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id4' offset='0xff0' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id5' offset='0xff4' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id6' offset='0xff8' readfunction='readID' width='32'/> <memorymappedregister access='r' isvolatile='T' name='id7' offset='0xffc' readfunction='readID' width='32'/> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[74] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/platform/FreescaleVybridVF5/1.0/platform.igen.xml"
files[74] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='FreescaleVybridVF5' purpose='2' releasestatus='4' stoponctrlc='T' vendor='freescale.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' Freescale Vybrid VF5 platform '/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' Only enough functionality modeled to boot MQX. Most peripherals modeled as dummy register ports. '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Development based on document number: VYBRIDRM Rev. 5, 07/2013'/> </docsection> <bus addresswidth='32' name='pBus'/> <processorinstance endian='little' mips='396.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='DATA'/> <attribute content='Cortex-A5MPx1' name='variant'/> <attribute content='1' name='UAL'/> <attribute content='0x40002000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <attribute content='3' name='override_timerScaleFactor'/> <netportconnection connection='SPI93' name='SPI93'/> <netportconnection connection='SPI94' name='SPI94'/> <netportconnection connection='SPI95' name='SPI95'/> <netportconnection connection='SPI96' name='SPI96'/> </processorinstance> <memoryinstance name='bootrom'> <vlnvreference name='rom'/> <busslaveportconnection connection='pBus' hiaddress='0x17fff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='sysram'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x3f0fffff' loaddress='0x3f000000' name='sp1'/> </memoryinstance> <peripheralinstance name='mcsm'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40001fff' loaddress='0x40001000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma0'> <vlnvreference name='VybridDMA' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40019fff' loaddress='0x40018000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmamux0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40024fff' loaddress='0x40024000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmamux1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40025fff' loaddress='0x40025000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart0'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40027fff' loaddress='0x40027000' name='bport1'/> <netportconnection connection='SPI93' name='Interrupt'/> <attribute content='16' name='fifoSize'/> <attribute content='66000000' name='moduleClkFreq'/> </peripheralinstance> <peripheralinstance name='uart1'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40028fff' loaddress='0x40028000' name='bport1'/> <netportconnection connection='SPI94' name='Interrupt'/> <attribute content='16' name='fifoSize'/> <attribute content='66000000' name='moduleClkFreq'/> </peripheralinstance> <peripheralinstance name='uart2'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40029fff' loaddress='0x40029000' name='bport1'/> <netportconnection connection='SPI95' name='Interrupt'/> <attribute content='8' name='fifoSize'/> <attribute content='66000000' name='moduleClkFreq'/> </peripheralinstance> <peripheralinstance name='uart3'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4002afff' loaddress='0x4002a000' name='bport1'/> <netportconnection connection='SPI96' name='Interrupt'/> <attribute content='8' name='fifoSize'/> <attribute content='66000000' name='moduleClkFreq'/> </peripheralinstance> <peripheralinstance name='iomuxc'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40048fff' loaddress='0x40048000' name='bport1'/> </peripheralinstance> <peripheralinstance name='anadig'> <vlnvreference name='VybridANADIG' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40050fff' loaddress='0x40050000' name='bport1'/> </peripheralinstance> <peripheralinstance name='ccm'> <vlnvreference name='VybridCCM' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4006bfff' loaddress='0x4006b000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma1'> <vlnvreference name='VybridDMA' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40099fff' loaddress='0x40098000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmamux2'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x400a1fff' loaddress='0x400a1000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmamux3'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x400a2fff' loaddress='0x400a2000' name='bport1'/> </peripheralinstance> <peripheralinstance name='ddrmc'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x400aefff' loaddress='0x400ae000' name='bport1'/> </peripheralinstance> <nets name='nets'> <net name='SPI93'/> <net name='SPI94'/> <net name='SPI95'/> <net name='SPI96'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[75] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/platform/FreescaleKinetis60/1.0/platform.igen.xml"
files[75] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='FreescaleKinetis60' purpose='2' releasestatus='4' stoponctrlc='T' vendor='freescale.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' Freescale Kinetis K60 Platform '/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' Only enough functionality modeled to boot MQX. Most peripherals modeled as dummy register ports '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Development based on document number: K60P144M100SF2RM Rev. 6, Nov 2011'/> </docsection> <bus addresswidth='32' name='pBus'/> <memoryinstance name='flash'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='sram'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus' hiaddress='0x2000ffff' loaddress='0x1fff0000' name='sp1'/> </memoryinstance> <processorinstance endian='little' mips='120.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='armm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus' hiaddress='0xffffffff' name='DATA'/> <attribute content='Cortex-M4F' name='variant'/> <attribute content='1' name='UAL'/> <attribute content='4' name='override_priorityBits'/> <attribute content='94' name='override_numInterrupts'/> <netportconnection connection='int45' name='int45'/> <netportconnection connection='int47' name='int47'/> <netportconnection connection='int49' name='int49'/> <netportconnection connection='int51' name='int51'/> <netportconnection connection='int53' name='int53'/> <netportconnection connection='int55' name='int55'/> </processorinstance> <peripheralinstance name='dmac'> <vlnvreference name='KinetisDMAC' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40008fff' loaddress='0x40008000' name='bport1'/> </peripheralinstance> <peripheralinstance name='flexbus'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4000cfff' loaddress='0x4000c000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mpu'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4000dfff' loaddress='0x4000d000' name='bport1'/> </peripheralinstance> <peripheralinstance name='fmc'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4001ffff' loaddress='0x4001f000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmamux0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40021fff' loaddress='0x40021000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmamux1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40022fff' loaddress='0x40022000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4003dfff' loaddress='0x4003d000' name='bport1'/> </peripheralinstance> <peripheralinstance name='simlpl'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40047fff' loaddress='0x40047000' name='bport1'/> </peripheralinstance> <peripheralinstance name='sim'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40048fff' loaddress='0x40048000' name='bport1'/> </peripheralinstance> <peripheralinstance name='amux'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40049fff' loaddress='0x40049000' name='bport1'/> </peripheralinstance> <peripheralinstance name='bmux'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4004afff' loaddress='0x4004a000' name='bport1'/> </peripheralinstance> <peripheralinstance name='cmux'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4004bfff' loaddress='0x4004b000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmux'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4004cfff' loaddress='0x4004c000' name='bport1'/> </peripheralinstance> <peripheralinstance name='emux'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4004dfff' loaddress='0x4004d000' name='bport1'/> </peripheralinstance> <peripheralinstance name='swwd'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40052fff' loaddress='0x40052000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mcg'> <vlnvreference name='KinetisMCG' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40064fff' loaddress='0x40064000' name='bport1'/> </peripheralinstance> <peripheralinstance name='osc0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x40065fff' loaddress='0x40065000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart0'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4006afff' loaddress='0x4006a000' name='bport1'/> <netportconnection connection='int45' name='Interrupt'/> <attribute content='8' name='fifoSize'/> <attribute content='60000000' name='moduleClkFreq'/> <attribute content='uart0_outfile.txt' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart1'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4006bfff' loaddress='0x4006b000' name='bport1'/> <netportconnection connection='int47' name='Interrupt'/> <attribute content='8' name='fifoSize'/> <attribute content='60000000' name='moduleClkFreq'/> <attribute content='1' name='finishOnDisconnect'/> <attribute content='uart1_outfile.txt' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4006cfff' loaddress='0x4006c000' name='bport1'/> <netportconnection connection='int49' name='Interrupt'/> <attribute content='1' name='fifoSize'/> <attribute content='60000000' name='moduleClkFreq'/> <attribute content='1' name='finishOnDisconnect'/> <attribute content='uart2_outfile.txt' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart3'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4006dfff' loaddress='0x4006d000' name='bport1'/> <netportconnection connection='int51' name='Interrupt'/> <attribute content='1' name='fifoSize'/> <attribute content='60000000' name='moduleClkFreq'/> <attribute content='1' name='finishOnDisconnect'/> <attribute content='uart3_outfile.txt' name='outfile'/> </peripheralinstance> <peripheralinstance name='llwu'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4007cfff' loaddress='0x4007c000' name='bport1'/> </peripheralinstance> <peripheralinstance name='pmc'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4007dfff' loaddress='0x4007d000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4007efff' loaddress='0x4007e000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rcm'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x4007ffff' loaddress='0x4007f000' name='bport1'/> </peripheralinstance> <peripheralinstance name='osc1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x400e5fff' loaddress='0x400e5000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart4'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x400eafff' loaddress='0x400ea000' name='bport1'/> <netportconnection connection='int53' name='Interrupt'/> <attribute content='1' name='fifoSize'/> <attribute content='60000000' name='moduleClkFreq'/> <attribute content='1' name='finishOnDisconnect'/> <attribute content='uart4_outfile.txt' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart5'> <vlnvreference name='Uart' vendor='freescale.ovpworld.org'/> <busslaveportconnection connection='pBus' hiaddress='0x400ebfff' loaddress='0x400eb000' name='bport1'/> <netportconnection connection='int55' name='Interrupt'/> <attribute content='1' name='fifoSize'/> <attribute content='60000000' name='moduleClkFreq'/> <attribute content='1' name='finishOnDisconnect'/> <attribute content='uart5_outfile.txt' name='outfile'/> </peripheralinstance> <formalarg description='enable console on UART0' mustbespecified='F' name='uart0console' type='boolvar'/> <formalarg description='enable console on UART1' mustbespecified='F' name='uart1console' type='boolvar'/> <formalarg description='enable console on UART2' mustbespecified='F' name='uart2console' type='boolvar'/> <formalarg description='enable console on UART3' mustbespecified='F' name='uart3console' type='boolvar'/> <formalarg description='enable console on UART4' mustbespecified='F' name='uart4console' type='boolvar'/> <formalarg description='enable console on UART5' mustbespecified='F' name='uart5console' type='boolvar'/> <nets name='nets'> <net name='int45'/> <net name='int47'/> <net name='int49'/> <net name='int51'/> <net name='int53'/> <net name='int55'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[76] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisCRC/1.0/pse.igen.xml"
files[76] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisCRC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0xc' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CRC' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='4294967295'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CRC Data Register, offset: 0x0 '/> </docsection> <field name='LL' width='8'/> <field bitoffset='8' name='LU' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='24' name='HU' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPOLY' offset='0x4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='4129'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CRC Polynomial Register, offset: 0x4 '/> </docsection> <field name='LOW' width='16'/> <field bitoffset='16' name='HIGH' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTRL' offset='0x8' width='32' writemask='4143972352'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CRC Control Register, offset: 0x8 '/> </docsection> <field bitoffset='24' name='TCRC' width='1'/> <field bitoffset='25' name='WAS' width='1'/> <field bitoffset='26' name='FXOR' width='1'/> <field bitoffset='28' name='TOTR' width='2'/> <field bitoffset='30' name='TOT' width='2'/> <field bitoffset='0' name='__pad0' width='24'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[77] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisPDB/1.0/pse.igen.xml"
files[77] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisPDB' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1a4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='SC' width='32' writemask='1048559'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status and Control Register, offset: 0x0 '/> </docsection> <field bitoffset='1' name='CONT' width='1'/> <field bitoffset='15' name='DMAEN' width='1'/> <field bitoffset='18' name='LDMOD' width='2'/> <field name='LDOK' width='1'/> <field bitoffset='2' name='MULT' width='2'/> <field bitoffset='17' name='PDBEIE' width='1'/> <field bitoffset='7' name='PDBEN' width='1'/> <field bitoffset='5' name='PDBIE' width='1'/> <field bitoffset='6' name='PDBIF' width='1'/> <field bitoffset='12' name='PRESCALER' width='3'/> <field bitoffset='16' name='SWTRIG' width='1'/> <field bitoffset='8' name='TRGSEL' width='4'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MOD' offset='0x4' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='65535'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Modulus Register, offset: 0x4 '/> </docsection> <field bitoffset='0' name='MOD' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNT' offset='0x8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='CNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IDLY' offset='0xc' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='65535'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Delay Register, offset: 0xC '/> </docsection> <field bitoffset='0' name='IDLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH0C1' offset='0x10' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Control Register 1, array offset: 0x10, array step: 0x28 '/> </docsection> <field bitoffset='16' name='BB' width='8'/> <field name='EN' width='8'/> <field bitoffset='8' name='TOS' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH0S' offset='0x14' width='32' writemask='16711935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Status Register, array offset: 0x14, array step: 0x28 '/> </docsection> <field bitoffset='16' name='CF' width='8'/> <field name='ERR' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH0DLY0' offset='0x18' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH0DLY1' offset='0x1c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH1C1' offset='0x38' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Control Register 1, array offset: 0x10, array step: 0x28 '/> </docsection> <field bitoffset='16' name='BB' width='8'/> <field name='EN' width='8'/> <field bitoffset='8' name='TOS' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH1S' offset='0x3c' width='32' writemask='16711935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Status Register, array offset: 0x14, array step: 0x28 '/> </docsection> <field bitoffset='16' name='CF' width='8'/> <field name='ERR' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH1DLY0' offset='0x40' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH1DLY1' offset='0x44' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH2C1' offset='0x60' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Control Register 1, array offset: 0x10, array step: 0x28 '/> </docsection> <field bitoffset='16' name='BB' width='8'/> <field name='EN' width='8'/> <field bitoffset='8' name='TOS' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH2S' offset='0x64' width='32' writemask='16711935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Status Register, array offset: 0x14, array step: 0x28 '/> </docsection> <field bitoffset='16' name='CF' width='8'/> <field name='ERR' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH2DLY0' offset='0x68' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH2DLY1' offset='0x6c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH3C1' offset='0x88' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Control Register 1, array offset: 0x10, array step: 0x28 '/> </docsection> <field bitoffset='16' name='BB' width='8'/> <field name='EN' width='8'/> <field bitoffset='8' name='TOS' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH3S' offset='0x8c' width='32' writemask='16711935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Status Register, array offset: 0x14, array step: 0x28 '/> </docsection> <field bitoffset='16' name='CF' width='8'/> <field name='ERR' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH3DLY0' offset='0x90' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CH3DLY1' offset='0x94' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 '/> </docsection> <field bitoffset='0' name='DLY' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DACINTC0' offset='0x150' width='32' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Interval Trigger n Control Register, array offset: 0x150, array step: 0x8 '/> </docsection> <field bitoffset='1' name='EXT' width='1'/> <field name='TOE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DACINT0' offset='0x154' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Interval n Register, array offset: 0x154, array step: 0x8 '/> </docsection> <field bitoffset='0' name='INT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DACINTC1' offset='0x158' width='32' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Interval Trigger n Control Register, array offset: 0x150, array step: 0x8 '/> </docsection> <field bitoffset='1' name='EXT' width='1'/> <field name='TOE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DACINT1' offset='0x15c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Interval n Register, array offset: 0x154, array step: 0x8 '/> </docsection> <field bitoffset='0' name='INT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='POEN' offset='0x190' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pulse-Out n Enable Register, offset: 0x190 '/> </docsection> <field bitoffset='0' name='POEN' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PO0DLY' offset='0x194' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 '/> </docsection> <field bitoffset='16' name='DLY1' width='16'/> <field name='DLY2' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PO1DLY' offset='0x198' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 '/> </docsection> <field bitoffset='16' name='DLY1' width='16'/> <field name='DLY2' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PO2DLY' offset='0x19c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 '/> </docsection> <field bitoffset='16' name='DLY1' width='16'/> <field name='DLY2' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PO3DLY' offset='0x1a0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 '/> </docsection> <field bitoffset='16' name='DLY1' width='16'/> <field name='DLY2' width='16'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[78] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisFB/1.0/pse.igen.xml"
files[78] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisFB' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x64' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CSAR0' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select address register, array offset: 0x0, array step: 0xC '/> </docsection> <field bitoffset='16' name='BA' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSMR0' offset='0x4' width='32' writemask='4294902016'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select mask register, array offset: 0x4, array step: 0xC '/> </docsection> <field bitoffset='16' name='BAM' width='16'/> <field name='V' width='1'/> <field bitoffset='8' name='WP' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSCR0' offset='0x8' width='32' writemask='4244635640'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select control register, array offset: 0x8, array step: 0xC '/> </docsection> <field bitoffset='8' name='AA' width='1'/> <field bitoffset='20' name='ASET' width='2'/> <field bitoffset='5' name='BEM' width='1'/> <field bitoffset='9' name='BLS' width='1'/> <field bitoffset='4' name='BSTR' width='1'/> <field bitoffset='3' name='BSTW' width='1'/> <field bitoffset='22' name='EXTS' width='1'/> <field bitoffset='6' name='PS' width='2'/> <field bitoffset='18' name='RDAH' width='2'/> <field bitoffset='26' name='SWS' width='6'/> <field bitoffset='23' name='SWSEN' width='1'/> <field bitoffset='16' name='WRAH' width='2'/> <field bitoffset='10' name='WS' width='6'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='24' name='__pad24' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSAR1' offset='0xc' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select address register, array offset: 0x0, array step: 0xC '/> </docsection> <field bitoffset='16' name='BA' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSMR1' offset='0x10' width='32' writemask='4294902016'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select mask register, array offset: 0x4, array step: 0xC '/> </docsection> <field bitoffset='16' name='BAM' width='16'/> <field name='V' width='1'/> <field bitoffset='8' name='WP' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSCR1' offset='0x14' width='32' writemask='4244635640'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select control register, array offset: 0x8, array step: 0xC '/> </docsection> <field bitoffset='8' name='AA' width='1'/> <field bitoffset='20' name='ASET' width='2'/> <field bitoffset='5' name='BEM' width='1'/> <field bitoffset='9' name='BLS' width='1'/> <field bitoffset='4' name='BSTR' width='1'/> <field bitoffset='3' name='BSTW' width='1'/> <field bitoffset='22' name='EXTS' width='1'/> <field bitoffset='6' name='PS' width='2'/> <field bitoffset='18' name='RDAH' width='2'/> <field bitoffset='26' name='SWS' width='6'/> <field bitoffset='23' name='SWSEN' width='1'/> <field bitoffset='16' name='WRAH' width='2'/> <field bitoffset='10' name='WS' width='6'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='24' name='__pad24' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSAR2' offset='0x18' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select address register, array offset: 0x0, array step: 0xC '/> </docsection> <field bitoffset='16' name='BA' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSMR2' offset='0x1c' width='32' writemask='4294902016'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select mask register, array offset: 0x4, array step: 0xC '/> </docsection> <field bitoffset='16' name='BAM' width='16'/> <field name='V' width='1'/> <field bitoffset='8' name='WP' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSCR2' offset='0x20' width='32' writemask='4244635640'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select control register, array offset: 0x8, array step: 0xC '/> </docsection> <field bitoffset='8' name='AA' width='1'/> <field bitoffset='20' name='ASET' width='2'/> <field bitoffset='5' name='BEM' width='1'/> <field bitoffset='9' name='BLS' width='1'/> <field bitoffset='4' name='BSTR' width='1'/> <field bitoffset='3' name='BSTW' width='1'/> <field bitoffset='22' name='EXTS' width='1'/> <field bitoffset='6' name='PS' width='2'/> <field bitoffset='18' name='RDAH' width='2'/> <field bitoffset='26' name='SWS' width='6'/> <field bitoffset='23' name='SWSEN' width='1'/> <field bitoffset='16' name='WRAH' width='2'/> <field bitoffset='10' name='WS' width='6'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='24' name='__pad24' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSAR3' offset='0x24' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select address register, array offset: 0x0, array step: 0xC '/> </docsection> <field bitoffset='16' name='BA' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSMR3' offset='0x28' width='32' writemask='4294902016'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select mask register, array offset: 0x4, array step: 0xC '/> </docsection> <field bitoffset='16' name='BAM' width='16'/> <field name='V' width='1'/> <field bitoffset='8' name='WP' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSCR3' offset='0x2c' width='32' writemask='4244635640'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select control register, array offset: 0x8, array step: 0xC '/> </docsection> <field bitoffset='8' name='AA' width='1'/> <field bitoffset='20' name='ASET' width='2'/> <field bitoffset='5' name='BEM' width='1'/> <field bitoffset='9' name='BLS' width='1'/> <field bitoffset='4' name='BSTR' width='1'/> <field bitoffset='3' name='BSTW' width='1'/> <field bitoffset='22' name='EXTS' width='1'/> <field bitoffset='6' name='PS' width='2'/> <field bitoffset='18' name='RDAH' width='2'/> <field bitoffset='26' name='SWS' width='6'/> <field bitoffset='23' name='SWSEN' width='1'/> <field bitoffset='16' name='WRAH' width='2'/> <field bitoffset='10' name='WS' width='6'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='24' name='__pad24' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSAR4' offset='0x30' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select address register, array offset: 0x0, array step: 0xC '/> </docsection> <field bitoffset='16' name='BA' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSMR4' offset='0x34' width='32' writemask='4294902016'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select mask register, array offset: 0x4, array step: 0xC '/> </docsection> <field bitoffset='16' name='BAM' width='16'/> <field name='V' width='1'/> <field bitoffset='8' name='WP' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSCR4' offset='0x38' width='32' writemask='4244635640'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select control register, array offset: 0x8, array step: 0xC '/> </docsection> <field bitoffset='8' name='AA' width='1'/> <field bitoffset='20' name='ASET' width='2'/> <field bitoffset='5' name='BEM' width='1'/> <field bitoffset='9' name='BLS' width='1'/> <field bitoffset='4' name='BSTR' width='1'/> <field bitoffset='3' name='BSTW' width='1'/> <field bitoffset='22' name='EXTS' width='1'/> <field bitoffset='6' name='PS' width='2'/> <field bitoffset='18' name='RDAH' width='2'/> <field bitoffset='26' name='SWS' width='6'/> <field bitoffset='23' name='SWSEN' width='1'/> <field bitoffset='16' name='WRAH' width='2'/> <field bitoffset='10' name='WS' width='6'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='24' name='__pad24' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSAR5' offset='0x3c' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select address register, array offset: 0x0, array step: 0xC '/> </docsection> <field bitoffset='16' name='BA' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSMR5' offset='0x40' width='32' writemask='4294902016'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select mask register, array offset: 0x4, array step: 0xC '/> </docsection> <field bitoffset='16' name='BAM' width='16'/> <field name='V' width='1'/> <field bitoffset='8' name='WP' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSCR5' offset='0x44' width='32' writemask='4244635640'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select control register, array offset: 0x8, array step: 0xC '/> </docsection> <field bitoffset='8' name='AA' width='1'/> <field bitoffset='20' name='ASET' width='2'/> <field bitoffset='5' name='BEM' width='1'/> <field bitoffset='9' name='BLS' width='1'/> <field bitoffset='4' name='BSTR' width='1'/> <field bitoffset='3' name='BSTW' width='1'/> <field bitoffset='22' name='EXTS' width='1'/> <field bitoffset='6' name='PS' width='2'/> <field bitoffset='18' name='RDAH' width='2'/> <field bitoffset='26' name='SWS' width='6'/> <field bitoffset='23' name='SWSEN' width='1'/> <field bitoffset='16' name='WRAH' width='2'/> <field bitoffset='10' name='WS' width='6'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='24' name='__pad24' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSPMCR' offset='0x60' width='32' writemask='4294963200'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Chip select port multiplexing control register, offset: 0x60 '/> </docsection> <field bitoffset='28' name='GROUP1' width='4'/> <field bitoffset='24' name='GROUP2' width='4'/> <field bitoffset='20' name='GROUP3' width='4'/> <field bitoffset='16' name='GROUP4' width='4'/> <field bitoffset='12' name='GROUP5' width='4'/> <field bitoffset='0' name='__pad0' width='12'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[79] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridI2C/1.0/pse.igen.xml"
files[79] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridI2C' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x7' width='8'> <memorymappedregister access='rw' isvolatile='T' name='IBAD' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Address Register, offset: 0x0'/> </docsection> <field bitoffset='1' name='ADR' width='7'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IBFD' offset='0x1' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Frequency Divider Register, offset: 0x1'/> </docsection> <field bitoffset='0' name='IBC' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IBCR' offset='0x2' width='8' writemask='254'> <reset mask='255' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Control Register, offset: 0x2'/> </docsection> <field bitoffset='1' name='DMAEN' width='1'/> <field bitoffset='6' name='IBIE' width='1'/> <field bitoffset='7' name='MDIS' width='1'/> <field bitoffset='5' name='MSSL' width='1'/> <field bitoffset='3' name='NOACK' width='1'/> <field bitoffset='2' name='RSTA' width='1'/> <field bitoffset='4' name='TXRX' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IBSR' offset='0x3' width='8' writefunction='BSRWrite1C' writemask='18'> <reset mask='255' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Status Register, offset: 0x3'/> </docsection> <field bitoffset='6' name='IAAS' width='1'/> <field bitoffset='4' name='IBAL' width='1'/> <field bitoffset='5' name='IBB' width='1'/> <field bitoffset='1' name='IBIF' width='1'/> <field name='RXAK' width='1'/> <field bitoffset='2' name='SRW' width='1'/> <field bitoffset='7' name='TCF' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IBDR' offset='0x4' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Data I/O Register, offset: 0x4'/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IBIC' offset='0x5' width='8' writemask='128'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Interrupt Config Register, offset: 0x5'/> </docsection> <field bitoffset='7' name='BIIE' width='1'/> <field bitoffset='0' name='__pad0' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IBDBG' offset='0x6' width='8' writemask='1'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Bus Debug Register, offset: 0x6'/> </docsection> <field name='IPG_DEBUG_EN' width='1'/> <field bitoffset='1' name='IPG_DEBUG_HALTED' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[80] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisCAN/1.0/pse.igen.xml"
files[80] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisCAN' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x8c0' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MCR' width='32' writemask='4142347135'> <reset mask='4294967295' name='Reset' value='3633315855'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Module Configuration Register, offset: 0x0 '/> </docsection> <field name='MAXMB' width='7'/> <field bitoffset='8' name='IDAM' width='2'/> <field bitoffset='12' name='AEN' width='1'/> <field bitoffset='13' name='LPRIOEN' width='1'/> <field bitoffset='16' name='IRMQ' width='1'/> <field bitoffset='17' name='SRXDIS' width='1'/> <field bitoffset='18' name='DOZE' width='1'/> <field bitoffset='20' name='LPMACK' width='1'/> <field bitoffset='21' name='WRNEN' width='1'/> <field bitoffset='22' name='SLFWAK' width='1'/> <field bitoffset='23' name='SUPV' width='1'/> <field bitoffset='24' name='FRZACK' width='1'/> <field bitoffset='25' name='SOFTRST' width='1'/> <field bitoffset='26' name='WAKMSK' width='1'/> <field bitoffset='27' name='NOTRDY' width='1'/> <field bitoffset='28' name='HALT' width='1'/> <field bitoffset='29' name='RFEN' width='1'/> <field bitoffset='30' name='FRZ' width='1'/> <field bitoffset='31' name='MDIS' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='10' name='__pad10' width='2'/> <field bitoffset='14' name='__pad14' width='2'/> <field bitoffset='19' name='__pad19' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTRL1' offset='0x4' width='32' writemask='4294966527'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control 1 Register, offset: 0x4 '/> </docsection> <field name='PROPSEG' width='3'/> <field bitoffset='3' name='LOM' width='1'/> <field bitoffset='4' name='LBUF' width='1'/> <field bitoffset='5' name='TSYN' width='1'/> <field bitoffset='6' name='BOFFREC' width='1'/> <field bitoffset='7' name='SMP' width='1'/> <field bitoffset='10' name='RWRNMSK' width='1'/> <field bitoffset='11' name='TWRNMSK' width='1'/> <field bitoffset='12' name='LPB' width='1'/> <field bitoffset='13' name='CLKSRC' width='1'/> <field bitoffset='14' name='ERRMSK' width='1'/> <field bitoffset='15' name='BOFFMSK' width='1'/> <field bitoffset='16' name='PSEG2' width='3'/> <field bitoffset='19' name='PSEG1' width='3'/> <field bitoffset='22' name='RJW' width='2'/> <field bitoffset='24' name='PRESDIV' width='8'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIMER' offset='0x8' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Free Running Timer, offset: 0x8 '/> </docsection> <field bitoffset='0' name='TIMER' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXMGMASK' offset='0x10' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='4294967295'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Mailboxes Global Mask Register, offset: 0x10 '/> </docsection> <field bitoffset='0' name='MG' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RX14MASK' offset='0x14' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='4294967295'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx 14 Mask Register, offset: 0x14 '/> </docsection> <field bitoffset='0' name='RX14M' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RX15MASK' offset='0x18' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='4294967295'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx 15 Mask Register, offset: 0x18 '/> </docsection> <field bitoffset='0' name='RX15M' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ECR' offset='0x1c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Counter, offset: 0x1C '/> </docsection> <field name='TXERRCNT' width='8'/> <field bitoffset='8' name='RXERRCNT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ESR1' offset='0x20' width='32' writemask='196615'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error and Status 1 Register, offset: 0x20 '/> </docsection> <field name='WAKINT' width='1'/> <field bitoffset='1' name='ERRINT' width='1'/> <field bitoffset='2' name='BOFFINT' width='1'/> <field bitoffset='3' name='RX' width='1'/> <field bitoffset='4' name='FLTCONF' width='2'/> <field bitoffset='6' name='TX' width='1'/> <field bitoffset='7' name='IDLE' width='1'/> <field bitoffset='8' name='RXWRN' width='1'/> <field bitoffset='9' name='TXWRN' width='1'/> <field bitoffset='10' name='STFERR' width='1'/> <field bitoffset='11' name='FRMERR' width='1'/> <field bitoffset='12' name='CRCERR' width='1'/> <field bitoffset='13' name='ACKERR' width='1'/> <field bitoffset='14' name='BIT0ERR' width='1'/> <field bitoffset='15' name='BIT1ERR' width='1'/> <field bitoffset='16' name='RWRNINT' width='1'/> <field bitoffset='17' name='TWRNINT' width='1'/> <field bitoffset='18' name='SYNCH' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMASK2' offset='0x24' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Masks 2 Register, offset: 0x24 '/> </docsection> <field bitoffset='0' name='BUFHM' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMASK1' offset='0x28' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Masks 1 Register, offset: 0x28 '/> </docsection> <field bitoffset='0' name='BUFLM' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IFLAG2' offset='0x2c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Flags 2 Register, offset: 0x2C '/> </docsection> <field bitoffset='0' name='BUFHI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IFLAG1' offset='0x30' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Flags 1 Register, offset: 0x30 '/> </docsection> <field name='BUF4TO0I' width='5'/> <field bitoffset='5' name='BUF5I' width='1'/> <field bitoffset='6' name='BUF6I' width='1'/> <field bitoffset='7' name='BUF7I' width='1'/> <field bitoffset='8' name='BUF31TO8I' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTRL2' offset='0x34' width='32' writemask='536805376'> <reset mask='4294967295' name='Reset' value='11534336'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control 2 Register, offset: 0x34 '/> </docsection> <field bitoffset='16' name='EACEN' width='1'/> <field bitoffset='17' name='RRS' width='1'/> <field bitoffset='18' name='MRP' width='1'/> <field bitoffset='19' name='TASD' width='5'/> <field bitoffset='24' name='RFFN' width='4'/> <field bitoffset='28' name='WRMFRZ' width='1'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ESR2' offset='0x38' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error and Status 2 Register, offset: 0x38 '/> </docsection> <field bitoffset='13' name='IMB' width='1'/> <field bitoffset='14' name='VPS' width='1'/> <field bitoffset='16' name='LPTM' width='7'/> <field bitoffset='0' name='__pad0' width='13'/> <field bitoffset='15' name='__pad15' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CRCR' offset='0x44' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CRC Register, offset: 0x44 '/> </docsection> <field name='TXCRC' width='15'/> <field bitoffset='16' name='MBCRC' width='7'/> <field bitoffset='15' name='__pad15' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXFGMASK' offset='0x48' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='4294967295'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx FIFO Global Mask Register, offset: 0x48 '/> </docsection> <field bitoffset='0' name='FGM' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFIR' offset='0x4c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx FIFO Information Register, offset: 0x4C '/> </docsection> <field bitoffset='0' name='IDHIT' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR0' offset='0x880' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR1' offset='0x884' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR2' offset='0x888' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR3' offset='0x88c' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR4' offset='0x890' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR5' offset='0x894' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR6' offset='0x898' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR7' offset='0x89c' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR8' offset='0x8a0' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR9' offset='0x8a4' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR10' offset='0x8a8' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR11' offset='0x8ac' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR12' offset='0x8b0' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR13' offset='0x8b4' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR14' offset='0x8b8' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RXIMR15' offset='0x8bc' width='32' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 '/> </docsection> <field bitoffset='0' name='MI' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[81] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisSMC/1.0/pse.igen.xml"
files[81] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisSMC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PMPROT' width='8' writemask='42'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Power Mode Protection Register, offset: 0x0 '/> </docsection> <field bitoffset='3' name='ALLS' width='1'/> <field bitoffset='1' name='AVLLS' width='1'/> <field bitoffset='5' name='AVLP' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='2' name='__pad2' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMCTRL' offset='0x1' width='8' writemask='231'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Power Mode Control Register, offset: 0x1 '/> </docsection> <field bitoffset='7' name='LPWUI' width='1'/> <field bitoffset='5' name='RUNM' width='2'/> <field bitoffset='3' name='STOPA' width='1'/> <field name='STOPM' width='3'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='VLLSCTRL' offset='0x2' width='8' writemask='7'> <reset mask='255' name='Reset' value='3'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VLLS Control Register, offset: 0x2 '/> </docsection> <field bitoffset='0' name='VLLSM' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PMSTAT' offset='0x3' width='8'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Power Mode Status Register, offset: 0x3 '/> </docsection> <field bitoffset='0' name='PMSTAT' width='7'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[82] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisPIT/1.0/pse.igen.xml"
files[82] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisPIT' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x140' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MCR' width='32' writefunction='writeMCR' writemask='3'> <reset mask='4294967295' name='Reset' value='2'/> <docsection name='doc' text='Description'> <doctext name='txt' text='PIT Module Control Register, offset: 0x0 '/> </docsection> <field name='FRZ' width='1'/> <field bitoffset='1' name='MDIS' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LDVAL0' offset='0x100' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load Value Register, array offset: 0x100, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TSV' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CVAL0' offset='0x104' readfunction='readCVAL' viewfunction='viewCVAL' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Current Timer Value Register, array offset: 0x104, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TVL' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCTRL0' offset='0x108' width='32' writefunction='writeTCTRL' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Register, array offset: 0x108, array step: 0x10 '/> </docsection> <field name='TEN' width='1'/> <field bitoffset='1' name='TIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TFLG0' offset='0x10c' width='32' writefunction='writeTFLG' writemask='1'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Flag Register, array offset: 0x10C, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TIF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LDVAL1' offset='0x110' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load Value Register, array offset: 0x100, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TSV' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CVAL1' offset='0x114' readfunction='readCVAL' viewfunction='viewCVAL' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Current Timer Value Register, array offset: 0x104, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TVL' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCTRL1' offset='0x118' width='32' writefunction='writeTCTRL' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Register, array offset: 0x108, array step: 0x10 '/> </docsection> <field name='TEN' width='1'/> <field bitoffset='1' name='TIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TFLG1' offset='0x11c' width='32' writefunction='writeTFLG' writemask='1'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Flag Register, array offset: 0x10C, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TIF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LDVAL2' offset='0x120' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load Value Register, array offset: 0x100, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TSV' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CVAL2' offset='0x124' readfunction='readCVAL' viewfunction='viewCVAL' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Current Timer Value Register, array offset: 0x104, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TVL' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCTRL2' offset='0x128' width='32' writefunction='writeTCTRL' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Register, array offset: 0x108, array step: 0x10 '/> </docsection> <field name='TEN' width='1'/> <field bitoffset='1' name='TIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TFLG2' offset='0x12c' width='32' writefunction='writeTFLG' writemask='1'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Flag Register, array offset: 0x10C, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TIF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LDVAL3' offset='0x130' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Load Value Register, array offset: 0x100, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TSV' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CVAL3' offset='0x134' readfunction='readCVAL' viewfunction='viewCVAL' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Current Timer Value Register, array offset: 0x104, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TVL' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCTRL3' offset='0x138' width='32' writefunction='writeTCTRL' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Register, array offset: 0x108, array step: 0x10 '/> </docsection> <field name='TEN' width='1'/> <field bitoffset='1' name='TIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TFLG3' offset='0x13c' width='32' writefunction='writeTFLG' writemask='1'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Flag Register, array offset: 0x10C, array step: 0x10 '/> </docsection> <field bitoffset='0' name='TIF' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <netport name='irq0' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ0 port'/> </docsection> </netport> <netport name='trg0' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trigger0 port'/> </docsection> </netport> <netport name='irq1' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ1 port'/> </docsection> </netport> <netport name='trg1' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trigger1 port'/> </docsection> </netport> <netport name='irq2' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ2 port'/> </docsection> </netport> <netport name='trg2' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trigger2 port'/> </docsection> </netport> <netport name='irq3' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ3 port'/> </docsection> </netport> <netport name='trg3' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trigger3 port'/> </docsection> </netport> <formalattribute name='frequency' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Frequency of the clock input in Hz (default is 80MHz)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[83] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridADC/1.0/pse.igen.xml"
files[83] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridADC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x34' width='32'> <memorymappedregister access='rw' isvolatile='T' name='HC0' width='32' writemask='159'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control register for hardware triggers, offset: 0x0'/> </docsection> <field name='ADCH' width='5'/> <field bitoffset='7' name='AIEN' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HC1' offset='0x4' width='32' writemask='159'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control register for hardware triggers, offset: 0x4'/> </docsection> <field name='ADCH' width='5'/> <field bitoffset='7' name='AIEN' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HS' offset='0x8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status register for HW triggers, offset: 0x8'/> </docsection> <field name='COCO1' width='1'/> <field bitoffset='1' name='COCO2' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='R0' offset='0xc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Data result register for HW triggers, offset: 0xC'/> </docsection> <field bitoffset='0' name='D' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='R1' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Data result register for HW triggers, offset: 0x10'/> </docsection> <field bitoffset='0' name='D' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFG' offset='0x14' width='32' writemask='131071'> <reset mask='4294967295' name='Reset' value='512'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Configuration register, offset: 0x14'/> </docsection> <field bitoffset='10' name='ADHSC' width='1'/> <field name='ADICLK' width='2'/> <field bitoffset='5' name='ADIV' width='2'/> <field bitoffset='7' name='ADLPC' width='1'/> <field bitoffset='4' name='ADLSMP' width='1'/> <field bitoffset='8' name='ADSTS' width='2'/> <field bitoffset='13' name='ADTRG' width='1'/> <field bitoffset='14' name='AVGS' width='2'/> <field bitoffset='2' name='MODE' width='2'/> <field bitoffset='16' name='OVWREN' width='1'/> <field bitoffset='11' name='REFSEL' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GC' offset='0x18' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General control register, offset: 0x18'/> </docsection> <field bitoffset='4' name='ACFE' width='1'/> <field bitoffset='3' name='ACFGT' width='1'/> <field bitoffset='2' name='ACREN' width='1'/> <field name='ADACKEN' width='1'/> <field bitoffset='6' name='ADCO' width='1'/> <field bitoffset='5' name='AVGE' width='1'/> <field bitoffset='7' name='CAL' width='1'/> <field bitoffset='1' name='DMAEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GS' offset='0x1c' width='32' writefunction='GSWrite1C' writemask='6'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General status register, offset: 0x1C'/> </docsection> <field name='ADACT' width='1'/> <field bitoffset='2' name='AWKST' width='1'/> <field bitoffset='1' name='CALF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CV' offset='0x20' width='32' writemask='268374015'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare value register, offset: 0x20'/> </docsection> <field name='CV1' width='12'/> <field bitoffset='16' name='CV2' width='12'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OFS' offset='0x24' width='32' writemask='8191'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Offset correction value register, offset: 0x24'/> </docsection> <field name='OFS' width='12'/> <field bitoffset='12' name='SIGN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CAL' offset='0x28' width='32' writemask='15'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Calibration value register, offset: 0x28'/> </docsection> <field bitoffset='0' name='CAL_CODE' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCTL' offset='0x30' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin control register, offset: 0x30'/> </docsection> <field name='ADPC0' width='1'/> <field bitoffset='1' name='ADPC1' width='1'/> <field bitoffset='10' name='ADPC10' width='1'/> <field bitoffset='11' name='ADPC11' width='1'/> <field bitoffset='12' name='ADPC12' width='1'/> <field bitoffset='13' name='ADPC13' width='1'/> <field bitoffset='14' name='ADPC14' width='1'/> <field bitoffset='15' name='ADPC15' width='1'/> <field bitoffset='16' name='ADPC16' width='1'/> <field bitoffset='17' name='ADPC17' width='1'/> <field bitoffset='18' name='ADPC18' width='1'/> <field bitoffset='19' name='ADPC19' width='1'/> <field bitoffset='2' name='ADPC2' width='1'/> <field bitoffset='20' name='ADPC20' width='1'/> <field bitoffset='21' name='ADPC21' width='1'/> <field bitoffset='22' name='ADPC22' width='1'/> <field bitoffset='23' name='ADPC23' width='1'/> <field bitoffset='3' name='ADPC3' width='1'/> <field bitoffset='4' name='ADPC4' width='1'/> <field bitoffset='5' name='ADPC5' width='1'/> <field bitoffset='6' name='ADPC6' width='1'/> <field bitoffset='7' name='ADPC7' width='1'/> <field bitoffset='8' name='ADPC8' width='1'/> <field bitoffset='9' name='ADPC9' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[84] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisRFVBAT/1.0/pse.igen.xml"
files[84] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisRFVBAT' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x20' width='32'> <memorymappedregister access='rw' isvolatile='T' name='REGA' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGB' offset='0x4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGC' offset='0x8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGD' offset='0xc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGE' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGF' offset='0x14' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGG' offset='0x18' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGH' offset='0x1c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VBAT register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[85] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisDMAMUX/1.0/pse.igen.xml"
files[85] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisDMAMUX' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x10' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CHCFG0' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG1' offset='0x1' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG2' offset='0x2' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG3' offset='0x3' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG4' offset='0x4' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG5' offset='0x5' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG6' offset='0x6' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG7' offset='0x7' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG8' offset='0x8' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG9' offset='0x9' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG10' offset='0xa' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG11' offset='0xb' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG12' offset='0xc' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG13' offset='0xd' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG14' offset='0xe' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CHCFG15' offset='0xf' width='8' writefunction='dmamuxWrite' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel Configuration Register, array offset: 0x0, array step: 0x1 '/> </docsection> <field bitoffset='7' name='ENBL' width='1'/> <field name='SOURCE' width='6'/> <field bitoffset='6' name='TRIG' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <netport name='eDMARequest' type='output' updatefunctionargument='0'/> <netport name='dmaSrc0' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='0'/> <netport name='dmaSrc1' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='1'/> <netport name='dmaSrc2' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='2'/> <netport name='dmaSrc3' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='3'/> <netport name='dmaSrc4' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='4'/> <netport name='dmaSrc5' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='5'/> <netport name='dmaSrc6' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='6'/> <netport name='dmaSrc7' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='7'/> <netport name='dmaSrc8' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='8'/> <netport name='dmaSrc9' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='9'/> <netport name='dmaSrc10' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='10'/> <netport name='dmaSrc11' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='11'/> <netport name='dmaSrc12' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='12'/> <netport name='dmaSrc13' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='13'/> <netport name='dmaSrc14' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='14'/> <netport name='dmaSrc15' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='15'/> <netport name='dmaSrc16' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='16'/> <netport name='dmaSrc17' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='17'/> <netport name='dmaSrc18' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='18'/> <netport name='dmaSrc19' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='19'/> <netport name='dmaSrc20' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='20'/> <netport name='dmaSrc21' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='21'/> <netport name='dmaSrc22' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='22'/> <netport name='dmaSrc23' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='23'/> <netport name='dmaSrc24' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='24'/> <netport name='dmaSrc25' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='25'/> <netport name='dmaSrc26' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='26'/> <netport name='dmaSrc27' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='27'/> <netport name='dmaSrc28' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='28'/> <netport name='dmaSrc29' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='29'/> <netport name='dmaSrc30' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='30'/> <netport name='dmaSrc31' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='31'/> <netport name='dmaSrc32' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='32'/> <netport name='dmaSrc33' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='33'/> <netport name='dmaSrc34' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='34'/> <netport name='dmaSrc35' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='35'/> <netport name='dmaSrc36' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='36'/> <netport name='dmaSrc37' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='37'/> <netport name='dmaSrc38' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='38'/> <netport name='dmaSrc39' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='39'/> <netport name='dmaSrc40' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='40'/> <netport name='dmaSrc41' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='41'/> <netport name='dmaSrc42' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='42'/> <netport name='dmaSrc43' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='43'/> <netport name='dmaSrc44' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='44'/> <netport name='dmaSrc45' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='45'/> <netport name='dmaSrc46' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='46'/> <netport name='dmaSrc47' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='47'/> <netport name='dmaSrc48' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='48'/> <netport name='dmaSrc49' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='49'/> <netport name='dmaSrc50' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='50'/> <netport name='dmaSrc51' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='51'/> <netport name='dmaSrc52' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='52'/> <netport name='dmaSrc53' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='53'/> <netport name='dmaSrc54' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='54'/> <netport name='dmaSrc55' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='55'/> <netport name='dmaSrc56' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='56'/> <netport name='dmaSrc57' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='57'/> <netport name='dmaSrc58' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='58'/> <netport name='dmaSrc59' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='59'/> <netport name='dmaSrc60' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='60'/> <netport name='dmaSrc61' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='61'/> <netport name='dmaSrc62' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='62'/> <netport name='dmaSrc63' type='input' updatefunction='dmaSrcRequest' updatefunctionargument='63'/> <netport name='trg1' type='input' updatefunction='dmaTrgRequest' updatefunctionargument='1'/> <netport name='trg2' type='input' updatefunction='dmaTrgRequest' updatefunctionargument='2'/> <netport name='trg3' type='input' updatefunction='dmaTrgRequest' updatefunctionargument='3'/> <netport name='trg4' type='input' updatefunction='dmaTrgRequest' updatefunctionargument='4'/> <formalattribute name='startDMAChannel' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Starting channel number, 0, 16, 32.. (default 0)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[86] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisRCM/1.0/pse.igen.xml"
files[86] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisRCM' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x8' width='8'> <memorymappedregister access='r' isvolatile='T' name='SRS0' width='8'> <reset mask='255' name='Reset' value='130'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Reset Status Register 0, offset: 0x0 '/> </docsection> <field bitoffset='2' name='LOC' width='1'/> <field bitoffset='1' name='LVD' width='1'/> <field bitoffset='6' name='PIN' width='1'/> <field bitoffset='7' name='POR' width='1'/> <field name='WAKEUP' width='1'/> <field bitoffset='5' name='WDOG' width='1'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SRS1' offset='0x1' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Reset Status Register 1, offset: 0x1 '/> </docsection> <field bitoffset='4' name='EZPT' width='1'/> <field name='JTAG' width='1'/> <field bitoffset='1' name='LOCKUP' width='1'/> <field bitoffset='3' name='MDM_AP' width='1'/> <field bitoffset='5' name='SACKERR' width='1'/> <field bitoffset='2' name='SW' width='1'/> <field bitoffset='7' name='TAMPER' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RPFC' offset='0x4' width='8' writemask='7'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset Pin Filter Control Register, offset: 0x4 '/> </docsection> <field name='RSTFLTSRW' width='2'/> <field bitoffset='2' name='RSTFLTSS' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RPFW' offset='0x5' width='8' writemask='31'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset Pin Filter Width Register, offset: 0x5 '/> </docsection> <field bitoffset='0' name='RSTFLTSEL' width='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='MR' offset='0x7' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Mode Register, offset: 0x7 '/> </docsection> <field bitoffset='1' name='EZP_MS' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[87] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisAIPS/1.0/pse.igen.xml"
files[87] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisAIPS' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x70' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MPRA' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master Privilege Register A, offset: 0x0 '/> </docsection> <field name='MPL7' width='1'/> <field bitoffset='1' name='MTW7' width='1'/> <field bitoffset='2' name='MTR7' width='1'/> <field bitoffset='4' name='MPL6' width='1'/> <field bitoffset='5' name='MTW6' width='1'/> <field bitoffset='6' name='MTR6' width='1'/> <field bitoffset='8' name='MPL5' width='1'/> <field bitoffset='9' name='MTW5' width='1'/> <field bitoffset='10' name='MTR5' width='1'/> <field bitoffset='12' name='MPL4' width='1'/> <field bitoffset='13' name='MTW4' width='1'/> <field bitoffset='14' name='MTR4' width='1'/> <field bitoffset='16' name='MPL3' width='1'/> <field bitoffset='17' name='MTW3' width='1'/> <field bitoffset='18' name='MTR3' width='1'/> <field bitoffset='20' name='MPL2' width='1'/> <field bitoffset='21' name='MTW2' width='1'/> <field bitoffset='22' name='MTR2' width='1'/> <field bitoffset='24' name='MPL1' width='1'/> <field bitoffset='25' name='MTW1' width='1'/> <field bitoffset='26' name='MTR1' width='1'/> <field bitoffset='28' name='MPL0' width='1'/> <field bitoffset='29' name='MTW0' width='1'/> <field bitoffset='30' name='MTR0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRA' offset='0x20' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1145324612'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x20 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRB' offset='0x24' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1145324612'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x24 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRC' offset='0x28' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1145324612'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x28 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRD' offset='0x2c' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1145324612'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x2C '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRE' offset='0x40' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x40 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRF' offset='0x44' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x44 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRG' offset='0x48' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x48 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRH' offset='0x4c' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x4C '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRI' offset='0x50' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x50 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRJ' offset='0x54' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x54 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRK' offset='0x58' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x58 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRL' offset='0x5c' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x5C '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRM' offset='0x60' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x60 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRN' offset='0x64' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x64 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRO' offset='0x68' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x68 '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PACRP' offset='0x6c' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Access Control Register, offset: 0x6C '/> </docsection> <field name='TP7' width='1'/> <field bitoffset='1' name='WP7' width='1'/> <field bitoffset='2' name='SP7' width='1'/> <field bitoffset='4' name='TP6' width='1'/> <field bitoffset='5' name='WP6' width='1'/> <field bitoffset='6' name='SP6' width='1'/> <field bitoffset='8' name='TP5' width='1'/> <field bitoffset='9' name='WP5' width='1'/> <field bitoffset='10' name='SP5' width='1'/> <field bitoffset='12' name='TP4' width='1'/> <field bitoffset='13' name='WP4' width='1'/> <field bitoffset='14' name='SP4' width='1'/> <field bitoffset='16' name='TP3' width='1'/> <field bitoffset='17' name='WP3' width='1'/> <field bitoffset='18' name='SP3' width='1'/> <field bitoffset='20' name='TP2' width='1'/> <field bitoffset='21' name='WP2' width='1'/> <field bitoffset='22' name='SP2' width='1'/> <field bitoffset='24' name='TP1' width='1'/> <field bitoffset='25' name='WP1' width='1'/> <field bitoffset='26' name='SP1' width='1'/> <field bitoffset='28' name='TP0' width='1'/> <field bitoffset='29' name='WP0' width='1'/> <field bitoffset='30' name='SP0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[88] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridCCM/1.0/pse.igen.xml"
files[88] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridCCM' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Freescale Clock Controller Module'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only models status register read'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Freescale Vybrid Peripheral User Guide'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x8' width='32'> <memorymappedregister access='r' isvolatile='T' name='csr' offset='0x4' width='32'> <reset mask='4294967295' name='Reset' value='48'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CCM Status Register'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[89] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisENET/1.0/pse.igen.xml"
files[89] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisENET' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x628' width='32'> <memorymappedregister access='rw' isvolatile='T' name='EIR' offset='0x4' width='32' writemask='2147450880'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Event Register, offset: 0x4 '/> </docsection> <field bitoffset='30' name='BABR' width='1'/> <field bitoffset='29' name='BABT' width='1'/> <field bitoffset='22' name='EBERR' width='1'/> <field bitoffset='28' name='GRA' width='1'/> <field bitoffset='21' name='LC' width='1'/> <field bitoffset='23' name='MII' width='1'/> <field bitoffset='18' name='PLR' width='1'/> <field bitoffset='20' name='RL' width='1'/> <field bitoffset='24' name='RXB' width='1'/> <field bitoffset='25' name='RXF' width='1'/> <field bitoffset='16' name='TS_AVAIL' width='1'/> <field bitoffset='15' name='TS_TIMER' width='1'/> <field bitoffset='26' name='TXB' width='1'/> <field bitoffset='27' name='TXF' width='1'/> <field bitoffset='19' name='UN' width='1'/> <field bitoffset='17' name='WAKEUP' width='1'/> <field bitoffset='0' name='__pad0' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EIMR' offset='0x8' width='32' writemask='2147450880'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Mask Register, offset: 0x8 '/> </docsection> <field bitoffset='30' name='BABR' width='1'/> <field bitoffset='29' name='BABT' width='1'/> <field bitoffset='22' name='EBERR' width='1'/> <field bitoffset='28' name='GRA' width='1'/> <field bitoffset='21' name='LC' width='1'/> <field bitoffset='23' name='MII' width='1'/> <field bitoffset='18' name='PLR' width='1'/> <field bitoffset='20' name='RL' width='1'/> <field bitoffset='24' name='RXB' width='1'/> <field bitoffset='25' name='RXF' width='1'/> <field bitoffset='16' name='TS_AVAIL' width='1'/> <field bitoffset='15' name='TS_TIMER' width='1'/> <field bitoffset='26' name='TXB' width='1'/> <field bitoffset='27' name='TXF' width='1'/> <field bitoffset='19' name='UN' width='1'/> <field bitoffset='17' name='WAKEUP' width='1'/> <field bitoffset='0' name='__pad0' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RDAR' offset='0x10' width='32' writemask='16777216'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive Descriptor Active Register, offset: 0x10 '/> </docsection> <field bitoffset='24' name='RDAR' width='1'/> <field bitoffset='0' name='__pad0' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TDAR' offset='0x14' width='32' writemask='16777216'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit Descriptor Active Register, offset: 0x14 '/> </docsection> <field bitoffset='24' name='TDAR' width='1'/> <field bitoffset='0' name='__pad0' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ECR' offset='0x24' width='32' writemask='479'> <reset mask='4294967295' name='Reset' value='4026531840'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Ethernet Control Register, offset: 0x24 '/> </docsection> <field bitoffset='6' name='DBGEN' width='1'/> <field bitoffset='8' name='DBSWP' width='1'/> <field bitoffset='4' name='EN1588' width='1'/> <field bitoffset='1' name='ETHEREN' width='1'/> <field bitoffset='2' name='MAGICEN' width='1'/> <field name='RESET' width='1'/> <field bitoffset='3' name='SLEEP' width='1'/> <field bitoffset='7' name='STOPEN' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MMFR' offset='0x40' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MII Management Frame Register, offset: 0x40 '/> </docsection> <field name='DATA' width='16'/> <field bitoffset='28' name='OP' width='2'/> <field bitoffset='23' name='PA' width='5'/> <field bitoffset='18' name='RA' width='5'/> <field bitoffset='30' name='ST' width='2'/> <field bitoffset='16' name='TA' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MSCR' offset='0x44' width='32' writemask='2046'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MII Speed Control Register, offset: 0x44 '/> </docsection> <field bitoffset='7' name='DIS_PRE' width='1'/> <field bitoffset='8' name='HOLDTIME' width='3'/> <field bitoffset='1' name='MII_SPEED' width='6'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MIBC' offset='0x64' width='32' writemask='2684354560'> <reset mask='4294967295' name='Reset' value='3221225472'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MIB Control Register, offset: 0x64 '/> </docsection> <field bitoffset='29' name='MIB_CLEAR' width='1'/> <field bitoffset='31' name='MIB_DIS' width='1'/> <field bitoffset='30' name='MIB_IDLE' width='1'/> <field bitoffset='0' name='__pad0' width='29'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR' offset='0x84' width='32' writemask='1207956287'> <reset mask='4294967295' name='Reset' value='267255809'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive Control Register, offset: 0x84 '/> </docsection> <field bitoffset='4' name='BC_REJ' width='1'/> <field bitoffset='15' name='CFEN' width='1'/> <field bitoffset='14' name='CRCFWD' width='1'/> <field bitoffset='1' name='DRT' width='1'/> <field bitoffset='5' name='FCE' width='1'/> <field bitoffset='31' name='GRS' width='1'/> <field name='LOOP' width='1'/> <field bitoffset='16' name='MAX_FL' width='14'/> <field bitoffset='2' name='MII_MODE' width='1'/> <field bitoffset='30' name='NLC' width='1'/> <field bitoffset='12' name='PADEN' width='1'/> <field bitoffset='13' name='PAUFWD' width='1'/> <field bitoffset='3' name='PROM' width='1'/> <field bitoffset='9' name='RMII_10T' width='1'/> <field bitoffset='8' name='RMII_MODE' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR' offset='0xc4' width='32' writemask='1005'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit Control Register, offset: 0xC4 '/> </docsection> <field bitoffset='8' name='ADDINS' width='1'/> <field bitoffset='5' name='ADDSEL' width='3'/> <field bitoffset='9' name='CRCFWD' width='1'/> <field bitoffset='2' name='FDEN' width='1'/> <field name='GTS' width='1'/> <field bitoffset='4' name='RFC_PAUSE' width='1'/> <field bitoffset='3' name='TFC_PAUSE' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PALR' offset='0xe4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Physical Address Lower Register, offset: 0xE4 '/> </docsection> <field bitoffset='0' name='PADDR1' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PAUR' offset='0xe8' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset' value='34824'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Physical Address Upper Register, offset: 0xE8 '/> </docsection> <field bitoffset='16' name='PADDR2' width='16'/> <field name='TYPE' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPD' offset='0xec' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='65536'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Opcode/Pause Duration Register, offset: 0xEC '/> </docsection> <field bitoffset='16' name='OPCODE' width='16'/> <field name='PAUSE_DUR' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IAUR' offset='0x118' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Descriptor Individual Upper Address Register, offset: 0x118 '/> </docsection> <field bitoffset='0' name='IADDR1' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IALR' offset='0x11c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Descriptor Individual Lower Address Register, offset: 0x11C '/> </docsection> <field bitoffset='0' name='IADDR2' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GAUR' offset='0x120' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Descriptor Group Upper Address Register, offset: 0x120 '/> </docsection> <field bitoffset='0' name='GADDR1' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GALR' offset='0x124' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Descriptor Group Lower Address Register, offset: 0x124 '/> </docsection> <field bitoffset='0' name='GADDR2' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TFWR' offset='0x144' width='32' writemask='319'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit FIFO Watermark Register, offset: 0x144 '/> </docsection> <field bitoffset='8' name='STRFWD' width='1'/> <field name='TFWR' width='6'/> <field bitoffset='6' name='__pad6' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RDSR' offset='0x180' width='32' writemask='4294967288'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive Descriptor Ring Start Register, offset: 0x180 '/> </docsection> <field bitoffset='3' name='R_DES_START' width='29'/> <field bitoffset='0' name='__pad0' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TDSR' offset='0x184' width='32' writemask='4294967288'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit Buffer Descriptor Ring Start Register, offset: 0x184 '/> </docsection> <field bitoffset='3' name='X_DES_START' width='29'/> <field bitoffset='0' name='__pad0' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MRBR' offset='0x188' width='32' writemask='16368'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Maximum Receive Buffer Size Register, offset: 0x188 '/> </docsection> <field bitoffset='4' name='R_BUF_SIZE' width='10'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RSFL' offset='0x190' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive FIFO Section Full Threshold, offset: 0x190 '/> </docsection> <field bitoffset='0' name='RX_SECTION_FULL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RSEM' offset='0x194' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive FIFO Section Empty Threshold, offset: 0x194 '/> </docsection> <field bitoffset='0' name='RX_SECTION_EMPTY' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RAEM' offset='0x198' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive FIFO Almost Empty Threshold, offset: 0x198 '/> </docsection> <field bitoffset='0' name='RX_ALMOST_EMPTY' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RAFL' offset='0x19c' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive FIFO Almost Full Threshold, offset: 0x19C '/> </docsection> <field bitoffset='0' name='RX_ALMOST_FULL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TSEM' offset='0x1a0' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit FIFO Section Empty Threshold, offset: 0x1A0 '/> </docsection> <field bitoffset='0' name='TX_SECTION_EMPTY' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAEM' offset='0x1a4' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit FIFO Almost Empty Threshold, offset: 0x1A4 '/> </docsection> <field bitoffset='0' name='TX_ALMOST_EMPTY' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAFL' offset='0x1a8' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='8'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit FIFO Almost Full Threshold, offset: 0x1A8 '/> </docsection> <field bitoffset='0' name='TX_ALMOST_FULL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIPG' offset='0x1ac' width='32' writemask='31'> <reset mask='4294967295' name='Reset' value='12'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit Inter-Packet Gap, offset: 0x1AC '/> </docsection> <field bitoffset='0' name='IPG' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FTRL' offset='0x1b0' width='32' writemask='16383'> <reset mask='4294967295' name='Reset' value='2047'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frame Truncation Length, offset: 0x1B0 '/> </docsection> <field bitoffset='0' name='TRUNC_FL' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TACC' offset='0x1c0' width='32' writemask='25'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit Accelerator Function Configuration, offset: 0x1C0 '/> </docsection> <field bitoffset='3' name='IPCHK' width='1'/> <field bitoffset='4' name='PROCHK' width='1'/> <field name='SHIFT16' width='1'/> <field bitoffset='1' name='__pad1' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RACC' offset='0x1c4' width='32' writemask='199'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive Accelerator Function Configuration, offset: 0x1C4 '/> </docsection> <field bitoffset='1' name='IPDIS' width='1'/> <field bitoffset='6' name='LINEDIS' width='1'/> <field name='PADREM' width='1'/> <field bitoffset='2' name='PRODIS' width='1'/> <field bitoffset='7' name='SHIFT16' width='1'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_DROP' offset='0x200' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Count of frames not counted correctly (RMON_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x200 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_PACKETS' offset='0x204' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx packet count (RMON_T_PACKETS), offset: 0x204 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_BC_PKT' offset='0x208' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_MC_PKT' offset='0x20c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_CRC_ALIGN' offset='0x210' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN), offset: 0x210 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_UNDERSIZE' offset='0x214' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Packets &lt; 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_OVERSIZE' offset='0x218' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Packets &gt; MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_FRAG' offset='0x21c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Packets &lt; 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_JAB' offset='0x220' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Packets &gt; MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_COL' offset='0x224' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx collision count (RMON_T_COL), offset: 0x224 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P64' offset='0x228' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P65TO127' offset='0x22c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P128TO255' offset='0x230' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P256TO511' offset='0x234' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P512TO1023' offset='0x238' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P1024TO2047' offset='0x23c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_P_GTE2048' offset='0x240' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx packets w &gt; 2048 bytes (RMON_T_P_GTE2048), offset: 0x240 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_T_OCTETS' offset='0x244' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Tx Octets (RMON_T_OCTETS), offset: 0x244 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_DROP' offset='0x248' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Count of frames not counted correctly (IEEE_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x248 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_FRAME_OK' offset='0x24c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_1COL' offset='0x250' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_MCOL' offset='0x254' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_DEF' offset='0x258' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_LCOL' offset='0x25c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_EXCOL' offset='0x260' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_MACERR' offset='0x264' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_CSERR' offset='0x268' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_SQE' offset='0x26c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Transmitted with SQE Error (IEEE_T_SQE). NOTE: Counter not implemented (read 0 always) as no SQE information is available., offset: 0x26C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_FDXFC' offset='0x270' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_T_OCTETS_OK' offset='0x274' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). NOTE: Counts total octets (includes header and FCS fields)., offset: 0x274 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_PACKETS' offset='0x284' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx packet count (RMON_R_PACKETS), offset: 0x284 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_BC_PKT' offset='0x288' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_MC_PKT' offset='0x28c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_CRC_ALIGN' offset='0x290' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN), offset: 0x290 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_UNDERSIZE' offset='0x294' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Packets &lt; 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_OVERSIZE' offset='0x298' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Packets &gt; MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_FRAG' offset='0x29c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Packets &lt; 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_JAB' offset='0x2a0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Packets &gt; MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_RESVD_0' offset='0x2a4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Reserved (RMON_R_RESVD_0), offset: 0x2A4 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P64' offset='0x2a8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P65TO127' offset='0x2ac' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P128TO255' offset='0x2b0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P256TO511' offset='0x2b4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P512TO1023' offset='0x2b8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P1024TO2047' offset='0x2bc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_P_GTE2048' offset='0x2c0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx packets w &gt; 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_OCTETS' offset='0x2c4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_DROP' offset='0x2c8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Count of frames not counted correctly (IEEE_R_DROP). NOTE: Counter increments if a frame with valid/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments., offset: 0x2C8 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RMON_R_FRAME_OK' offset='0x2cc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_R_CRC' offset='0x2d0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_R_ALIGN' offset='0x2d4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_R_MACERR' offset='0x2d8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8 '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_R_FDXFC' offset='0x2dc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC '/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IEEE_R_OCTETS_OK' offset='0x2e0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)., offset: 0x2E0 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATCR' offset='0x400' width='32' writemask='10909'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Register, offset: 0x400 '/> </docsection> <field bitoffset='11' name='CAPTURE' width='1'/> <field name='EN' width='1'/> <field bitoffset='2' name='OFFEN' width='1'/> <field bitoffset='3' name='OFFRST' width='1'/> <field bitoffset='4' name='PEREN' width='1'/> <field bitoffset='7' name='PINPER' width='1'/> <field bitoffset='9' name='RESTART' width='1'/> <field bitoffset='13' name='SLAVE' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> <field bitoffset='8' name='__pad8' width='1'/> <field bitoffset='10' name='__pad10' width='1'/> <field bitoffset='12' name='__pad12' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATVR' offset='0x404' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Value Register, offset: 0x404 '/> </docsection> <field bitoffset='0' name='ATIME' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATOFF' offset='0x408' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Offset Register, offset: 0x408 '/> </docsection> <field bitoffset='0' name='OFFSET' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATPER' offset='0x40c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='1000000000'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Period Register, offset: 0x40C '/> </docsection> <field bitoffset='0' name='PERIOD' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATCOR' offset='0x410' width='32' writemask='2147483647'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Correction Register, offset: 0x410 '/> </docsection> <field bitoffset='0' name='COR' width='31'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATINC' offset='0x414' width='32' writemask='32383'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Time-Stamping Clock Period Register, offset: 0x414 '/> </docsection> <field name='INC' width='7'/> <field bitoffset='8' name='INC_CORR' width='7'/> <field bitoffset='7' name='__pad7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATSTMP' offset='0x418' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timestamp of Last Transmitted Frame, offset: 0x418 '/> </docsection> <field bitoffset='0' name='TIMESTAMP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TGSR' offset='0x604' width='32' writemask='15'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Global Status Register, offset: 0x604 '/> </docsection> <field name='TF0' width='1'/> <field bitoffset='1' name='TF1' width='1'/> <field bitoffset='2' name='TF2' width='1'/> <field bitoffset='3' name='TF3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCSR0' offset='0x608' width='32' writemask='253'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Status Register, array offset: 0x608, array step: 0x8 '/> </docsection> <field name='TDRE' width='1'/> <field bitoffset='7' name='TF' width='1'/> <field bitoffset='6' name='TIE' width='1'/> <field bitoffset='2' name='TMODE' width='4'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCCR0' offset='0x60c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 '/> </docsection> <field bitoffset='0' name='TCC' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCSR1' offset='0x610' width='32' writemask='253'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Status Register, array offset: 0x610, array step: 0x8 '/> </docsection> <field name='TDRE' width='1'/> <field bitoffset='7' name='TF' width='1'/> <field bitoffset='6' name='TIE' width='1'/> <field bitoffset='2' name='TMODE' width='4'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCCR1' offset='0x614' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Compare Capture Register, array offset: 0x614, array step: 0x8 '/> </docsection> <field bitoffset='0' name='TCC' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCSR2' offset='0x618' width='32' writemask='253'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Status Register, array offset: 0x618, array step: 0x8 '/> </docsection> <field name='TDRE' width='1'/> <field bitoffset='7' name='TF' width='1'/> <field bitoffset='6' name='TIE' width='1'/> <field bitoffset='2' name='TMODE' width='4'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCCR2' offset='0x61c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Compare Capture Register, array offset: 0x61c, array step: 0x8 '/> </docsection> <field bitoffset='0' name='TCC' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCSR3' offset='0x620' width='32' writemask='253'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Control Status Register, array offset: 0x620, array step: 0x8 '/> </docsection> <field name='TDRE' width='1'/> <field bitoffset='7' name='TF' width='1'/> <field bitoffset='6' name='TIE' width='1'/> <field bitoffset='2' name='TMODE' width='4'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCCR3' offset='0x624' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Compare Capture Register, array offset: 0x624, array step: 0x8 '/> </docsection> <field bitoffset='0' name='TCC' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[90] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridANADIG/1.0/pse.igen.xml"
files[90] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridANADIG' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Analog components control digital interface'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only models pll_lock register read'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Freescale Vybrid Peripheral User Guide'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x2c4' width='32'> <memorymappedregister access='r' isvolatile='T' name='pll_lock' offset='0x2c0' width='32'> <reset mask='4294967295' name='Reset' value='127'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ANADIG PLL Lock Register'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[91] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisFMC/1.0/pse.igen.xml"
files[91] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisFMC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x300' width='32'> <memorymappedregister access='rw' isvolatile='T' name='PFAPR' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset' value='16252991'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Access Protection Register, offset: 0x0 '/> </docsection> <field name='M0AP' width='2'/> <field bitoffset='16' name='M0PFD' width='1'/> <field bitoffset='2' name='M1AP' width='2'/> <field bitoffset='17' name='M1PFD' width='1'/> <field bitoffset='4' name='M2AP' width='2'/> <field bitoffset='18' name='M2PFD' width='1'/> <field bitoffset='6' name='M3AP' width='2'/> <field bitoffset='19' name='M3PFD' width='1'/> <field bitoffset='8' name='M4AP' width='2'/> <field bitoffset='20' name='M4PFD' width='1'/> <field bitoffset='10' name='M5AP' width='2'/> <field bitoffset='21' name='M5PFD' width='1'/> <field bitoffset='12' name='M6AP' width='2'/> <field bitoffset='22' name='M6PFD' width='1'/> <field bitoffset='14' name='M7AP' width='2'/> <field bitoffset='23' name='M7PFD' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFB01CR' offset='0x4' width='32' writemask='252182783'> <reset mask='4294967295' name='Reset' value='805568543'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Bank 0-1 Control Register, offset: 0x4 '/> </docsection> <field bitoffset='4' name='B01DCE' width='1'/> <field bitoffset='2' name='B01DPE' width='1'/> <field bitoffset='3' name='B01ICE' width='1'/> <field bitoffset='1' name='B01IPE' width='1'/> <field bitoffset='17' name='B01MW' width='2'/> <field bitoffset='28' name='B01RWSC' width='4'/> <field name='B01SEBE' width='1'/> <field bitoffset='20' name='CINV_WAY' width='4'/> <field bitoffset='24' name='CLCK_WAY' width='4'/> <field bitoffset='5' name='CRC' width='3'/> <field bitoffset='19' name='S_B_INV' width='1'/> <field bitoffset='8' name='__pad8' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFB23CR' offset='0x8' width='32' writemask='31'> <reset mask='4294967295' name='Reset' value='805568543'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Bank 2-3 Control Register, offset: 0x8 '/> </docsection> <field bitoffset='4' name='B23DCE' width='1'/> <field bitoffset='2' name='B23DPE' width='1'/> <field bitoffset='3' name='B23ICE' width='1'/> <field bitoffset='1' name='B23IPE' width='1'/> <field bitoffset='17' name='B23MW' width='2'/> <field bitoffset='28' name='B23RWSC' width='4'/> <field name='B23SEBE' width='1'/> <field bitoffset='5' name='__pad5' width='12'/> <field bitoffset='19' name='__pad19' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW0S0' offset='0x100' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW0S1' offset='0x104' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW0S2' offset='0x108' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW0S3' offset='0x10c' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW1S0' offset='0x110' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW1S1' offset='0x114' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW1S2' offset='0x118' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW1S3' offset='0x11c' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW2S0' offset='0x120' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW2S1' offset='0x124' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW2S2' offset='0x128' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW2S3' offset='0x12c' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW3S0' offset='0x130' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW3S1' offset='0x134' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW3S2' offset='0x138' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAGVDW3S3' offset='0x13c' width='32' writemask='1048513'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Tag Storage, array offset: 0x100, array step: index*0x10, index2*0x4 '/> </docsection> <field bitoffset='6' name='tag' width='14'/> <field name='valid' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S0UM' offset='0x200' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S0MU' offset='0x204' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S0ML' offset='0x208' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S0LM' offset='0x20c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S1UM' offset='0x210' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S1MU' offset='0x214' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S1ML' offset='0x218' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S1LM' offset='0x21c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S2UM' offset='0x220' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S2MU' offset='0x224' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S2ML' offset='0x228' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S2LM' offset='0x22c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S3UM' offset='0x230' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S3MU' offset='0x234' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S3ML' offset='0x238' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW0S3LM' offset='0x23c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S0UM' offset='0x240' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S0MU' offset='0x244' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S0ML' offset='0x248' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S0LM' offset='0x24c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S1UM' offset='0x250' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S1MU' offset='0x254' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S1ML' offset='0x258' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S1LM' offset='0x25c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S2UM' offset='0x260' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S2MU' offset='0x264' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S2ML' offset='0x268' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S2LM' offset='0x26c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S3UM' offset='0x270' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S3MU' offset='0x274' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S3ML' offset='0x278' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW1S3LM' offset='0x27c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S0UM' offset='0x280' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S0MU' offset='0x284' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S0ML' offset='0x288' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S0LM' offset='0x28c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S1UM' offset='0x290' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S1MU' offset='0x294' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S1ML' offset='0x298' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S1LM' offset='0x29c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S2UM' offset='0x2a0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S2MU' offset='0x2a4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S2ML' offset='0x2a8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S2LM' offset='0x2ac' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S3UM' offset='0x2b0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S3MU' offset='0x2b4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S3ML' offset='0x2b8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW2S3LM' offset='0x2bc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S0UM' offset='0x2c0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S0MU' offset='0x2c4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S0ML' offset='0x2c8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S0LM' offset='0x2cc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S1UM' offset='0x2d0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S1MU' offset='0x2d4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S1ML' offset='0x2d8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S1LM' offset='0x2dc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S2UM' offset='0x2e0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S2MU' offset='0x2e4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S2ML' offset='0x2e8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S2LM' offset='0x2ec' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S3UM' offset='0x2f0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S3MU' offset='0x2f4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S3ML' offset='0x2f8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATAW3S3LM' offset='0x2fc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 '/> </docsection> <field bitoffset='0' name='data' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[92] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridUART/1.0/pse.igen.xml"
files[92] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridUART' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x20' width='8'> <memorymappedregister access='rw' isvolatile='T' name='BDH' width='8' writefunction='writeBDH' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Baud Rate Registers:High, offset: 0x0 '/> </docsection> <field bitoffset='7' name='LBKDIE' width='1'/> <field bitoffset='6' name='RXEDGIE' width='1'/> <field name='SBR' width='5'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BDL' offset='0x1' width='8' writefunction='writeBDL' writemask='255'> <reset mask='255' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Baud Rate Registers: Low, offset: 0x1 '/> </docsection> <field bitoffset='0' name='SBR' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C1' offset='0x2' width='8' writemask='207'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 1, offset: 0x2 '/> </docsection> <field bitoffset='2' name='ILT' width='1'/> <field bitoffset='7' name='LOOPS' width='1'/> <field bitoffset='4' name='M' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field name='PT' width='1'/> <field bitoffset='5' name='RSRC' width='1'/> <field bitoffset='3' name='WAKE' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2' offset='0x3' width='8' writefunction='writeC2' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 2, offset: 0x3 '/> </docsection> <field bitoffset='4' name='ILIE' width='1'/> <field bitoffset='2' name='RE' width='1'/> <field bitoffset='5' name='RIE' width='1'/> <field bitoffset='1' name='RWU' width='1'/> <field name='SBK' width='1'/> <field bitoffset='6' name='TCIE' width='1'/> <field bitoffset='3' name='TE' width='1'/> <field bitoffset='7' name='TIE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='S1' offset='0x4' readfunction='readS1' viewfunction='viewS1' width='8'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Status Register 1, offset: 0x4 '/> </docsection> <field bitoffset='1' name='FE' width='1'/> <field bitoffset='4' name='IDLE' width='1'/> <field bitoffset='2' name='NF' width='1'/> <field bitoffset='3' name='OR' width='1'/> <field name='PF' width='1'/> <field bitoffset='5' name='RDRF' width='1'/> <field bitoffset='6' name='TC' width='1'/> <field bitoffset='7' name='TDRE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='S2' offset='0x5' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Status Register 2, offset: 0x5 '/> </docsection> <field bitoffset='2' name='BRK13' width='1'/> <field bitoffset='1' name='LBKDE' width='1'/> <field bitoffset='7' name='LBKDIF' width='1'/> <field bitoffset='5' name='MSBF' width='1'/> <field name='RAF' width='1'/> <field bitoffset='3' name='RWUID' width='1'/> <field bitoffset='6' name='RXEDGIF' width='1'/> <field bitoffset='4' name='RXINV' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C3' offset='0x6' width='8' writemask='127'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 3, offset: 0x6 '/> </docsection> <field bitoffset='1' name='FEIE' width='1'/> <field bitoffset='2' name='NEIE' width='1'/> <field bitoffset='3' name='ORIE' width='1'/> <field name='PEIE' width='1'/> <field bitoffset='7' name='R8' width='1'/> <field bitoffset='6' name='T8' width='1'/> <field bitoffset='5' name='TXDIR' width='1'/> <field bitoffset='4' name='TXINV' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='D' offset='0x7' readfunction='readD' width='8' writefunction='writeD' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Data Register, offset: 0x7 '/> </docsection> <field bitoffset='0' name='RT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MA1' offset='0x8' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Match Address Registers 1, offset: 0x8 '/> </docsection> <field bitoffset='0' name='MA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MA2' offset='0x9' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Match Address Registers 2, offset: 0x9 '/> </docsection> <field bitoffset='0' name='MA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C4' offset='0xa' width='8' writefunction='writeC4' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 4, offset: 0xA '/> </docsection> <field name='BRFA' width='5'/> <field bitoffset='5' name='M10' width='1'/> <field bitoffset='7' name='MAEN1' width='1'/> <field bitoffset='6' name='MAEN2' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C5' offset='0xb' width='8' writemask='160'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 5, offset: 0xB '/> </docsection> <field bitoffset='5' name='RDMAS' width='1'/> <field bitoffset='7' name='TDMAS' width='1'/> <field bitoffset='0' name='__pad0' width='5'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ED' offset='0xc' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Extended Data Register, offset: 0xC '/> </docsection> <field bitoffset='7' name='NOISY' width='1'/> <field bitoffset='6' name='PARITYE' width='1'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MODEM' offset='0xd' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Modem Register, offset: 0xD '/> </docsection> <field bitoffset='3' name='RXRTSE' width='1'/> <field name='TXCTSE' width='1'/> <field bitoffset='1' name='TXRTSE' width='1'/> <field bitoffset='2' name='TXRTSPOL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IR' offset='0xe' width='8' writemask='7'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Infrared Register, offset: 0xE '/> </docsection> <field bitoffset='2' name='IREN' width='1'/> <field name='TNP' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFIFO' offset='0x10' width='8' writemask='136'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Parameters, offset: 0x10 '/> </docsection> <field bitoffset='3' name='RXFE' width='1'/> <field name='RXFIFOSIZE' width='3'/> <field bitoffset='7' name='TXFE' width='1'/> <field bitoffset='4' name='TXFIFOSIZE' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFIFO' offset='0x11' width='8' writefunction='writeCFIFO' writemask='195'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Control Register, offset: 0x11 '/> </docsection> <field bitoffset='6' name='RXFLUSH' width='1'/> <field name='RXUFE' width='1'/> <field bitoffset='7' name='TXFLUSH' width='1'/> <field bitoffset='1' name='TXOFE' width='1'/> <field bitoffset='2' name='__pad2' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFIFO' offset='0x12' width='8' writemask='3'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Status Register, offset: 0x12 '/> </docsection> <field bitoffset='6' name='RXEMPT' width='1'/> <field name='RXUF' width='1'/> <field bitoffset='7' name='TXEMPT' width='1'/> <field bitoffset='1' name='TXOF' width='1'/> <field bitoffset='2' name='__pad2' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TWFIFO' offset='0x13' width='8' writefunction='writeTWFIFO' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Transmit Watermark, offset: 0x13 '/> </docsection> <field bitoffset='0' name='TXWATER' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TCFIFO' offset='0x14' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Transmit Count, offset: 0x14 '/> </docsection> <field bitoffset='0' name='TXCOUNT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RWFIFO' offset='0x15' width='8' writefunction='writeRWFIFO' writemask='255'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Receive Watermark, offset: 0x15 '/> </docsection> <field bitoffset='0' name='RXWATER' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RCFIFO' offset='0x16' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Receive Count, offset: 0x16 '/> </docsection> <field bitoffset='0' name='RXCOUNT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C7816' offset='0x18' width='8' writemask='31'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Control Register, offset: 0x18 '/> </docsection> <field bitoffset='3' name='ANACK' width='1'/> <field bitoffset='2' name='INIT' width='1'/> <field name='ISO_7816E' width='1'/> <field bitoffset='4' name='ONACK' width='1'/> <field bitoffset='1' name='TTYPE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IE7816' offset='0x19' width='8' writemask='247'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Interrupt Enable Register, offset: 0x19 '/> </docsection> <field bitoffset='5' name='BWTE' width='1'/> <field bitoffset='6' name='CWTE' width='1'/> <field bitoffset='2' name='GTVE' width='1'/> <field bitoffset='4' name='INITDE' width='1'/> <field name='RXTE' width='1'/> <field bitoffset='1' name='TXTE' width='1'/> <field bitoffset='7' name='WTE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IS7816' offset='0x1a' width='8' writemask='247'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Interrupt Status Register, offset: 0x1A '/> </docsection> <field bitoffset='5' name='BWT' width='1'/> <field bitoffset='6' name='CWT' width='1'/> <field bitoffset='2' name='GTV' width='1'/> <field bitoffset='4' name='INITD' width='1'/> <field name='RXT' width='1'/> <field bitoffset='1' name='TXT' width='1'/> <field bitoffset='7' name='WT' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WP7816T0' offset='0x1b' width='8' writemask='255'> <reset mask='255' name='Reset' value='10'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Wait Parameter Register, offset: 0x1B '/> </docsection> <field bitoffset='0' name='WI' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WN7816' offset='0x1c' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Wait N Register, offset: 0x1C '/> </docsection> <field bitoffset='0' name='GTN' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WF7816' offset='0x1d' width='8' writemask='255'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Wait FD Register, offset: 0x1D '/> </docsection> <field bitoffset='0' name='GTFD' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ET7816' offset='0x1e' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Error Threshold Register, offset: 0x1E '/> </docsection> <field name='RXTHRESHOLD' width='4'/> <field bitoffset='4' name='TXTHRESHOLD' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TL7816' offset='0x1f' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Transmit Length Register, offset: 0x1F '/> </docsection> <field bitoffset='0' name='TLEN' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='DirectWrite' type='output' updatefunctionargument='0'/> <netport name='DirectRead' type='input' updatefunction='directReadCB' updatefunctionargument='0'/> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <netport name='Reset' type='input' updatefunction='resetCB' updatefunctionargument='0'/> <formalattribute name='fifoSize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Size of fifos (default 128)'/> </docsection> </formalattribute> <formalattribute name='moduleClkFreq' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Frequency (in hertz) of module clock used in baud rate calculation (default=10.2 MHz)'/> </docsection> </formalattribute> <formalattribute name='console' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Automatic console'/> </docsection> </formalattribute> <formalattribute name='portnum' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Specify port to open for a connection. A value of zero causes the OS to select the next available port.'/> </docsection> </formalattribute> <formalattribute name='infile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: UART takes input from this serial input source file'/> </docsection> </formalattribute> <formalattribute name='outfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Serial output file'/> </docsection> </formalattribute> <formalattribute name='portFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: When portnum is set to zero, write the assigned port number to this file'/> </docsection> </formalattribute> <formalattribute name='log' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Report serial output in the simulator log'/> </docsection> </formalattribute> <formalattribute name='finishOnDisconnect' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: When defined the simulation will be terminated if the port is disconnected'/> </docsection> </formalattribute> <formalattribute name='record' type='string'/> <formalattribute name='replay' type='string'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[93] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridQUADSPI/1.0/pse.igen.xml"
files[93] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridQUADSPI' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x410' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MCR' width='32' writemask='4278209743'> <reset mask='4294967295' name='Reset' value='999424'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Module Configuration Register, offset: 0x0'/> </docsection> <field bitoffset='10' name='CLR_RXF' width='1'/> <field bitoffset='11' name='CLR_TXF' width='1'/> <field bitoffset='7' name='DDR_EN' width='1'/> <field bitoffset='6' name='DQS_EN' width='1'/> <field bitoffset='2' name='END_CFG' width='2'/> <field bitoffset='14' name='MDIS' width='1'/> <field bitoffset='24' name='SCLKCFG' width='8'/> <field bitoffset='1' name='SWRSTHD' width='1'/> <field name='SWRSTSD' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> <field bitoffset='12' name='__pad12' width='2'/> <field bitoffset='15' name='__pad15' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IPCR' offset='0x8' width='32' writemask='251789311'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='IP Configuration Register, offset: 0x8'/> </docsection> <field name='IDATSZ' width='16'/> <field bitoffset='16' name='PAR_EN' width='1'/> <field bitoffset='24' name='SEQID' width='4'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FLSHCR' offset='0xc' width='32' writemask='3855'> <reset mask='4294967295' name='Reset' value='771'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Configuration Register, offset: 0xC'/> </docsection> <field bitoffset='8' name='TCSH' width='4'/> <field name='TCSS' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF0CR' offset='0x10' width='32' writemask='2147548943'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer0 Configuration Register, offset: 0x10'/> </docsection> <field bitoffset='8' name='ADATSZ' width='8'/> <field bitoffset='31' name='HP_EN' width='1'/> <field name='MSTRID' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='16' name='__pad16' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF1CR' offset='0x14' width='32' writemask='65295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer1 Configuration Register, offset: 0x14'/> </docsection> <field bitoffset='8' name='ADATSZ' width='8'/> <field name='MSTRID' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF2CR' offset='0x18' width='32' writemask='65295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer2 Configuration Register, offset: 0x18'/> </docsection> <field bitoffset='8' name='ADATSZ' width='8'/> <field name='MSTRID' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF3CR' offset='0x1c' width='32' writemask='2147548943'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer3 Configuration Register, offset: 0x1C'/> </docsection> <field bitoffset='8' name='ADATSZ' width='8'/> <field bitoffset='31' name='ALLMST' width='1'/> <field name='MSTRID' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='16' name='__pad16' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BFGENCR' offset='0x20' width='32' writemask='126976'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer Generic Configuration Register, offset: 0x20'/> </docsection> <field bitoffset='16' name='PAR_EN' width='1'/> <field bitoffset='12' name='SEQID' width='4'/> <field bitoffset='0' name='__pad0' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF0IND' offset='0x30' width='32' writemask='4294967288'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer0 Top Index Register, offset: 0x30'/> </docsection> <field bitoffset='3' name='TPINDX0' width='29'/> <field bitoffset='0' name='__pad0' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF1IND' offset='0x34' width='32' writemask='4294967288'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer1 Top Index Register, offset: 0x34'/> </docsection> <field bitoffset='3' name='TPINDX1' width='29'/> <field bitoffset='0' name='__pad0' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BUF2IND' offset='0x38' width='32' writemask='4294967288'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer2 Top Index Register, offset: 0x38'/> </docsection> <field bitoffset='3' name='TPINDX2' width='29'/> <field bitoffset='0' name='__pad0' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFAR' offset='0x100' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Serial Flash Address Register, offset: 0x100'/> </docsection> <field bitoffset='0' name='SFADR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SMPR' offset='0x108' width='32' writemask='458855'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Sampling Register, offset: 0x108'/> </docsection> <field bitoffset='16' name='DDRSMP' width='3'/> <field bitoffset='6' name='FSDLY' width='1'/> <field bitoffset='5' name='FSPHS' width='1'/> <field bitoffset='2' name='HSDLY' width='1'/> <field name='HSENA' width='1'/> <field bitoffset='1' name='HSPHS' width='1'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='7' name='__pad7' width='9'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RBSR' offset='0x10c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer Status Register, offset: 0x10C'/> </docsection> <field bitoffset='8' name='RDBFL' width='6'/> <field bitoffset='16' name='RDCTR' width='16'/> <field bitoffset='0' name='__pad0' width='8'/> <field bitoffset='14' name='__pad14' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBCT' offset='0x110' width='32' writemask='287'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer Control Register, offset: 0x110'/> </docsection> <field bitoffset='8' name='RXBRD' width='1'/> <field name='WMRK' width='5'/> <field bitoffset='5' name='__pad5' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TBSR' offset='0x150' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TX Buffer Status Register, offset: 0x150'/> </docsection> <field bitoffset='8' name='TRBFL' width='5'/> <field bitoffset='16' name='TRCTR' width='16'/> <field bitoffset='0' name='__pad0' width='8'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TBDR' offset='0x154' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TX Buffer Data Register, offset: 0x154'/> </docsection> <field bitoffset='0' name='TXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SR' offset='0x15c' width='32'> <reset mask='4294967295' name='Reset' value='14336'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status Register, offset: 0x15C'/> </docsection> <field bitoffset='11' name='AHB0FUL' width='1'/> <field bitoffset='7' name='AHB0NE' width='1'/> <field bitoffset='12' name='AHB1FUL' width='1'/> <field bitoffset='8' name='AHB1NE' width='1'/> <field bitoffset='13' name='AHB2FUL' width='1'/> <field bitoffset='9' name='AHB2NE' width='1'/> <field bitoffset='14' name='AHB3FUL' width='1'/> <field bitoffset='10' name='AHB3NE' width='1'/> <field bitoffset='2' name='AHB_ACC' width='1'/> <field bitoffset='5' name='AHBGNT' width='1'/> <field bitoffset='6' name='AHBTRN' width='1'/> <field name='BUSY' width='1'/> <field bitoffset='29' name='DLPSMP' width='3'/> <field bitoffset='1' name='IP_ACC' width='1'/> <field bitoffset='23' name='RXDMA' width='1'/> <field bitoffset='19' name='RXFULL' width='1'/> <field bitoffset='16' name='RXWE' width='1'/> <field bitoffset='27' name='TXFULL' width='1'/> <field bitoffset='24' name='TXNE' width='1'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='17' name='__pad17' width='2'/> <field bitoffset='20' name='__pad20' width='3'/> <field bitoffset='25' name='__pad25' width='2'/> <field bitoffset='28' name='__pad28' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FR' offset='0x160' width='32' writemask='2357434577'> <reset mask='4294967295' name='Reset' value='134217728'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flag Register, offset: 0x160'/> </docsection> <field bitoffset='12' name='ABOF' width='1'/> <field bitoffset='15' name='ABSEF' width='1'/> <field bitoffset='31' name='DLPFF' width='1'/> <field bitoffset='23' name='ILLINE' width='1'/> <field bitoffset='7' name='IPAEF' width='1'/> <field bitoffset='4' name='IPGEF' width='1'/> <field bitoffset='6' name='IPIEF' width='1'/> <field bitoffset='11' name='IUEF' width='1'/> <field bitoffset='16' name='RBDF' width='1'/> <field bitoffset='17' name='RBOF' width='1'/> <field bitoffset='27' name='TBFF' width='1'/> <field bitoffset='26' name='TBUF' width='1'/> <field name='TFF' width='1'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='5' name='__pad5' width='1'/> <field bitoffset='8' name='__pad8' width='3'/> <field bitoffset='13' name='__pad13' width='2'/> <field bitoffset='18' name='__pad18' width='5'/> <field bitoffset='24' name='__pad24' width='2'/> <field bitoffset='28' name='__pad28' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RSER' offset='0x164' width='32' writemask='2357434577'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt and DMA Request Select and Enable Register, offset: 0x164'/> </docsection> <field bitoffset='12' name='ABOIE' width='1'/> <field bitoffset='15' name='ABSEIE' width='1'/> <field bitoffset='31' name='DLPFIE' width='1'/> <field bitoffset='23' name='ILLINIE' width='1'/> <field bitoffset='7' name='IPAEIE' width='1'/> <field bitoffset='4' name='IPGEIE' width='1'/> <field bitoffset='6' name='IPIEIE' width='1'/> <field bitoffset='11' name='IUEIE' width='1'/> <field bitoffset='21' name='RBDDE' width='1'/> <field bitoffset='16' name='RBDIE' width='1'/> <field bitoffset='17' name='RBOIE' width='1'/> <field bitoffset='27' name='TBFIE' width='1'/> <field bitoffset='26' name='TBUIE' width='1'/> <field name='TFIE' width='1'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='5' name='__pad5' width='1'/> <field bitoffset='8' name='__pad8' width='3'/> <field bitoffset='13' name='__pad13' width='2'/> <field bitoffset='18' name='__pad18' width='3'/> <field bitoffset='22' name='__pad22' width='1'/> <field bitoffset='24' name='__pad24' width='2'/> <field bitoffset='28' name='__pad28' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SPNDST' offset='0x168' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Sequence Suspend Status Register, offset: 0x168'/> </docsection> <field bitoffset='9' name='DATLFT' width='7'/> <field bitoffset='6' name='SPDBUF' width='2'/> <field name='SUSPND' width='1'/> <field bitoffset='1' name='__pad1' width='5'/> <field bitoffset='8' name='__pad8' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SPTRCLR' offset='0x16c' width='32' writemask='257'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Sequence Pointer Clear Register, offset: 0x16C'/> </docsection> <field name='BFPTRC' width='1'/> <field bitoffset='8' name='IPPTRC' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFA1AD' offset='0x180' width='32' writemask='4294966272'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Serial Flash A1 Top Address, offset: 0x180'/> </docsection> <field bitoffset='10' name='TPADA1' width='22'/> <field bitoffset='0' name='__pad0' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFA2AD' offset='0x184' width='32' writemask='4294966272'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Serial Flash A2 Top Address, offset: 0x184'/> </docsection> <field bitoffset='10' name='TPADA2' width='22'/> <field bitoffset='0' name='__pad0' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFB1AD' offset='0x188' width='32' writemask='4294966272'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Serial Flash B1Top Address, offset: 0x188'/> </docsection> <field bitoffset='10' name='TPADB1' width='22'/> <field bitoffset='0' name='__pad0' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFB2AD' offset='0x18c' width='32' writemask='4294966272'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Serial Flash B2Top Address, offset: 0x18C'/> </docsection> <field bitoffset='10' name='TPADB2' width='22'/> <field bitoffset='0' name='__pad0' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUTKEY' offset='0x300' readfunction='readLutKey' width='32' writefunction='writeLutKey' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='1525701360'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LUT Key Register, offset: 0x300'/> </docsection> <field bitoffset='0' name='KEY' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCKCR' offset='0x304' readfunction='readLutLck' width='32' writefunction='writeLutLck' writemask='3'> <reset mask='4294967295' name='Reset' value='2'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LUT Lock Configuration Register, offset: 0x304'/> </docsection> <field name='LOCK' width='1'/> <field bitoffset='1' name='UNLOCK' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR0' offset='0x200' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 0 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR1' offset='0x204' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 1 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR2' offset='0x208' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 2 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR3' offset='0x20c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 3 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR4' offset='0x210' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 4 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR5' offset='0x214' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 5 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR6' offset='0x218' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 6 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR7' offset='0x21c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 7 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR8' offset='0x220' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 8 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR9' offset='0x224' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 9 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR10' offset='0x228' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 10 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR11' offset='0x22c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 11 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR12' offset='0x230' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 12 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR13' offset='0x234' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 13 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR14' offset='0x238' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 14 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR15' offset='0x23c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 15 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR16' offset='0x240' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 16 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR17' offset='0x244' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 17 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR18' offset='0x248' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 18 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR19' offset='0x24c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 19 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR20' offset='0x250' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 20 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR21' offset='0x254' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 21 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR22' offset='0x258' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 22 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR23' offset='0x25c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 23 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR24' offset='0x260' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 24 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR25' offset='0x264' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 25 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR26' offset='0x268' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 26 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR27' offset='0x26c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 27 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR28' offset='0x270' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 28 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR29' offset='0x274' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 29 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR30' offset='0x278' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 30 offset base 0x200: array step: 0x4'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR31' offset='0x27c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 31 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR32' offset='0x280' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 32 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR33' offset='0x284' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 33 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR34' offset='0x288' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 34 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR35' offset='0x28c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 35 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR36' offset='0x290' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 36 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR37' offset='0x294' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 37 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR38' offset='0x298' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 38 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR39' offset='0x29c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 39 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR40' offset='0x2a0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 40 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR41' offset='0x2a4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 41 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR42' offset='0x2a8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 42 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR43' offset='0x2ac' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 43 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR44' offset='0x2b0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 44 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR45' offset='0x2b4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 45 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR46' offset='0x2b8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 46 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR47' offset='0x2bc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 47 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR48' offset='0x2c0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 48 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR49' offset='0x2c4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 49 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR50' offset='0x2c8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 50 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR51' offset='0x2cc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 51 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR52' offset='0x2d0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 52 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR53' offset='0x2d4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 53 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR54' offset='0x2d8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 54 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR55' offset='0x2dc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 55 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR56' offset='0x2e0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 56 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR57' offset='0x2e4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 57 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR58' offset='0x2e8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 58 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR59' offset='0x2ec' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 59 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR60' offset='0x2f0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 60 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR61' offset='0x2f4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 61 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR62' offset='0x2f8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 62 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RBDR63' offset='0x2fc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer DataRegister 63 offset base 0x200: array step: 0x4'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT0' offset='0x310' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 0, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT1' offset='0x314' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 1, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT2' offset='0x318' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 2, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT3' offset='0x31c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 3, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT4' offset='0x320' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 4, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT5' offset='0x324' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 5, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT6' offset='0x328' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 6, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT7' offset='0x32c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 7, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT8' offset='0x330' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 8, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT9' offset='0x334' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 9, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT10' offset='0x338' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 10, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT11' offset='0x33c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 11, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT12' offset='0x340' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 12, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT13' offset='0x344' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 13, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT14' offset='0x348' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 14, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT15' offset='0x34c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 15, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT16' offset='0x350' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 16, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT17' offset='0x354' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 17, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT18' offset='0x358' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 18, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT19' offset='0x35c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 19, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT20' offset='0x360' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 20, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT21' offset='0x364' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 21, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT22' offset='0x368' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 22, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT23' offset='0x36c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 23, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT24' offset='0x370' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 24, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT25' offset='0x374' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 25, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT26' offset='0x378' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 26, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT27' offset='0x37c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 27, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT28' offset='0x380' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 28, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT29' offset='0x384' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 29, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT30' offset='0x388' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 30, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT31' offset='0x38c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 31, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT32' offset='0x390' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 32, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT33' offset='0x394' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 33, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT34' offset='0x398' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 34, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT35' offset='0x39c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 35, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT36' offset='0x3a0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 36, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT37' offset='0x3a4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 37, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT38' offset='0x3a8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 38, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT39' offset='0x3ac' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 39, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT40' offset='0x3b0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 40, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT41' offset='0x3b4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 41, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT42' offset='0x3b8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 42, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT43' offset='0x3bc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 43, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT44' offset='0x3c0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 44, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT45' offset='0x3c4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 45, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT46' offset='0x3c8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 46, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT47' offset='0x3cc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 47, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT48' offset='0x3d0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 48, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT49' offset='0x3d4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 49, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT50' offset='0x3d8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 50, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT51' offset='0x3dc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 51, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT52' offset='0x3e0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 52, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT53' offset='0x3e4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 53, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT54' offset='0x3e8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 54, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT55' offset='0x3ec' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 55, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT56' offset='0x3f0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 56, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT57' offset='0x3f4' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 57, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT58' offset='0x3f8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 58, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT59' offset='0x3fc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 59, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT60' offset='0x400' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 60, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT61' offset='0x404' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 61, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT62' offset='0x408' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 62, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LUT63' offset='0x40c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Look-up Table register 63, array offset base 0x310: , array step: 0x4'/> </docsection> <field name='OPRND0' width='8'/> <field bitoffset='8' name='PAD0' width='2'/> <field bitoffset='10' name='INSTR0' width='6'/> <field bitoffset='16' name='OPRND1' width='8'/> <field bitoffset='24' name='PAD1' width='2'/> <field bitoffset='26' name='INSTR1' width='6'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[94] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisSIM/1.0/pse.igen.xml"
files[94] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisSIM' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x2000'> <addressblock name='ab' size='0x1070' width='32'> <memorymappedregister access='rw' isvolatile='T' name='SOPT1' width='32' writemask='3758620672'> <reset mask='4294967295' name='Reset' value='268472320'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Options Register 1, offset: 0x0 '/> </docsection> <field bitoffset='19' name='OSC32KSEL' width='1'/> <field bitoffset='31' name='USBREGEN' width='1'/> <field bitoffset='30' name='USBSSTBY' width='1'/> <field bitoffset='29' name='USBVSTBY' width='1'/> <field bitoffset='12' name='RAMSIZE' width='4'/> <field bitoffset='0' name='__pad0' width='12'/> <field bitoffset='16' name='__pad16' width='3'/> <field bitoffset='20' name='__pad20' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOPT1CFG' offset='0x4' width='32' writemask='117440512'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SOPT1 Configuration Register, offset: 0x4 '/> </docsection> <field bitoffset='24' name='URWE' width='1'/> <field bitoffset='26' name='USSWE' width='1'/> <field bitoffset='25' name='UVSWE' width='1'/> <field bitoffset='0' name='__pad0' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOPT2' offset='0x1004' width='32' writemask='4042759164'> <reset mask='4294967295' name='Reset' value='1140854788'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Options Register 2, offset: 0x1004 '/> </docsection> <field bitoffset='5' name='CLKOUTSEL' width='3'/> <field bitoffset='11' name='CMTUARTPAD' width='1'/> <field bitoffset='28' name='ESDHCSRC' width='2'/> <field bitoffset='8' name='FBSL' width='2'/> <field bitoffset='15' name='NFC_CLKSEL' width='1'/> <field bitoffset='30' name='NFCSRC' width='2'/> <field bitoffset='16' name='PLLFLLSEL' width='2'/> <field bitoffset='4' name='RTCCLKOUTSEL' width='1'/> <field bitoffset='20' name='TIMESRC' width='2'/> <field bitoffset='12' name='TRACECLKSEL' width='1'/> <field bitoffset='18' name='USBF_CLKSEL' width='1'/> <field bitoffset='22' name='USBFSRC' width='2'/> <field bitoffset='10' name='USBH_CLKSEL' width='1'/> <field bitoffset='2' name='USBHSRC' width='2'/> <field bitoffset='0' name='__pad0' width='2'/> <field bitoffset='13' name='__pad13' width='2'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='24' name='__pad24' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOPT4' offset='0x100c' width='32' writemask='4282126623'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Options Register 4, offset: 0x100C '/> </docsection> <field bitoffset='24' name='FTM0CLKSEL' width='1'/> <field name='FTM0FLT0' width='1'/> <field bitoffset='1' name='FTM0FLT1' width='1'/> <field bitoffset='2' name='FTM0FLT2' width='1'/> <field bitoffset='3' name='FTM0FLT3' width='1'/> <field bitoffset='28' name='FTM0TRG0SRC' width='1'/> <field bitoffset='29' name='FTM0TRG1SRC' width='1'/> <field bitoffset='18' name='FTM1CH0SRC' width='2'/> <field bitoffset='25' name='FTM1CLKSEL' width='1'/> <field bitoffset='4' name='FTM1FLT0' width='1'/> <field bitoffset='20' name='FTM2CH0SRC' width='2'/> <field bitoffset='26' name='FTM2CLKSEL' width='1'/> <field bitoffset='8' name='FTM2FLT0' width='1'/> <field bitoffset='27' name='FTM3CLKSEL' width='1'/> <field bitoffset='12' name='FTM3FLT0' width='1'/> <field bitoffset='30' name='FTM3TRG0SRC' width='1'/> <field bitoffset='31' name='FTM3TRG1SRC' width='1'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='9' name='__pad9' width='3'/> <field bitoffset='13' name='__pad13' width='5'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOPT5' offset='0x1010' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Options Register 5, offset: 0x1010 '/> </docsection> <field bitoffset='2' name='UART0RXSRC' width='2'/> <field name='UART0TXSRC' width='2'/> <field bitoffset='6' name='UART1RXSRC' width='2'/> <field bitoffset='4' name='UART1TXSRC' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOPT6' offset='0x1014' width='32' writemask='1048575'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Options Register 6, offset: 0x1014 '/> </docsection> <field name='MCC' width='16'/> <field bitoffset='16' name='PCR' width='4'/> <field bitoffset='29' name='RSTFLTEN' width='3'/> <field bitoffset='24' name='RSTFLTSEL' width='5'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOPT7' offset='0x1018' width='32' writemask='2678038431'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Options Register 7, offset: 0x1018 '/> </docsection> <field bitoffset='7' name='ADC0ALTTRGEN' width='1'/> <field bitoffset='4' name='ADC0PRETRGSEL' width='1'/> <field name='ADC0TRGSEL' width='4'/> <field bitoffset='15' name='ADC1ALTTRGEN' width='1'/> <field bitoffset='12' name='ADC1PRETRGSEL' width='1'/> <field bitoffset='8' name='ADC1TRGSEL' width='4'/> <field bitoffset='23' name='ADC2ALTTRGEN' width='1'/> <field bitoffset='20' name='ADC2PRETRGSEL' width='1'/> <field bitoffset='16' name='ADC2TRGSEL' width='4'/> <field bitoffset='31' name='ADC3ALTTRGEN' width='1'/> <field bitoffset='28' name='ADC3PRETRGSEL' width='1'/> <field bitoffset='24' name='ADC3TRGSEL' width='4'/> <field bitoffset='5' name='__pad5' width='2'/> <field bitoffset='13' name='__pad13' width='2'/> <field bitoffset='21' name='__pad21' width='2'/> <field bitoffset='29' name='__pad29' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SDID' offset='0x1024' width='32'> <reset mask='4294967295' name='Reset' value='384'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Device Identification Register, offset: 0x1024 '/> </docsection> <field name='PINID' width='4'/> <field bitoffset='4' name='FAMID' width='3'/> <field bitoffset='12' name='REVID' width='4'/> <field bitoffset='7' name='__pad7' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC1' offset='0x1028' width='32' writemask='3104'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 1, offset: 0x1028 '/> </docsection> <field bitoffset='10' name='UART4' width='1'/> <field bitoffset='11' name='UART5' width='1'/> <field bitoffset='5' name='OSC1' width='1'/> <field bitoffset='0' name='__pad0' width='5'/> <field bitoffset='6' name='__pad6' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC2' offset='0x102c' width='32' writemask='12289'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 2, offset: 0x102C '/> </docsection> <field bitoffset='12' name='DAC0' width='1'/> <field bitoffset='13' name='DAC1' width='1'/> <field name='ENET' width='1'/> <field bitoffset='1' name='__pad1' width='11'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC3' offset='0x1030' width='32' writemask='453153041'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 3, offset: 0x1030 '/> </docsection> <field bitoffset='27' name='ADC1' width='1'/> <field bitoffset='28' name='ADC3' width='1'/> <field bitoffset='14' name='DDR' width='1'/> <field bitoffset='12' name='DSPI2' width='1'/> <field bitoffset='17' name='ESDHC' width='1'/> <field bitoffset='4' name='FLEXCAN1' width='1'/> <field bitoffset='24' name='FTM2' width='1'/> <field bitoffset='25' name='FTM3' width='1'/> <field bitoffset='8' name='NFC' width='1'/> <field name='RNGA' width='1'/> <field bitoffset='15' name='SAI1' width='1'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='9' name='__pad9' width='3'/> <field bitoffset='13' name='__pad13' width='1'/> <field bitoffset='16' name='__pad16' width='1'/> <field bitoffset='18' name='__pad18' width='6'/> <field bitoffset='26' name='__pad26' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC4' offset='0x1034' width='32' writemask='270286022'> <reset mask='4294967295' name='Reset' value='4027580464'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 4, offset: 0x1034 '/> </docsection> <field bitoffset='19' name='CMP' width='1'/> <field bitoffset='2' name='CMT' width='1'/> <field bitoffset='1' name='EWM' width='1'/> <field bitoffset='7' name='IIC1' width='1'/> <field bitoffset='6' name='IIC0' width='1'/> <field bitoffset='28' name='LLWU' width='1'/> <field bitoffset='4' name='MCG' width='1'/> <field bitoffset='5' name='OSC' width='1'/> <field bitoffset='29' name='PMC' width='1'/> <field bitoffset='31' name='RCM' width='1'/> <field bitoffset='30' name='SMC' width='1'/> <field bitoffset='10' name='UART0' width='1'/> <field bitoffset='11' name='UART1' width='1'/> <field bitoffset='12' name='UART2' width='1'/> <field bitoffset='13' name='UART3' width='1'/> <field bitoffset='18' name='USBFS' width='1'/> <field bitoffset='20' name='VREF' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='8' name='__pad8' width='2'/> <field bitoffset='14' name='__pad14' width='4'/> <field bitoffset='21' name='__pad21' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC5' offset='0x1038' width='32' writemask='32291'> <reset mask='4294967295' name='Reset' value='262528'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 5, offset: 0x1038 '/> </docsection> <field name='LPTIMER' width='1'/> <field bitoffset='9' name='PORTA' width='1'/> <field bitoffset='10' name='PORTB' width='1'/> <field bitoffset='11' name='PORTC' width='1'/> <field bitoffset='12' name='PORTD' width='1'/> <field bitoffset='13' name='PORTE' width='1'/> <field bitoffset='14' name='PORTF' width='1'/> <field bitoffset='1' name='REGFILE' width='1'/> <field bitoffset='5' name='TSI' width='1'/> <field bitoffset='6' name='ATX' width='1'/> <field bitoffset='2' name='DRYICE' width='1'/> <field bitoffset='3' name='DRYICESECREG' width='1'/> <field bitoffset='8' name='SIM' width='1'/> <field bitoffset='7' name='SIMDGO' width='1'/> <field bitoffset='18' name='WDT' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='15' name='__pad15' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC6' offset='0x103c' width='32' writemask='1005891606'> <reset mask='4294967295' name='Reset' value='1073741825'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 6, offset: 0x103C '/> </docsection> <field bitoffset='27' name='ADC0' width='1'/> <field bitoffset='28' name='ADC2' width='1'/> <field bitoffset='18' name='CRC' width='1'/> <field bitoffset='1' name='DMAMUX0' width='1'/> <field bitoffset='2' name='DMAMUX1' width='1'/> <field bitoffset='12' name='DSPI0' width='1'/> <field bitoffset='13' name='DSPI1' width='1'/> <field bitoffset='4' name='FLEXCAN0' width='1'/> <field bitoffset='24' name='FTM0' width='1'/> <field bitoffset='25' name='FTM1' width='1'/> <field bitoffset='22' name='PDB' width='1'/> <field bitoffset='23' name='PIT' width='1'/> <field bitoffset='29' name='RTC' width='1'/> <field bitoffset='15' name='SAI0' width='1'/> <field bitoffset='20' name='USBHS' width='1'/> <field bitoffset='21' name='USBDCD' width='1'/> <field name='FTF' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='5' name='__pad5' width='7'/> <field bitoffset='14' name='__pad14' width='1'/> <field bitoffset='16' name='__pad16' width='2'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='26' name='__pad26' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCGC7' offset='0x1040' width='32' writemask='7'> <reset mask='4294967295' name='Reset' value='7'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Gating Control Register 7, offset: 0x1040 '/> </docsection> <field name='FLEXBUS' width='1'/> <field bitoffset='1' name='DMA' width='1'/> <field bitoffset='2' name='MPU' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLKDIV1' offset='0x1044' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Divider Register 1, offset: 0x1044 '/> </docsection> <field bitoffset='28' name='OUTDIV1' width='4'/> <field bitoffset='24' name='OUTDIV2' width='4'/> <field bitoffset='20' name='OUTDIV3' width='4'/> <field bitoffset='16' name='OUTDIV4' width='4'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLKDIV2' offset='0x1048' width='32' writemask='3855'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Divider Register 2, offset: 0x1048 '/> </docsection> <field bitoffset='1' name='USBFSDIV' width='3'/> <field name='USBFSFRAC' width='1'/> <field bitoffset='9' name='USBHSDIV' width='3'/> <field bitoffset='8' name='USBHSFRAC' width='1'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCFG1' offset='0x104c' width='32' writemask='1'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Configuration Register 1, offset: 0x104C '/> </docsection> <field bitoffset='8' name='DEPART' width='4'/> <field bitoffset='16' name='EESIZE' width='4'/> <field bitoffset='24' name='PFSIZE' width='4'/> <field bitoffset='28' name='NVMSIZE' width='4'/> <field name='FTFDIS' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='FCFG2' offset='0x1050' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Configuration Register 2, offset: 0x1050 '/> </docsection> <field bitoffset='24' name='MAXADDR01' width='6'/> <field bitoffset='16' name='MAXADDR23' width='6'/> <field bitoffset='0' name='__pad0' width='16'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='UIDH' offset='0x1054' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Unique Identification Register High, offset: 0x1054 '/> </docsection> <field bitoffset='0' name='UID' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='UIDMH' offset='0x1058' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Unique Identification Register Mid-High, offset: 0x1058 '/> </docsection> <field bitoffset='0' name='UID' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='UIDML' offset='0x105c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Unique Identification Register Mid Low, offset: 0x105C '/> </docsection> <field bitoffset='0' name='UID' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='UIDL' offset='0x1060' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Unique Identification Register Low, offset: 0x1060 '/> </docsection> <field bitoffset='0' name='UID' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLKDIV4' offset='0x1068' width='32' writemask='4278190095'> <reset mask='4294967295' name='Reset' value='2'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Clock Divider Register 4, offset: 0x1068 '/> </docsection> <field bitoffset='27' name='NFCDIV' width='5'/> <field bitoffset='24' name='NFCFRAC' width='3'/> <field bitoffset='1' name='TRACEDIV' width='3'/> <field name='TRACEFRAC' width='1'/> <field bitoffset='4' name='__pad4' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MCR' offset='0x106c' width='32' writemask='3758096384'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Misc Control Register, offset: 0x106C '/> </docsection> <field bitoffset='29' name='PDBLOOP' width='1'/> <field bitoffset='31' name='TRACECLKDIS' width='1'/> <field bitoffset='30' name='ULPICLKOBE' width='1'/> <field bitoffset='0' name='__pad0' width='29'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[95] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridLCD/1.0/pse.igen.xml"
files[95] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridLCD' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x60' width='32'> <memorymappedregister access='rw' isvolatile='T' name='LCDCR' width='32' writemask='4294967095'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Control Register, offset: 0x0'/> </docsection> <field bitoffset='25' name='BIAS' width='1'/> <field bitoffset='19' name='BSTAO' width='1'/> <field bitoffset='21' name='BSTEN' width='1'/> <field bitoffset='20' name='BSTSEL' width='1'/> <field bitoffset='26' name='DUTY' width='3'/> <field bitoffset='16' name='EOF' width='1'/> <field bitoffset='4' name='LCDBPA' width='2'/> <field name='LCDBPS' width='3'/> <field bitoffset='31' name='LCDEN' width='1'/> <field bitoffset='17' name='LCDINT' width='1'/> <field bitoffset='18' name='LCDOCS' width='1'/> <field bitoffset='29' name='LCDRCS' width='1'/> <field bitoffset='30' name='LCDRST' width='1'/> <field bitoffset='8' name='NOF' width='8'/> <field bitoffset='22' name='PWR' width='2'/> <field bitoffset='24' name='VLCDS' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDPCR' offset='0x4' width='32' writemask='251658240'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Prescaler Control Register, offset: 0x4'/> </docsection> <field bitoffset='24' name='LCLK' width='4'/> <field bitoffset='0' name='__pad0' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDCCR' offset='0x8' width='32' writemask='2281635840'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Contrast Control Register, offset: 0x8'/> </docsection> <field bitoffset='31' name='CCEN' width='1'/> <field bitoffset='16' name='LCC' width='11'/> <field bitoffset='0' name='__pad0' width='16'/> <field bitoffset='27' name='__pad27' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENFPR0' offset='0x10' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Frontplane Enable Register 0, offset: 0x10'/> </docsection> <field bitoffset='0' name='ENFP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENFPR1' offset='0x14' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCD Frontplane Enable Register 1, offset: 0x14'/> </docsection> <field bitoffset='0' name='ENFP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM0' offset='0x20' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x20'/> </docsection> <field bitoffset='24' name='FP0_BP' width='8'/> <field bitoffset='16' name='FP1_BP' width='8'/> <field bitoffset='8' name='FP2_BP' width='8'/> <field name='FP3_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM1' offset='0x24' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x24'/> </docsection> <field bitoffset='24' name='FP4_BP' width='8'/> <field bitoffset='16' name='FP5_BP' width='8'/> <field bitoffset='8' name='FP6_BP' width='8'/> <field name='FP7_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM2' offset='0x28' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x28'/> </docsection> <field bitoffset='8' name='FP10_BP' width='8'/> <field name='FP11_BP' width='8'/> <field bitoffset='24' name='FP8_BP' width='8'/> <field bitoffset='16' name='FP9_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM3' offset='0x2c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x2C'/> </docsection> <field bitoffset='24' name='FP12_BP' width='8'/> <field bitoffset='16' name='FP13_BP' width='8'/> <field bitoffset='8' name='FP14_BP' width='8'/> <field name='FP15_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM4' offset='0x30' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x30'/> </docsection> <field bitoffset='24' name='FP16_BP' width='8'/> <field bitoffset='16' name='FP17_BP' width='8'/> <field bitoffset='8' name='FP18_BP' width='8'/> <field name='FP19_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM5' offset='0x34' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x34'/> </docsection> <field bitoffset='24' name='FP20_BP' width='8'/> <field bitoffset='16' name='FP21_BP' width='8'/> <field bitoffset='8' name='FP22_BP' width='8'/> <field name='FP23_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM6' offset='0x38' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x38'/> </docsection> <field bitoffset='24' name='FP24_BP' width='8'/> <field bitoffset='16' name='FP25_BP' width='8'/> <field bitoffset='8' name='FP26_BP' width='8'/> <field name='FP27_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM7' offset='0x3c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x3C'/> </docsection> <field bitoffset='24' name='FP28_BP' width='8'/> <field bitoffset='16' name='FP29_BP' width='8'/> <field bitoffset='8' name='FP30_BP' width='8'/> <field name='FP31_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM8' offset='0x40' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x40'/> </docsection> <field bitoffset='24' name='FP32_BP' width='8'/> <field bitoffset='16' name='FP33_BP' width='8'/> <field bitoffset='8' name='FP34_BP' width='8'/> <field name='FP35_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM9' offset='0x44' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x44'/> </docsection> <field bitoffset='24' name='FP36_BP' width='8'/> <field bitoffset='16' name='FP37_BP' width='8'/> <field bitoffset='8' name='FP38_BP' width='8'/> <field name='FP39_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM10' offset='0x48' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x48'/> </docsection> <field bitoffset='24' name='FP40_BP' width='8'/> <field bitoffset='16' name='FP41_BP' width='8'/> <field bitoffset='8' name='FP42_BP' width='8'/> <field name='FP43_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM11' offset='0x4c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x4c'/> </docsection> <field bitoffset='24' name='FP44_BP' width='8'/> <field bitoffset='16' name='FP45_BP' width='8'/> <field bitoffset='8' name='FP46_BP' width='8'/> <field name='FP47_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM12' offset='0x50' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x50'/> </docsection> <field bitoffset='24' name='FP48_BP' width='8'/> <field bitoffset='16' name='FP49_BP' width='8'/> <field bitoffset='8' name='FP50_BP' width='8'/> <field name='FP51_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM13' offset='0x54' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x54'/> </docsection> <field bitoffset='24' name='FP52_BP' width='8'/> <field bitoffset='16' name='FP53_BP' width='8'/> <field bitoffset='8' name='FP54_BP' width='8'/> <field name='FP55_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM14' offset='0x58' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x58'/> </docsection> <field bitoffset='24' name='FP56_BP' width='8'/> <field bitoffset='16' name='FP57_BP' width='8'/> <field bitoffset='8' name='FP58_BP' width='8'/> <field name='FP59_BP' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LCDRAM15' offset='0x5c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LCDRAM, offset: 0x5c'/> </docsection> <field bitoffset='24' name='FP60_BP' width='8'/> <field bitoffset='16' name='FP61_BP' width='8'/> <field bitoffset='8' name='FP62_BP' width='8'/> <field name='FP63_BP' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[96] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisSDHC/1.0/pse.igen.xml"
files[96] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisSDHC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x100' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSADDR' width='32' writemask='4294967292'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA System Address Register, offset: 0x0 '/> </docsection> <field bitoffset='2' name='DSADDR' width='30'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BLKATTR' offset='0x4' width='32' writemask='4294909951'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Block Attributes Register, offset: 0x4 '/> </docsection> <field bitoffset='16' name='BLKCNT' width='16'/> <field name='BLKSIZE' width='13'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMDARG' offset='0x8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Argument Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='CMDARG' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='XFERTYP' offset='0xc' width='32' writemask='1073414199'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transfer Type Register, offset: 0xC '/> </docsection> <field bitoffset='2' name='AC12EN' width='1'/> <field bitoffset='1' name='BCEN' width='1'/> <field bitoffset='19' name='CCCEN' width='1'/> <field bitoffset='20' name='CICEN' width='1'/> <field bitoffset='24' name='CMDINX' width='6'/> <field bitoffset='22' name='CMDTYP' width='2'/> <field name='DMAEN' width='1'/> <field bitoffset='21' name='DPSEL' width='1'/> <field bitoffset='4' name='DTDSEL' width='1'/> <field bitoffset='5' name='MSBSEL' width='1'/> <field bitoffset='16' name='RSPTYP' width='2'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='10'/> <field bitoffset='18' name='__pad18' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP0' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 0, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP0' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP1' offset='0x14' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 1, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP1' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP2' offset='0x18' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 2, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP2' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP3' offset='0x1c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 3, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP3' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATPORT' offset='0x20' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer Data Port Register, offset: 0x20 '/> </docsection> <field bitoffset='0' name='DATCONT' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PRSSTAT' offset='0x24' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Present State Register, offset: 0x24 '/> </docsection> <field bitoffset='11' name='BREN' width='1'/> <field bitoffset='10' name='BWEN' width='1'/> <field bitoffset='1' name='CDIHB' width='1'/> <field name='CIHB' width='1'/> <field bitoffset='16' name='CINS' width='1'/> <field bitoffset='23' name='CLSL' width='1'/> <field bitoffset='2' name='DLA' width='1'/> <field bitoffset='24' name='DLSL' width='8'/> <field bitoffset='5' name='HCKOFF' width='1'/> <field bitoffset='4' name='IPGOFF' width='1'/> <field bitoffset='6' name='PEROFF' width='1'/> <field bitoffset='9' name='RTA' width='1'/> <field bitoffset='7' name='SDOFF' width='1'/> <field bitoffset='3' name='SDSTB' width='1'/> <field bitoffset='8' name='WTA' width='1'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='17' name='__pad17' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PROCTL' offset='0x28' width='32' writemask='118424575'> <reset mask='4294967295' name='Reset' value='32'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Protocol Control Register, offset: 0x28 '/> </docsection> <field bitoffset='7' name='CDSS' width='1'/> <field bitoffset='6' name='CDTL' width='1'/> <field bitoffset='17' name='CREQ' width='1'/> <field bitoffset='3' name='D3CD' width='1'/> <field bitoffset='8' name='DMAS' width='2'/> <field bitoffset='1' name='DTW' width='2'/> <field bitoffset='4' name='EMODE' width='2'/> <field bitoffset='19' name='IABG' width='1'/> <field name='LCTL' width='1'/> <field bitoffset='18' name='RWCTL' width='1'/> <field bitoffset='16' name='SABGREQ' width='1'/> <field bitoffset='25' name='WECINS' width='1'/> <field bitoffset='24' name='WECINT' width='1'/> <field bitoffset='26' name='WECRM' width='1'/> <field bitoffset='10' name='__pad10' width='6'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SYSCTL' offset='0x2c' width='32' writemask='252706815'> <reset mask='4294967295' name='Reset' value='32776'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Control Register, offset: 0x2C '/> </docsection> <field bitoffset='16' name='DTOCV' width='4'/> <field bitoffset='4' name='DVS' width='4'/> <field bitoffset='1' name='HCKEN' width='1'/> <field bitoffset='27' name='INITA' width='1'/> <field name='IPGEN' width='1'/> <field bitoffset='2' name='PEREN' width='1'/> <field bitoffset='24' name='RSTA' width='1'/> <field bitoffset='25' name='RSTC' width='1'/> <field bitoffset='26' name='RSTD' width='1'/> <field bitoffset='3' name='SDCLKEN' width='1'/> <field bitoffset='8' name='SDCLKFS' width='8'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQSTAT' offset='0x30' width='32' writemask='289341951'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Status Register, offset: 0x30 '/> </docsection> <field bitoffset='24' name='AC12E' width='1'/> <field bitoffset='2' name='BGE' width='1'/> <field bitoffset='5' name='BRR' width='1'/> <field bitoffset='4' name='BWR' width='1'/> <field name='CC' width='1'/> <field bitoffset='17' name='CCE' width='1'/> <field bitoffset='18' name='CEBE' width='1'/> <field bitoffset='19' name='CIE' width='1'/> <field bitoffset='6' name='CINS' width='1'/> <field bitoffset='8' name='CINT' width='1'/> <field bitoffset='7' name='CRM' width='1'/> <field bitoffset='16' name='CTOE' width='1'/> <field bitoffset='21' name='DCE' width='1'/> <field bitoffset='22' name='DEBE' width='1'/> <field bitoffset='3' name='DINT' width='1'/> <field bitoffset='28' name='DMAE' width='1'/> <field bitoffset='20' name='DTOE' width='1'/> <field bitoffset='1' name='TC' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQSTATEN' offset='0x34' width='32' writemask='289341951'> <reset mask='4294967295' name='Reset' value='293536063'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Status Enable Register, offset: 0x34 '/> </docsection> <field bitoffset='24' name='AC12ESEN' width='1'/> <field bitoffset='2' name='BGESEN' width='1'/> <field bitoffset='5' name='BRRSEN' width='1'/> <field bitoffset='4' name='BWRSEN' width='1'/> <field bitoffset='17' name='CCESEN' width='1'/> <field name='CCSEN' width='1'/> <field bitoffset='18' name='CEBESEN' width='1'/> <field bitoffset='19' name='CIESEN' width='1'/> <field bitoffset='6' name='CINSEN' width='1'/> <field bitoffset='8' name='CINTSEN' width='1'/> <field bitoffset='7' name='CRMSEN' width='1'/> <field bitoffset='16' name='CTOESEN' width='1'/> <field bitoffset='21' name='DCESEN' width='1'/> <field bitoffset='22' name='DEBESEN' width='1'/> <field bitoffset='3' name='DINTSEN' width='1'/> <field bitoffset='28' name='DMAESEN' width='1'/> <field bitoffset='20' name='DTOESEN' width='1'/> <field bitoffset='1' name='TCSEN' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQSIGEN' offset='0x38' width='32' writemask='289341951'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Signal Enable Register, offset: 0x38 '/> </docsection> <field bitoffset='24' name='AC12EIEN' width='1'/> <field bitoffset='2' name='BGEIEN' width='1'/> <field bitoffset='5' name='BRRIEN' width='1'/> <field bitoffset='4' name='BWRIEN' width='1'/> <field bitoffset='17' name='CCEIEN' width='1'/> <field name='CCIEN' width='1'/> <field bitoffset='18' name='CEBEIEN' width='1'/> <field bitoffset='19' name='CIEIEN' width='1'/> <field bitoffset='6' name='CINSIEN' width='1'/> <field bitoffset='8' name='CINTIEN' width='1'/> <field bitoffset='7' name='CRMIEN' width='1'/> <field bitoffset='16' name='CTOEIEN' width='1'/> <field bitoffset='21' name='DCEIEN' width='1'/> <field bitoffset='22' name='DEBEIEN' width='1'/> <field bitoffset='3' name='DINTIEN' width='1'/> <field bitoffset='28' name='DMAEIEN' width='1'/> <field bitoffset='20' name='DTOEIEN' width='1'/> <field bitoffset='1' name='TCIEN' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AC12ERR' offset='0x3c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Auto CMD12 Error Status Register, offset: 0x3C '/> </docsection> <field bitoffset='3' name='AC12CE' width='1'/> <field bitoffset='2' name='AC12EBE' width='1'/> <field bitoffset='4' name='AC12IE' width='1'/> <field name='AC12NE' width='1'/> <field bitoffset='1' name='AC12TOE' width='1'/> <field bitoffset='7' name='CNIBAC12E' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HTCAPBLT' offset='0x40' width='32'> <reset mask='4294967295' name='Reset' value='133365760'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Capabilities, offset: 0x40 '/> </docsection> <field bitoffset='20' name='ADMAS' width='1'/> <field bitoffset='22' name='DMAS' width='1'/> <field bitoffset='21' name='HSS' width='1'/> <field bitoffset='16' name='MBL' width='3'/> <field bitoffset='23' name='SRS' width='1'/> <field bitoffset='26' name='VS18' width='1'/> <field bitoffset='25' name='VS30' width='1'/> <field bitoffset='24' name='VS33' width='1'/> <field bitoffset='0' name='__pad0' width='16'/> <field bitoffset='19' name='__pad19' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WML' offset='0x44' width='32' writemask='16711935'> <reset mask='4294967295' name='Reset' value='1048592'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watermark Level Register, offset: 0x44 '/> </docsection> <field name='RDWML' width='8'/> <field bitoffset='16' name='WRWML' width='8'/> <field bitoffset='24' name='WRBRSTLEN' width='5'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='FEVT' offset='0x50' width='32' writemask='2441019551'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Force Event Register, offset: 0x50 '/> </docsection> <field bitoffset='2' name='AC12CE' width='1'/> <field bitoffset='24' name='AC12E' width='1'/> <field bitoffset='3' name='AC12EBE' width='1'/> <field bitoffset='4' name='AC12IE' width='1'/> <field name='AC12NE' width='1'/> <field bitoffset='1' name='AC12TOE' width='1'/> <field bitoffset='17' name='CCE' width='1'/> <field bitoffset='18' name='CEBE' width='1'/> <field bitoffset='19' name='CIE' width='1'/> <field bitoffset='31' name='CINT' width='1'/> <field bitoffset='7' name='CNIBAC12E' width='1'/> <field bitoffset='16' name='CTOE' width='1'/> <field bitoffset='21' name='DCE' width='1'/> <field bitoffset='22' name='DEBE' width='1'/> <field bitoffset='28' name='DMAE' width='1'/> <field bitoffset='20' name='DTOE' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> <field bitoffset='29' name='__pad29' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADMAES' offset='0x54' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADMA Error Status Register, offset: 0x54 '/> </docsection> <field bitoffset='3' name='ADMADCE' width='1'/> <field name='ADMAES' width='2'/> <field bitoffset='2' name='ADMALME' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADSADDR' offset='0x58' width='32' writemask='4294967292'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADMA System Address Register, offset: 0x58 '/> </docsection> <field bitoffset='2' name='ADSADDR' width='30'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='VENDOR' offset='0xc0' width='32' writemask='3'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Vendor Specific Register, offset: 0xC0 '/> </docsection> <field bitoffset='1' name='EXBLKNU' width='1'/> <field name='EXTDMAEN' width='1'/> <field bitoffset='16' name='INTSTVAL' width='8'/> <field bitoffset='2' name='__pad2' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MMCBOOT' offset='0xc4' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MMC Boot Register, offset: 0xC4 '/> </docsection> <field bitoffset='7' name='AUTOSABGEN' width='1'/> <field bitoffset='4' name='BOOTACK' width='1'/> <field bitoffset='16' name='BOOTBLKCNT' width='16'/> <field bitoffset='6' name='BOOTEN' width='1'/> <field bitoffset='5' name='BOOTMODE' width='1'/> <field name='DTOCVACK' width='4'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HOSTVER' offset='0xfc' width='32'> <reset mask='4294967295' name='Reset' value='4609'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Version, offset: 0xFC '/> </docsection> <field name='SVN' width='8'/> <field bitoffset='8' name='VVN' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[97] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisUSBHS/1.0/pse.igen.xml"
files[97] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisUSBHS' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x204' width='32'> <memorymappedregister access='r' isvolatile='T' name='ID' width='32'> <reset mask='4294967295' name='Reset' value='3831626245'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Identification Register, offset: 0x0 '/> </docsection> <field name='ID' width='6'/> <field bitoffset='8' name='NID' width='6'/> <field bitoffset='16' name='TAG' width='5'/> <field bitoffset='21' name='REVISION' width='4'/> <field bitoffset='25' name='VERSION' width='4'/> <field bitoffset='29' name='VERSIONID' width='3'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='14' name='__pad14' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWGENERAL' offset='0x4' width='32'> <reset mask='4294967295' name='Reset' value='133'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Hardware Parameters Register, offset: 0x4 '/> </docsection> <field bitoffset='6' name='PHYM' width='3'/> <field bitoffset='9' name='SM' width='2'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWHOST' offset='0x8' width='32'> <reset mask='4294967295' name='Reset' value='268566529'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Hardware Parameters Register, offset: 0x8 '/> </docsection> <field name='HC' width='1'/> <field bitoffset='1' name='NPORT' width='3'/> <field bitoffset='16' name='TTASY' width='8'/> <field bitoffset='24' name='TTPER' width='8'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWDEVICE' offset='0xc' width='32'> <reset mask='4294967295' name='Reset' value='9'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Hardware Parameters Register, offset: 0xC '/> </docsection> <field name='DC' width='1'/> <field bitoffset='1' name='DEVEP' width='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWTXBUF' offset='0x10' width='32'> <reset mask='4294967295' name='Reset' value='2147944712'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit Buffer Hardware Parameters Register, offset: 0x10 '/> </docsection> <field bitoffset='8' name='TXADD' width='8'/> <field name='TXBURST' width='8'/> <field bitoffset='16' name='TXCHANADD' width='8'/> <field bitoffset='31' name='TXLC' width='1'/> <field bitoffset='24' name='__pad24' width='7'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWRXBUF' offset='0x14' width='32'> <reset mask='4294967295' name='Reset' value='2056'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Receive Buffer Hardware Parameters Register, offset: 0x14 '/> </docsection> <field bitoffset='8' name='RXADD' width='8'/> <field name='RXBURST' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER0LD' offset='0x80' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer n Load Register, offset: 0x80 '/> </docsection> <field bitoffset='0' name='GPTLD' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER0CTL' offset='0x84' width='32' writemask='3238002688'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer n Control Register, offset: 0x84 '/> </docsection> <field name='GPTCNT' width='24'/> <field bitoffset='24' name='MODE' width='1'/> <field bitoffset='30' name='RST' width='1'/> <field bitoffset='31' name='RUN' width='1'/> <field bitoffset='25' name='__pad25' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER1LD' offset='0x88' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer n Load Register, offset: 0x88 '/> </docsection> <field bitoffset='0' name='GPTLD' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER1CTL' offset='0x8c' width='32' writemask='3238002688'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer n Control Register, offset: 0x8C '/> </docsection> <field name='GPTCNT' width='24'/> <field bitoffset='24' name='MODE' width='1'/> <field bitoffset='30' name='RST' width='1'/> <field bitoffset='31' name='RUN' width='1'/> <field bitoffset='25' name='__pad25' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SBUSCFG' offset='0x90' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Bus Interface Configuration Register, offset: 0x90 '/> </docsection> <field bitoffset='0' name='BURSTMODE' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCIVERSION' offset='0x100' width='32'> <reset mask='4294967295' name='Reset' value='16777280'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Interface Version Register, offset: 0x100 '/> </docsection> <field bitoffset='16' name='HCIVERSION' width='16'/> <field name='CAPLENGTH' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCSPARAMS' offset='0x104' width='32'> <reset mask='4294967295' name='Reset' value='65553'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Structural Parameters Register, offset: 0x104 '/> </docsection> <field bitoffset='12' name='N_CC' width='4'/> <field bitoffset='8' name='N_PCC' width='4'/> <field name='N_PORTS' width='4'/> <field bitoffset='20' name='N_PTT' width='4'/> <field bitoffset='24' name='N_TT' width='4'/> <field bitoffset='16' name='PI' width='1'/> <field bitoffset='4' name='PPC' width='1'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='17' name='__pad17' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCCPARAMS' offset='0x108' width='32'> <reset mask='4294967295' name='Reset' value='6'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Capability Parameters Register, offset: 0x108 '/> </docsection> <field name='ADC' width='1'/> <field bitoffset='2' name='ASP' width='1'/> <field bitoffset='8' name='EECP' width='8'/> <field bitoffset='4' name='IST' width='4'/> <field bitoffset='1' name='PFL' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='DCIVERSION' offset='0x120' width='32'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Controller Interface Version, offset: 0x122, 16bit '/> </docsection> <field bitoffset='0' name='DCIVERSION' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='DCCPARAMS' offset='0x124' width='32'> <reset mask='4294967295' name='Reset' value='388'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Controller Capability Parameters, offset: 0x124 '/> </docsection> <field bitoffset='7' name='DC' width='1'/> <field name='DEN' width='5'/> <field bitoffset='8' name='HC' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBCMD' offset='0x140' width='32' writemask='16771967'> <reset mask='4294967295' name='Reset' value='524288'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Command Register, offset: 0x140 '/> </docsection> <field bitoffset='5' name='ASE' width='1'/> <field bitoffset='8' name='ASP' width='2'/> <field bitoffset='11' name='ASPE' width='1'/> <field bitoffset='14' name='ATDTW' width='1'/> <field bitoffset='2' name='FS' width='2'/> <field bitoffset='15' name='FS2' width='1'/> <field bitoffset='6' name='IAA' width='1'/> <field bitoffset='16' name='ITC' width='8'/> <field bitoffset='4' name='PSE' width='1'/> <field name='RS' width='1'/> <field bitoffset='1' name='RST' width='1'/> <field bitoffset='13' name='SUTW' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='10' name='__pad10' width='1'/> <field bitoffset='12' name='__pad12' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBSTS' offset='0x144' width='32' writemask='50987519'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Status Register, offset: 0x144 '/> </docsection> <field bitoffset='5' name='AAI' width='1'/> <field bitoffset='15' name='AS' width='1'/> <field bitoffset='3' name='FRI' width='1'/> <field bitoffset='12' name='HCH' width='1'/> <field bitoffset='16' name='NAKI' width='1'/> <field bitoffset='2' name='PCI' width='1'/> <field bitoffset='14' name='PS' width='1'/> <field bitoffset='13' name='RCL' width='1'/> <field bitoffset='4' name='SEI' width='1'/> <field bitoffset='8' name='SLI' width='1'/> <field bitoffset='7' name='SRI' width='1'/> <field bitoffset='24' name='TI0' width='1'/> <field bitoffset='25' name='TI1' width='1'/> <field bitoffset='18' name='UAI' width='1'/> <field bitoffset='1' name='UEI' width='1'/> <field name='UI' width='1'/> <field bitoffset='10' name='ULPII' width='1'/> <field bitoffset='19' name='UPI' width='1'/> <field bitoffset='6' name='URI' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBINTR' offset='0x148' width='32' writemask='51185151'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Interrupt Enable Register, offset: 0x148 '/> </docsection> <field bitoffset='5' name='AAE' width='1'/> <field bitoffset='3' name='FRE' width='1'/> <field bitoffset='16' name='NAKE' width='1'/> <field bitoffset='2' name='PCE' width='1'/> <field bitoffset='4' name='SEE' width='1'/> <field bitoffset='8' name='SLE' width='1'/> <field bitoffset='7' name='SRE' width='1'/> <field bitoffset='24' name='TIE0' width='1'/> <field bitoffset='25' name='TIE1' width='1'/> <field bitoffset='18' name='UAIE' width='1'/> <field name='UE' width='1'/> <field bitoffset='1' name='UEE' width='1'/> <field bitoffset='10' name='ULPIE' width='1'/> <field bitoffset='19' name='UPIE' width='1'/> <field bitoffset='6' name='URE' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FRINDEX' offset='0x14c' width='32' writemask='16383'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frame Index Register, offset: 0x14C '/> </docsection> <field bitoffset='0' name='FRINDEX' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DEVICEADDR' offset='0x154' width='32' writemask='4294963200'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Address Register, offset: 0x154 '/> </docsection> <field bitoffset='25' name='USBADR' width='7'/> <field bitoffset='24' name='USBADRA' width='1'/> <field bitoffset='0' name='__pad0' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ASYNCLISTADDR' offset='0x158' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Current Asynchronous List Address Register, offset: 0x158 '/> </docsection> <field bitoffset='5' name='ASYBASE' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TTCTRL' offset='0x15c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host TT Asynchronous Buffer Control, offset: 0x15C '/> </docsection> <field bitoffset='24' name='TTHA' width='7'/> <field bitoffset='0' name='__pad0' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BURSTSIZE' offset='0x160' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='32896'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master Interface Data Burst Size Register, offset: 0x160 '/> </docsection> <field name='RXPBURST' width='8'/> <field bitoffset='8' name='TXPBURST' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TXFILLTUNING' offset='0x164' width='32' writemask='4136831'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transmit FIFO Tuning Control Register, offset: 0x164 '/> </docsection> <field bitoffset='16' name='TXFIFOTHRES' width='6'/> <field bitoffset='8' name='TXSCHHEALTH' width='5'/> <field name='TXSCHOH' width='7'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ULPI_VIEWPORT' offset='0x170' width='32' writemask='4026466559'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ULPI Register Access, offset: 0x170 '/> </docsection> <field bitoffset='16' name='ULPI_ADDR' width='8'/> <field bitoffset='8' name='ULPI_DATRD' width='8'/> <field name='ULPI_DATWR' width='8'/> <field bitoffset='24' name='ULPI_PORT' width='3'/> <field bitoffset='30' name='ULPI_RUN' width='1'/> <field bitoffset='29' name='ULPI_RW' width='1'/> <field bitoffset='27' name='ULPI_SS' width='1'/> <field bitoffset='31' name='ULPI_WU' width='1'/> <field bitoffset='28' name='__pad28' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTNAK' offset='0x178' width='32' writemask='983055'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ULPI Register Access, offset: 0x170 '/> </docsection> <field bitoffset='16' name='EPTNE' width='4'/> <field name='EPRNE' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTNAKEN' offset='0x17c' width='32' writemask='983055'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ULPI Register Access, offset: 0x170 '/> </docsection> <field bitoffset='16' name='EPTNE' width='4'/> <field name='EPRNE' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CONFIGFLAG' offset='0x180' width='32'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Configure Flag Register, offset: 0x180 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PORTSC1' offset='0x184' width='32' writemask='3254776302'> <reset mask='4294967295' name='Reset' value='2147483648'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Status and Control Registers, offset: 0x184 '/> </docsection> <field name='CCS' width='1'/> <field bitoffset='1' name='CSC' width='1'/> <field bitoffset='6' name='FPR' width='1'/> <field bitoffset='9' name='HSP' width='1'/> <field bitoffset='10' name='LS' width='2'/> <field bitoffset='4' name='OCA' width='1'/> <field bitoffset='5' name='OCC' width='1'/> <field bitoffset='2' name='PE' width='1'/> <field bitoffset='3' name='PEC' width='1'/> <field bitoffset='24' name='PFSC' width='1'/> <field bitoffset='23' name='PHCD' width='1'/> <field bitoffset='14' name='PIC' width='2'/> <field bitoffset='13' name='PO' width='1'/> <field bitoffset='12' name='PP' width='1'/> <field bitoffset='8' name='PR' width='1'/> <field bitoffset='26' name='PSPD' width='2'/> <field bitoffset='16' name='PTC' width='4'/> <field bitoffset='30' name='PTS' width='2'/> <field bitoffset='7' name='SUSP' width='1'/> <field bitoffset='20' name='WKCN' width='1'/> <field bitoffset='21' name='WKDS' width='1'/> <field bitoffset='22' name='WKOC' width='1'/> <field bitoffset='25' name='__pad25' width='1'/> <field bitoffset='28' name='__pad28' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OTGSC' offset='0x1a4' width='32' writemask='2139029695'> <reset mask='4294967295' name='Reset' value='4128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='On-the-Go Status and Control Register, offset: 0x1A4 '/> </docsection> <field bitoffset='10' name='ASV' width='1'/> <field bitoffset='26' name='ASVIE' width='1'/> <field bitoffset='18' name='ASVIS' width='1'/> <field bitoffset='9' name='AVV' width='1'/> <field bitoffset='25' name='AVVIE' width='1'/> <field bitoffset='17' name='AVVIS' width='1'/> <field bitoffset='12' name='BSE' width='1'/> <field bitoffset='28' name='BSEIE' width='1'/> <field bitoffset='20' name='BSEIS' width='1'/> <field bitoffset='11' name='BSV' width='1'/> <field bitoffset='27' name='BSVIE' width='1'/> <field bitoffset='19' name='BSVIS' width='1'/> <field bitoffset='4' name='DP' width='1'/> <field bitoffset='30' name='DPIE' width='1'/> <field bitoffset='22' name='DPIS' width='1'/> <field bitoffset='14' name='DPS' width='1'/> <field bitoffset='8' name='ID' width='1'/> <field bitoffset='24' name='IDIE' width='1'/> <field bitoffset='16' name='IDIS' width='1'/> <field bitoffset='5' name='IDPU' width='1'/> <field bitoffset='29' name='MSE' width='1'/> <field bitoffset='21' name='MSS' width='1'/> <field bitoffset='13' name='MST' width='1'/> <field bitoffset='3' name='OT' width='1'/> <field bitoffset='1' name='VC' width='1'/> <field name='VD' width='1'/> <field bitoffset='7' name='HABA' width='1'/> <field bitoffset='2' name='HAAR' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBMODE' offset='0x1a8' width='32' writemask='28703'> <reset mask='4294967295' name='Reset' value='20480'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Mode Register, offset: 0x1A8 '/> </docsection> <field name='CM' width='2'/> <field bitoffset='2' name='ES' width='1'/> <field bitoffset='4' name='SDIS' width='1'/> <field bitoffset='3' name='SLOM' width='1'/> <field bitoffset='12' name='TXHSD' width='3'/> <field bitoffset='5' name='__pad5' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPSETUPSR' offset='0x1ac' width='32' writemask='15'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Setup Status Register, offset: 0x1AC '/> </docsection> <field bitoffset='0' name='EPSETUPSTAT' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPPRIME' offset='0x1b0' width='32' writemask='983055'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Initialization Register, offset: 0x1B0 '/> </docsection> <field name='PERB' width='4'/> <field bitoffset='16' name='PETB' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPFLUSH' offset='0x1b4' width='32' writemask='983055'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Flush Register, offset: 0x1B4 '/> </docsection> <field name='FERB' width='4'/> <field bitoffset='16' name='FETB' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EPSR' offset='0x1b8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Status Register, offset: 0x1B8 '/> </docsection> <field name='ERBR' width='4'/> <field bitoffset='16' name='ETBR' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPCOMPLETE' offset='0x1bc' width='32' writemask='983055'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Complete Register, offset: 0x1BC '/> </docsection> <field name='ERCE' width='4'/> <field bitoffset='16' name='ETCE' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPCR0' offset='0x1c0' width='32' writemask='65537'> <reset mask='4294967295' name='Reset' value='8388736'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 0, offset: 0x1C0 '/> </docsection> <field bitoffset='7' name='RXE' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPCR1' offset='0x1c4' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register n, array offset: 0x1C4, array step: 0x4 '/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPCR2' offset='0x1c8' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register n, array offset: 0x1C4, array step: 0x4 '/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EPCR3' offset='0x1cc' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register n, array offset: 0x1C4, array step: 0x4 '/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBGENCTRL' offset='0x200' width='32' writemask='35'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Control Regiser, offset: 0x20 '/> </docsection> <field bitoffset='5' name='WU_INT_CLR' width='1'/> <field bitoffset='1' name='WU_ULPI_EN' width='1'/> <field name='WU_IE' width='1'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[98] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisPMC/1.0/pse.igen.xml"
files[98] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisPMC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x3' width='8'> <memorymappedregister access='rw' isvolatile='T' name='LVDSC1' width='8' writemask='115'> <reset mask='255' name='Reset' value='16'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Voltage Detect Status and Control 1 Register, offset: 0x0 '/> </docsection> <field bitoffset='6' name='LVDACK' width='1'/> <field bitoffset='7' name='LVDF' width='1'/> <field bitoffset='5' name='LVDIE' width='1'/> <field bitoffset='4' name='LVDRE' width='1'/> <field name='LVDV' width='2'/> <field bitoffset='2' name='__pad2' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LVDSC2' offset='0x1' width='8' writemask='99'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Voltage Detect Status and Control 2 Register, offset: 0x1 '/> </docsection> <field bitoffset='6' name='LVWACK' width='1'/> <field bitoffset='7' name='LVWF' width='1'/> <field bitoffset='5' name='LVWIE' width='1'/> <field name='LVWV' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGSC' offset='0x2' width='8' writemask='9'> <reset mask='255' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Regulator Status and Control Register, offset: 0x2 '/> </docsection> <field bitoffset='3' name='ACKISO' width='1'/> <field name='BGBE' width='1'/> <field bitoffset='4' name='BGEN' width='1'/> <field bitoffset='2' name='REGONS' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[99] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisUSBDCD/1.0/pse.igen.xml"
files[99] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisUSBDCD' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1c' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CONTROL' width='32' writemask='50397185'> <reset mask='4294967295' name='Reset' value='65536'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, offset: 0x0 '/> </docsection> <field name='IACK' width='1'/> <field bitoffset='16' name='IE' width='1'/> <field bitoffset='8' name='IF' width='1'/> <field bitoffset='25' name='SR' width='1'/> <field bitoffset='24' name='START' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLOCK' offset='0x4' width='32' writemask='4093'> <reset mask='4294967295' name='Reset' value='193'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Clock Register, offset: 0x4 '/> </docsection> <field bitoffset='2' name='CLOCK_SPEED' width='10'/> <field name='CLOCK_UNIT' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='STATUS' offset='0x8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status Register, offset: 0x8 '/> </docsection> <field bitoffset='22' name='ACTIVE' width='1'/> <field bitoffset='20' name='ERR' width='1'/> <field bitoffset='16' name='SEQ_RES' width='2'/> <field bitoffset='18' name='SEQ_STAT' width='2'/> <field bitoffset='21' name='TO' width='1'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIMER0' offset='0x10' width='32' writemask='33488896'> <reset mask='4294967295' name='Reset' value='1048576'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TIMER0 Register, offset: 0x10 '/> </docsection> <field bitoffset='16' name='TSEQ_INIT' width='10'/> <field name='TUNITCON' width='12'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIMER1' offset='0x14' width='32' writemask='67044351'> <reset mask='4294967295' name='Reset' value='655400'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TIMER1 Register, offset: 0x14'/> </docsection> <field bitoffset='16' name='TDCD_DBNC' width='10'/> <field name='TVDPSRC_ON' width='10'/> <field bitoffset='10' name='__pad10' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIMER2' offset='0x18' width='32' writemask='67043343'> <reset mask='4294967295' name='Reset' value='2621450'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TIMER2 Register, offset: 0x18 '/> </docsection> <field name='CHECK_DM' width='4'/> <field bitoffset='16' name='TVDPSRC_CON' width='10'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[100] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisPORT/1.0/pse.igen.xml"
files[100] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisPORT' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0xcc' width='32'> <memorymappedregister access='rw' isvolatile='T' name='PCR0' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR1' offset='0x4' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR2' offset='0x8' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR3' offset='0xc' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR4' offset='0x10' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR5' offset='0x14' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR6' offset='0x18' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR7' offset='0x1c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR8' offset='0x20' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR9' offset='0x24' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR10' offset='0x28' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR11' offset='0x2c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR12' offset='0x30' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR13' offset='0x34' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR14' offset='0x38' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR15' offset='0x3c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR16' offset='0x40' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR17' offset='0x44' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR18' offset='0x48' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR19' offset='0x4c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR20' offset='0x50' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR21' offset='0x54' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR22' offset='0x58' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR23' offset='0x5c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR24' offset='0x60' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR25' offset='0x64' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR26' offset='0x68' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR27' offset='0x6c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR28' offset='0x70' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR29' offset='0x74' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR30' offset='0x78' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCR31' offset='0x7c' width='32' writemask='17794935'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Control Register n, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='6' name='DSE' width='1'/> <field bitoffset='16' name='IRQC' width='4'/> <field bitoffset='24' name='ISF' width='1'/> <field bitoffset='15' name='LK' width='1'/> <field bitoffset='8' name='MUX' width='3'/> <field bitoffset='5' name='ODE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field bitoffset='4' name='PFE' width='1'/> <field name='PS' width='1'/> <field bitoffset='2' name='SRE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='GPCLR' offset='0x80' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Global Pin Control Low Register, offset: 0x80 '/> </docsection> <field name='GPWD' width='16'/> <field bitoffset='16' name='GPWE' width='16'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='GPCHR' offset='0x84' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Global Pin Control High Register, offset: 0x84 '/> </docsection> <field name='GPWD' width='16'/> <field bitoffset='16' name='GPWE' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISFR' offset='0xa0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Status Flag Register, offset: 0xA0 '/> </docsection> <field bitoffset='0' name='ISF' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DFER' offset='0xc0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Digital Filter Enable Register, offset: 0xC0 '/> </docsection> <field bitoffset='0' name='DFE' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DFCR' offset='0xc4' width='32' writemask='1'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Digital Filter Clock Register, offset: 0xC4 '/> </docsection> <field bitoffset='0' name='CS' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DFWR' offset='0xc8' width='32' writemask='31'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Digital Filter Width Register, offset: 0xC8 '/> </docsection> <field bitoffset='0' name='FILT' width='5'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[101] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisSPI/1.0/pse.igen.xml"
files[101] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisSPI' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x8c' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MCR' width='32' writemask='4282384129'> <reset mask='4294967295' name='Reset' value='16385'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Module Configuration Register, offset: 0x0 '/> </docsection> <field bitoffset='10' name='CLR_RXF' width='1'/> <field bitoffset='11' name='CLR_TXF' width='1'/> <field bitoffset='30' name='CONT_SCKE' width='1'/> <field bitoffset='28' name='DCONF' width='2'/> <field bitoffset='12' name='DIS_RXF' width='1'/> <field bitoffset='13' name='DIS_TXF' width='1'/> <field bitoffset='15' name='DOZE' width='1'/> <field bitoffset='27' name='FRZ' width='1'/> <field name='HALT' width='1'/> <field bitoffset='14' name='MDIS' width='1'/> <field bitoffset='31' name='MSTR' width='1'/> <field bitoffset='26' name='MTFE' width='1'/> <field bitoffset='16' name='PCSIS' width='6'/> <field bitoffset='25' name='PCSSE' width='1'/> <field bitoffset='24' name='ROOE' width='1'/> <field bitoffset='8' name='SMPL_PT' width='2'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR' offset='0x8' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transfer Count Register, offset: 0x8 '/> </docsection> <field bitoffset='16' name='SPI_TCNT' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTAR0' offset='0xc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='2013265920'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Clock and Transfer Attributes Register 0, Master/Slave modes, offset 0x0c'/> </docsection> <field bitoffset='8' name='ASC' width='4'/> <field name='BR' width='4'/> <field bitoffset='25' name='CPHA' width='1'/> <field bitoffset='26' name='CPOL' width='1'/> <field bitoffset='12' name='CSSCK' width='4'/> <field bitoffset='31' name='DBR' width='1'/> <field bitoffset='4' name='DT' width='4'/> <field bitoffset='27' name='FMSZ' width='4'/> <field bitoffset='24' name='LSBFE' width='1'/> <field bitoffset='20' name='PASC' width='2'/> <field bitoffset='16' name='PBR' width='2'/> <field bitoffset='22' name='PCSSCK' width='2'/> <field bitoffset='18' name='PDT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTAR1' offset='0x10' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='2013265920'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Clock and Transfer Attributes Register 1, Master mode, offset 0x10'/> </docsection> <field bitoffset='8' name='ASC' width='4'/> <field name='BR' width='4'/> <field bitoffset='25' name='CPHA' width='1'/> <field bitoffset='26' name='CPOL' width='1'/> <field bitoffset='12' name='CSSCK' width='4'/> <field bitoffset='31' name='DBR' width='1'/> <field bitoffset='4' name='DT' width='4'/> <field bitoffset='27' name='FMSZ' width='4'/> <field bitoffset='24' name='LSBFE' width='1'/> <field bitoffset='20' name='PASC' width='2'/> <field bitoffset='16' name='PBR' width='2'/> <field bitoffset='22' name='PCSSCK' width='2'/> <field bitoffset='18' name='PDT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SR' offset='0x2c' width='32' writemask='3658088448'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Status Register, offset: 0x2C '/> </docsection> <field bitoffset='28' name='EOQF' width='1'/> <field name='POPNXTPTR' width='4'/> <field bitoffset='17' name='RFDF' width='1'/> <field bitoffset='19' name='RFOF' width='1'/> <field bitoffset='4' name='RXCTR' width='4'/> <field bitoffset='31' name='TCF' width='1'/> <field bitoffset='25' name='TFFF' width='1'/> <field bitoffset='27' name='TFUF' width='1'/> <field bitoffset='12' name='TXCTR' width='4'/> <field bitoffset='8' name='TXNXTPTR' width='4'/> <field bitoffset='30' name='TXRXS' width='1'/> <field bitoffset='16' name='__pad16' width='1'/> <field bitoffset='18' name='__pad18' width='1'/> <field bitoffset='20' name='__pad20' width='5'/> <field bitoffset='26' name='__pad26' width='1'/> <field bitoffset='29' name='__pad29' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RSER' offset='0x30' width='32' writemask='2601189376'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30 '/> </docsection> <field bitoffset='28' name='EOQF_RE' width='1'/> <field bitoffset='16' name='RFDF_DIRS' width='1'/> <field bitoffset='17' name='RFDF_RE' width='1'/> <field bitoffset='19' name='RFOF_RE' width='1'/> <field bitoffset='31' name='TCF_RE' width='1'/> <field bitoffset='24' name='TFFF_DIRS' width='1'/> <field bitoffset='25' name='TFFF_RE' width='1'/> <field bitoffset='27' name='TFUF_RE' width='1'/> <field bitoffset='0' name='__pad0' width='16'/> <field bitoffset='18' name='__pad18' width='1'/> <field bitoffset='20' name='__pad20' width='4'/> <field bitoffset='26' name='__pad26' width='1'/> <field bitoffset='29' name='__pad29' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PUSHR' offset='0x34' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34 '/> </docsection> <field bitoffset='31' name='CONT' width='1'/> <field bitoffset='28' name='CTAS' width='3'/> <field bitoffset='26' name='CTCNT' width='1'/> <field bitoffset='27' name='EOQ' width='1'/> <field bitoffset='16' name='PCS' width='6'/> <field name='TXDATA' width='16'/> <field bitoffset='22' name='__pad22' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='POPR' offset='0x38' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI POP RX FIFO Register, offset: 0x38 '/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR0' offset='0x3c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x3C '/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR1' offset='0x40' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x40 '/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR2' offset='0x44' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x44 '/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR3' offset='0x48' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x48 '/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR0' offset='0x7c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x7C '/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR1' offset='0x80' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x80 '/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR2' offset='0x84' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x84 '/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR3' offset='0x88' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x88 '/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[102] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisUART/1.0/pse.igen.xml"
files[102] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisUART' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x35' width='8'> <memorymappedregister access='rw' isvolatile='T' name='BDH' width='8' writefunction='writeBDH' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Baud Rate Registers:High, offset: 0x0 '/> </docsection> <field bitoffset='7' name='LBKDIE' width='1'/> <field bitoffset='6' name='RXEDGIE' width='1'/> <field name='SBR' width='5'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BDL' offset='0x1' width='8' writefunction='writeBDL' writemask='255'> <reset mask='255' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Baud Rate Registers: Low, offset: 0x1 '/> </docsection> <field bitoffset='0' name='SBR' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C1' offset='0x2' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 1, offset: 0x2 '/> </docsection> <field bitoffset='2' name='ILT' width='1'/> <field bitoffset='7' name='LOOPS' width='1'/> <field bitoffset='4' name='M' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field name='PT' width='1'/> <field bitoffset='5' name='RSRC' width='1'/> <field bitoffset='6' name='UARTSWAI' width='1'/> <field bitoffset='3' name='WAKE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2' offset='0x3' width='8' writefunction='writeC2' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 2, offset: 0x3 '/> </docsection> <field bitoffset='4' name='ILIE' width='1'/> <field bitoffset='2' name='RE' width='1'/> <field bitoffset='5' name='RIE' width='1'/> <field bitoffset='1' name='RWU' width='1'/> <field name='SBK' width='1'/> <field bitoffset='6' name='TCIE' width='1'/> <field bitoffset='3' name='TE' width='1'/> <field bitoffset='7' name='TIE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='S1' offset='0x4' readfunction='readS1' viewfunction='viewS1' width='8'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Status Register 1, offset: 0x4 '/> </docsection> <field bitoffset='1' name='FE' width='1'/> <field bitoffset='4' name='IDLE' width='1'/> <field bitoffset='2' name='NF' width='1'/> <field bitoffset='3' name='OR' width='1'/> <field name='PF' width='1'/> <field bitoffset='5' name='RDRF' width='1'/> <field bitoffset='6' name='TC' width='1'/> <field bitoffset='7' name='TDRE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='S2' offset='0x5' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Status Register 2, offset: 0x5 '/> </docsection> <field bitoffset='2' name='BRK13' width='1'/> <field bitoffset='1' name='LBKDE' width='1'/> <field bitoffset='7' name='LBKDIF' width='1'/> <field bitoffset='5' name='MSBF' width='1'/> <field name='RAF' width='1'/> <field bitoffset='3' name='RWUID' width='1'/> <field bitoffset='6' name='RXEDGIF' width='1'/> <field bitoffset='4' name='RXINV' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C3' offset='0x6' width='8' writemask='127'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 3, offset: 0x6 '/> </docsection> <field bitoffset='1' name='FEIE' width='1'/> <field bitoffset='2' name='NEIE' width='1'/> <field bitoffset='3' name='ORIE' width='1'/> <field name='PEIE' width='1'/> <field bitoffset='7' name='R8' width='1'/> <field bitoffset='6' name='T8' width='1'/> <field bitoffset='5' name='TXDIR' width='1'/> <field bitoffset='4' name='TXINV' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='D' offset='0x7' readfunction='readD' width='8' writefunction='writeD' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Data Register, offset: 0x7 '/> </docsection> <field bitoffset='0' name='RT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MA1' offset='0x8' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Match Address Registers 1, offset: 0x8 '/> </docsection> <field bitoffset='0' name='MA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MA2' offset='0x9' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Match Address Registers 2, offset: 0x9 '/> </docsection> <field bitoffset='0' name='MA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C4' offset='0xa' width='8' writefunction='writeC4' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 4, offset: 0xA '/> </docsection> <field name='BRFA' width='5'/> <field bitoffset='5' name='M10' width='1'/> <field bitoffset='7' name='MAEN1' width='1'/> <field bitoffset='6' name='MAEN2' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C5' offset='0xb' width='8' writemask='160'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 5, offset: 0xB '/> </docsection> <field bitoffset='5' name='RDMAS' width='1'/> <field bitoffset='7' name='TDMAS' width='1'/> <field bitoffset='0' name='__pad0' width='5'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ED' offset='0xc' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Extended Data Register, offset: 0xC '/> </docsection> <field bitoffset='7' name='NOISY' width='1'/> <field bitoffset='6' name='PARITYE' width='1'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MODEM' offset='0xd' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Modem Register, offset: 0xD '/> </docsection> <field bitoffset='3' name='RXRTSE' width='1'/> <field name='TXCTSE' width='1'/> <field bitoffset='1' name='TXRTSE' width='1'/> <field bitoffset='2' name='TXRTSPOL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IR' offset='0xe' width='8' writemask='7'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Infrared Register, offset: 0xE '/> </docsection> <field bitoffset='2' name='IREN' width='1'/> <field name='TNP' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFIFO' offset='0x10' width='8' writemask='136'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Parameters, offset: 0x10 '/> </docsection> <field bitoffset='3' name='RXFE' width='1'/> <field name='RXFIFOSIZE' width='3'/> <field bitoffset='7' name='TXFE' width='1'/> <field bitoffset='4' name='TXFIFOSIZE' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFIFO' offset='0x11' width='8' writefunction='writeCFIFO' writemask='195'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Control Register, offset: 0x11 '/> </docsection> <field bitoffset='6' name='RXFLUSH' width='1'/> <field name='RXUFE' width='1'/> <field bitoffset='7' name='TXFLUSH' width='1'/> <field bitoffset='1' name='TXOFE' width='1'/> <field bitoffset='2' name='__pad2' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SFIFO' offset='0x12' width='8' writemask='3'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Status Register, offset: 0x12 '/> </docsection> <field bitoffset='6' name='RXEMPT' width='1'/> <field name='RXUF' width='1'/> <field bitoffset='7' name='TXEMPT' width='1'/> <field bitoffset='1' name='TXOF' width='1'/> <field bitoffset='2' name='__pad2' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TWFIFO' offset='0x13' width='8' writefunction='writeTWFIFO' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Transmit Watermark, offset: 0x13 '/> </docsection> <field bitoffset='0' name='TXWATER' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TCFIFO' offset='0x14' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Transmit Count, offset: 0x14 '/> </docsection> <field bitoffset='0' name='TXCOUNT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RWFIFO' offset='0x15' width='8' writefunction='writeRWFIFO' writemask='255'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Receive Watermark, offset: 0x15 '/> </docsection> <field bitoffset='0' name='RXWATER' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RCFIFO' offset='0x16' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Receive Count, offset: 0x16 '/> </docsection> <field bitoffset='0' name='RXCOUNT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C7816' offset='0x18' width='8' writemask='31'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Control Register, offset: 0x18 '/> </docsection> <field bitoffset='3' name='ANACK' width='1'/> <field bitoffset='2' name='INIT' width='1'/> <field name='ISO_7816E' width='1'/> <field bitoffset='4' name='ONACK' width='1'/> <field bitoffset='1' name='TTYPE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IE7816' offset='0x19' width='8' writemask='247'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Interrupt Enable Register, offset: 0x19 '/> </docsection> <field bitoffset='5' name='BWTE' width='1'/> <field bitoffset='6' name='CWTE' width='1'/> <field bitoffset='2' name='GTVE' width='1'/> <field bitoffset='4' name='INITDE' width='1'/> <field name='RXTE' width='1'/> <field bitoffset='1' name='TXTE' width='1'/> <field bitoffset='7' name='WTE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IS7816' offset='0x1a' width='8' writemask='247'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Interrupt Status Register, offset: 0x1A '/> </docsection> <field bitoffset='5' name='BWT' width='1'/> <field bitoffset='6' name='CWT' width='1'/> <field bitoffset='2' name='GTV' width='1'/> <field bitoffset='4' name='INITD' width='1'/> <field name='RXT' width='1'/> <field bitoffset='1' name='TXT' width='1'/> <field bitoffset='7' name='WT' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WP7816T0' offset='0x1b' width='8' writemask='255'> <reset mask='255' name='Reset' value='10'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Wait Parameter Register, offset: 0x1B '/> </docsection> <field bitoffset='0' name='WI' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WN7816' offset='0x1c' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Wait N Register, offset: 0x1C '/> </docsection> <field bitoffset='0' name='GTN' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WF7816' offset='0x1d' width='8' writemask='255'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Wait FD Register, offset: 0x1D '/> </docsection> <field bitoffset='0' name='GTFD' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ET7816' offset='0x1e' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Error Threshold Register, offset: 0x1E '/> </docsection> <field name='RXTHRESHOLD' width='4'/> <field bitoffset='4' name='TXTHRESHOLD' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TL7816' offset='0x1f' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART 7816 Transmit Length Register, offset: 0x1F '/> </docsection> <field bitoffset='0' name='TLEN' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C6' offset='0x21' width='8' writemask='240'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Control Register 6, offset: 0x21 '/> </docsection> <field bitoffset='5' name='CE' width='1'/> <field bitoffset='4' name='CP' width='1'/> <field bitoffset='7' name='EN709' width='1'/> <field bitoffset='6' name='TX709' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCTH' offset='0x22' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Packet Cycle Time Counter High, offset: 0x22 '/> </docsection> <field bitoffset='0' name='PCTH' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PCTL' offset='0x23' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Packet Cycle Time Counter Low, offset: 0x23 '/> </docsection> <field bitoffset='0' name='PCTL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='B1T' offset='0x24' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Beta1 Timer, offset: 0x24 '/> </docsection> <field bitoffset='0' name='B1T' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SDTH' offset='0x25' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Secondary Delay Timer High, offset: 0x25 '/> </docsection> <field bitoffset='0' name='SDTH' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SDTL' offset='0x26' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Secondary Delay Timer Low, offset: 0x26 '/> </docsection> <field bitoffset='0' name='SDTL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRE' offset='0x27' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Preamble, offset: 0x27 '/> </docsection> <field bitoffset='0' name='PREAMBLE' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TPL' offset='0x28' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Transmit Packet Length, offset: 0x28 '/> </docsection> <field bitoffset='0' name='TPL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IE' offset='0x29' width='8' writemask='127'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Interrupt Enable Register, offset: 0x29 '/> </docsection> <field bitoffset='5' name='ISDIE' width='1'/> <field bitoffset='2' name='PCTEIE' width='1'/> <field bitoffset='4' name='PRXIE' width='1'/> <field bitoffset='1' name='PSIE' width='1'/> <field bitoffset='3' name='PTXIE' width='1'/> <field name='TXFIE' width='1'/> <field bitoffset='6' name='WBEIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WB' offset='0x2a' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B WBASE, offset: 0x2A '/> </docsection> <field bitoffset='0' name='WBASE' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='S3' offset='0x2b' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Status Register, offset: 0x2B '/> </docsection> <field bitoffset='5' name='ISD' width='1'/> <field bitoffset='2' name='PCTEF' width='1'/> <field bitoffset='7' name='PEF' width='1'/> <field bitoffset='4' name='PRXF' width='1'/> <field bitoffset='1' name='PSF' width='1'/> <field bitoffset='3' name='PTXF' width='1'/> <field name='TXFF' width='1'/> <field bitoffset='6' name='WBEF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='S4' offset='0x2c' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Status Register, offset: 0x2C '/> </docsection> <field bitoffset='2' name='CDET' width='2'/> <field name='FE' width='1'/> <field bitoffset='1' name='ILCV' width='1'/> <field bitoffset='4' name='INITF' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RPL' offset='0x2d' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Received Packet Length, offset: 0x2D '/> </docsection> <field bitoffset='0' name='RPL' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RPREL' offset='0x2e' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Received Preamble Length, offset: 0x2E '/> </docsection> <field bitoffset='0' name='RPREL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPW' offset='0x2f' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Collision Pulse Width, offset: 0x2F '/> </docsection> <field bitoffset='0' name='CPW' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RIDT' offset='0x30' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Receive Indeterminate Time, offset: 0x30 '/> </docsection> <field bitoffset='0' name='RIDT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIDT' offset='0x31' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART CEA709.1-B Transmit Indeterminate Time, offset: 0x31 '/> </docsection> <field bitoffset='0' name='TIDT' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='DirectWrite' type='output' updatefunctionargument='0'/> <netport name='DirectRead' type='input' updatefunction='directReadCB' updatefunctionargument='0'/> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <netport name='Reset' type='input' updatefunction='resetCB' updatefunctionargument='0'/> <formalattribute name='fifoSize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Size of fifos (default 128)'/> </docsection> </formalattribute> <formalattribute name='moduleClkFreq' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Frequency (in hertz) of module clock used in baud rate calculation (default=10.2 MHz)'/> </docsection> </formalattribute> <formalattribute name='console' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Automatic console'/> </docsection> </formalattribute> <formalattribute name='portnum' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Specify port to open for a connection. A value of zero causes the OS to select the next available port.'/> </docsection> </formalattribute> <formalattribute name='infile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: UART takes input from this serial input source file'/> </docsection> </formalattribute> <formalattribute name='outfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Serial output file'/> </docsection> </formalattribute> <formalattribute name='portFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: When portnum is set to zero, write the assigned port number to this file'/> </docsection> </formalattribute> <formalattribute name='log' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Report serial output in the simulator log'/> </docsection> </formalattribute> <formalattribute name='finishOnDisconnect' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: When defined the simulation will be terminated if the port is disconnected'/> </docsection> </formalattribute> <formalattribute name='record' type='string'/> <formalattribute name='replay' type='string'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[103] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisRNG/1.0/pse.igen.xml"
files[103] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisRNG' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x10' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CR' width='32' writemask='31'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RNGA Control Register, offset: 0x0 '/> </docsection> <field bitoffset='3' name='CLRI' width='1'/> <field name='GO' width='1'/> <field bitoffset='1' name='HA' width='1'/> <field bitoffset='2' name='INTM' width='1'/> <field bitoffset='4' name='SLP' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SR' offset='0x4' width='32'> <reset mask='4294967295' name='Reset' value='65536'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RNGA Status Register, offset: 0x4 '/> </docsection> <field bitoffset='3' name='ERRI' width='1'/> <field bitoffset='1' name='LRS' width='1'/> <field bitoffset='8' name='OREG_LVL' width='8'/> <field bitoffset='16' name='OREG_SIZE' width='8'/> <field bitoffset='2' name='ORU' width='1'/> <field name='SECV' width='1'/> <field bitoffset='4' name='SLP' width='1'/> <field bitoffset='5' name='__pad5' width='3'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='ER' offset='0x8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RNGA Entropy Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='EXT_ENT' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='OR' offset='0xc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RNGA Output Register, offset: 0xC '/> </docsection> <field bitoffset='0' name='RANDOUT' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[104] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisMPU/1.0/pse.igen.xml"
files[104] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisMPU' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x840' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CESR' width='32' writemask='4278190081'> <reset mask='4294967295' name='Reset' value='8487425'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control/Error Status Register, offset: 0x0 '/> </docsection> <field name='VLD' width='1'/> <field bitoffset='8' name='NRGD' width='4'/> <field bitoffset='12' name='NSP' width='4'/> <field bitoffset='16' name='HRL' width='4'/> <field bitoffset='24' name='SPERR' width='8'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EAR0' offset='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Address Register, Slave Port n, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='EADDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EDR0' offset='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Detail Register, Slave Port n, array offset: 0x14, array step: 0x8 '/> </docsection> <field name='ERW' width='1'/> <field bitoffset='1' name='EATTR' width='3'/> <field bitoffset='4' name='EMN' width='4'/> <field bitoffset='8' name='EPID' width='8'/> <field bitoffset='16' name='EACD' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EAR1' offset='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Address Register, Slave Port n, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='EADDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EDR1' offset='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Detail Register, Slave Port n, array offset: 0x14, array step: 0x8 '/> </docsection> <field name='ERW' width='1'/> <field bitoffset='1' name='EATTR' width='3'/> <field bitoffset='4' name='EMN' width='4'/> <field bitoffset='8' name='EPID' width='8'/> <field bitoffset='16' name='EACD' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EAR2' offset='0x20' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Address Register, Slave Port n, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='EADDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EDR2' offset='0x24' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Detail Register, Slave Port n, array offset: 0x14, array step: 0x8 '/> </docsection> <field name='ERW' width='1'/> <field bitoffset='1' name='EATTR' width='3'/> <field bitoffset='4' name='EMN' width='4'/> <field bitoffset='8' name='EPID' width='8'/> <field bitoffset='16' name='EACD' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EAR3' offset='0x28' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Address Register, Slave Port n, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='EADDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EDR3' offset='0x2c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Detail Register, Slave Port n, array offset: 0x14, array step: 0x8 '/> </docsection> <field name='ERW' width='1'/> <field bitoffset='1' name='EATTR' width='3'/> <field bitoffset='4' name='EMN' width='4'/> <field bitoffset='8' name='EPID' width='8'/> <field bitoffset='16' name='EACD' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EAR4' offset='0x30' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Address Register, Slave Port n, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='EADDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='EDR4' offset='0x34' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Detail Register, Slave Port n, array offset: 0x14, array step: 0x8 '/> </docsection> <field name='ERW' width='1'/> <field bitoffset='1' name='EATTR' width='3'/> <field bitoffset='4' name='EMN' width='4'/> <field bitoffset='8' name='EPID' width='8'/> <field bitoffset='16' name='EACD' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD0_WORD0' offset='0x400' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 0, Word 0, offset: 0x400 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD0_WORD1' offset='0x404' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 0, Word 1, offset: 0x404 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD0_WORD2' offset='0x408' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 0, Word 2, offset: 0x408 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD0_WORD3' offset='0x40c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 0, Word 3, offset: 0x40c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD1_WORD0' offset='0x410' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 1, Word 0, offset: 0x410 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD1_WORD1' offset='0x414' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 1, Word 1, offset: 0x414 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD1_WORD2' offset='0x418' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 1, Word 2, offset: 0x418 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD1_WORD3' offset='0x41c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 1, Word 3, offset: 0x41c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD2_WORD0' offset='0x420' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 2, Word 0, offset: 0x420 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD2_WORD1' offset='0x424' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 2, Word 1, offset: 0x424 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD2_WORD2' offset='0x428' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 2, Word 2, offset: 0x428 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD2_WORD3' offset='0x42c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 2, Word 3, offset: 0x42c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD3_WORD0' offset='0x430' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 3, Word 0, offset: 0x430 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD3_WORD1' offset='0x434' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 3, Word 1, offset: 0x434 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD3_WORD2' offset='0x438' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 3, Word 2, offset: 0x438 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD3_WORD3' offset='0x43c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 3, Word 3, offset: 0x43c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD4_WORD0' offset='0x440' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 4, Word 0, offset: 0x440 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD4_WORD1' offset='0x444' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 4, Word 1, offset: 0x444 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD4_WORD2' offset='0x448' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 4, Word 2, offset: 0x448 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD4_WORD3' offset='0x44c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 4, Word 3, offset: 0x44c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD5_WORD0' offset='0x450' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 5, Word 0, offset: 0x450 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD5_WORD1' offset='0x454' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 5, Word 1, offset: 0x454 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD5_WORD2' offset='0x458' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 5, Word 2, offset: 0x458 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD5_WORD3' offset='0x45c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 5, Word 3, offset: 0x45c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD6_WORD0' offset='0x460' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 6, Word 0, offset: 0x460 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD6_WORD1' offset='0x464' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 6, Word 1, offset: 0x464 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD6_WORD2' offset='0x468' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 6, Word 2, offset: 0x468 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD6_WORD3' offset='0x46c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 6, Word 3, offset: 0x46c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD7_WORD0' offset='0x470' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 7, Word 0, offset: 0x470 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD7_WORD1' offset='0x474' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 7, Word 1, offset: 0x474 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD7_WORD2' offset='0x478' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 7, Word 2, offset: 0x478 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD7_WORD3' offset='0x47c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 7, Word 3, offset: 0x47c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD8_WORD0' offset='0x480' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 8, Word 0, offset: 0x480 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD8_WORD1' offset='0x484' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 8, Word 1, offset: 0x484 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD8_WORD2' offset='0x488' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 8, Word 2, offset: 0x488 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD8_WORD3' offset='0x48c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 8, Word 3, offset: 0x48c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD9_WORD0' offset='0x490' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 9, Word 0, offset: 0x490 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD9_WORD1' offset='0x494' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 9, Word 1, offset: 0x494 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD9_WORD2' offset='0x498' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 9, Word 2, offset: 0x498 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD9_WORD3' offset='0x49c' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 9, Word 3, offset: 0x49c '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD10_WORD0' offset='0x4a0' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 10, Word 0, offset: 0x4a0 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD10_WORD1' offset='0x4a4' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 10, Word 1, offset: 0x4a4 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD10_WORD2' offset='0x4a8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 10, Word 2, offset: 0x4a8 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD10_WORD3' offset='0x4ac' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 10, Word 3, offset: 0x4ac '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD11_WORD0' offset='0x4b0' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 11, Word 0, offset: 0x4b0 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD11_WORD1' offset='0x4b4' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 11, Word 1, offset: 0x4b4 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD11_WORD2' offset='0x4b8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 11, Word 2, offset: 0x4b8 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD11_WORD3' offset='0x4bc' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 11, Word 3, offset: 0x4bc '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD12_WORD0' offset='0x4c0' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 12, Word 0, offset: 0x4c0 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD12_WORD1' offset='0x4c4' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 12, Word 1, offset: 0x4c4 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD12_WORD2' offset='0x4c8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 12, Word 2, offset: 0x4c8 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD12_WORD3' offset='0x4cc' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 12, Word 3, offset: 0x4cc '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD13_WORD0' offset='0x4d0' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 13, Word 0, offset: 0x4d0 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD13_WORD1' offset='0x4d4' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 13, Word 1, offset: 0x4d4 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD13_WORD2' offset='0x4d8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 13, Word 2, offset: 0x4d8 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD13_WORD3' offset='0x4dc' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 13, Word 3, offset: 0x4dc '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD14_WORD0' offset='0x4e0' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 14, Word 0, offset: 0x4e0 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD14_WORD1' offset='0x4e4' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 14, Word 1, offset: 0x4e4 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD14_WORD2' offset='0x4e8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 14, Word 2, offset: 0x4e8 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD14_WORD3' offset='0x4ec' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 14, Word 3, offset: 0x4ec '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD15_WORD0' offset='0x4f0' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 15, Word 0, offset: 0x4f0 '/> </docsection> <field bitoffset='5' name='SRTADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD15_WORD1' offset='0x4f4' width='32' writemask='4294967264'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 15, Word 1, offset: 0x4f4 '/> </docsection> <field bitoffset='5' name='ENDADDR' width='27'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD15_WORD2' offset='0x4f8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 15, Word 2, offset: 0x4f8 '/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGD15_WORD3' offset='0x4fc' width='32' writemask='4294901761'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor 15, Word 3, offset: 0x4fc '/> </docsection> <field bitoffset='24' name='PID' width='8'/> <field bitoffset='16' name='PIDMASK' width='8'/> <field name='VLD' width='1'/> <field bitoffset='1' name='__pad1' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC0' offset='0x800' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 0, offset: 0x800'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC1' offset='0x804' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 1, offset: 0x804'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC2' offset='0x808' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 2, offset: 0x808'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC3' offset='0x80c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 3, offset: 0x80c'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC4' offset='0x810' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 4, offset: 0x810'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC5' offset='0x814' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 5, offset: 0x814'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC6' offset='0x818' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 6, offset: 0x818'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC7' offset='0x81c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 7, offset: 0x81c'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC8' offset='0x820' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 8, offset: 0x820'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC9' offset='0x824' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 9, offset: 0x824'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC10' offset='0x828' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 10, offset: 0x828'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC11' offset='0x82c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 11, offset: 0x82c'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC12' offset='0x830' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 12, offset: 0x830'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC13' offset='0x834' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 13, offset: 0x834'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC14' offset='0x838' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 14, offset: 0x838'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RGDAAC15' offset='0x83c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Region Descriptor Alternate Access Control 15, offset: 0x83c'/> </docsection> <field name='M0UM' width='3'/> <field bitoffset='3' name='M0SM' width='2'/> <field bitoffset='5' name='M0PE' width='1'/> <field bitoffset='6' name='M1UM' width='3'/> <field bitoffset='9' name='M1SM' width='2'/> <field bitoffset='11' name='M1PE' width='1'/> <field bitoffset='12' name='M2UM' width='3'/> <field bitoffset='15' name='M2SM' width='2'/> <field bitoffset='17' name='M2PE' width='1'/> <field bitoffset='18' name='M3UM' width='3'/> <field bitoffset='21' name='M3SM' width='2'/> <field bitoffset='23' name='M3PE' width='1'/> <field bitoffset='24' name='M4WE' width='1'/> <field bitoffset='25' name='M4RE' width='1'/> <field bitoffset='26' name='M5WE' width='1'/> <field bitoffset='27' name='M5RE' width='1'/> <field bitoffset='28' name='M6WE' width='1'/> <field bitoffset='29' name='M6RE' width='1'/> <field bitoffset='30' name='M7WE' width='1'/> <field bitoffset='31' name='M7RE' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[105] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisRFSYS/1.0/pse.igen.xml"
files[105] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisRFSYS' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x20' width='32'> <memorymappedregister access='rw' isvolatile='T' name='REGA' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGB' offset='0x4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGC' offset='0x8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGD' offset='0xc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGE' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGF' offset='0x14' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGG' offset='0x18' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REGH' offset='0x1c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Register file register, array offset: 0x0, array step: 0x4 '/> </docsection> <field bitoffset='24' name='HH' width='8'/> <field bitoffset='16' name='HL' width='8'/> <field bitoffset='8' name='LH' width='8'/> <field name='LL' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[106] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisDMA/1.0/pse.igen.xml"
files[106] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisDMA' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x2000'> <addressblock name='ab' size='0x1400' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CR' readfunction='regReadCR' width='32' writefunction='regWriteCR' writemask='200702'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, offset: 0x0 '/> </docsection> <field bitoffset='6' name='CLM' width='1'/> <field bitoffset='17' name='CX' width='1'/> <field bitoffset='16' name='ECX' width='1'/> <field bitoffset='1' name='EDBG' width='1'/> <field bitoffset='7' name='EMLM' width='1'/> <field bitoffset='2' name='ERCA' width='1'/> <field bitoffset='3' name='ERGA' width='1'/> <field bitoffset='8' name='GRP0PRI' width='2'/> <field bitoffset='10' name='GRP1PRI' width='2'/> <field bitoffset='5' name='HALT' width='1'/> <field bitoffset='4' name='HOE' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ES' offset='0x4' readfunction='regReadES' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Status Register, offset: 0x4 '/> </docsection> <field bitoffset='14' name='CPE' width='1'/> <field bitoffset='5' name='DAE' width='1'/> <field name='DBE' width='1'/> <field bitoffset='4' name='DOE' width='1'/> <field bitoffset='16' name='ECX' width='1'/> <field bitoffset='8' name='ERRCHN' width='5'/> <field bitoffset='15' name='GPE' width='1'/> <field bitoffset='3' name='NCE' width='1'/> <field bitoffset='7' name='SAE' width='1'/> <field bitoffset='1' name='SBE' width='1'/> <field bitoffset='2' name='SGE' width='1'/> <field bitoffset='6' name='SOE' width='1'/> <field bitoffset='31' name='VLD' width='1'/> <field bitoffset='13' name='__pad13' width='1'/> <field bitoffset='17' name='__pad17' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ERQ' offset='0xc' readfunction='regRead32' width='32' writefunction='regWrite32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Request Register, offset: 0xC '/> </docsection> <field name='ERQ0' width='1'/> <field bitoffset='1' name='ERQ1' width='1'/> <field bitoffset='10' name='ERQ10' width='1'/> <field bitoffset='11' name='ERQ11' width='1'/> <field bitoffset='12' name='ERQ12' width='1'/> <field bitoffset='13' name='ERQ13' width='1'/> <field bitoffset='14' name='ERQ14' width='1'/> <field bitoffset='15' name='ERQ15' width='1'/> <field bitoffset='16' name='ERQ16' width='1'/> <field bitoffset='17' name='ERQ17' width='1'/> <field bitoffset='18' name='ERQ18' width='1'/> <field bitoffset='19' name='ERQ19' width='1'/> <field bitoffset='2' name='ERQ2' width='1'/> <field bitoffset='20' name='ERQ20' width='1'/> <field bitoffset='21' name='ERQ21' width='1'/> <field bitoffset='22' name='ERQ22' width='1'/> <field bitoffset='23' name='ERQ23' width='1'/> <field bitoffset='24' name='ERQ24' width='1'/> <field bitoffset='25' name='ERQ25' width='1'/> <field bitoffset='26' name='ERQ26' width='1'/> <field bitoffset='27' name='ERQ27' width='1'/> <field bitoffset='28' name='ERQ28' width='1'/> <field bitoffset='29' name='ERQ29' width='1'/> <field bitoffset='3' name='ERQ3' width='1'/> <field bitoffset='30' name='ERQ30' width='1'/> <field bitoffset='31' name='ERQ31' width='1'/> <field bitoffset='4' name='ERQ4' width='1'/> <field bitoffset='5' name='ERQ5' width='1'/> <field bitoffset='6' name='ERQ6' width='1'/> <field bitoffset='7' name='ERQ7' width='1'/> <field bitoffset='8' name='ERQ8' width='1'/> <field bitoffset='9' name='ERQ9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EEI' offset='0x14' readfunction='regRead32' width='32' writefunction='regWrite32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='EEI0' width='1'/> <field bitoffset='1' name='EEI1' width='1'/> <field bitoffset='10' name='EEI10' width='1'/> <field bitoffset='11' name='EEI11' width='1'/> <field bitoffset='12' name='EEI12' width='1'/> <field bitoffset='13' name='EEI13' width='1'/> <field bitoffset='14' name='EEI14' width='1'/> <field bitoffset='15' name='EEI15' width='1'/> <field bitoffset='16' name='EEI16' width='1'/> <field bitoffset='17' name='EEI17' width='1'/> <field bitoffset='18' name='EEI18' width='1'/> <field bitoffset='19' name='EEI19' width='1'/> <field bitoffset='2' name='EEI2' width='1'/> <field bitoffset='20' name='EEI20' width='1'/> <field bitoffset='21' name='EEI21' width='1'/> <field bitoffset='22' name='EEI22' width='1'/> <field bitoffset='23' name='EEI23' width='1'/> <field bitoffset='24' name='EEI24' width='1'/> <field bitoffset='25' name='EEI25' width='1'/> <field bitoffset='26' name='EEI26' width='1'/> <field bitoffset='27' name='EEI27' width='1'/> <field bitoffset='28' name='EEI28' width='1'/> <field bitoffset='29' name='EEI29' width='1'/> <field bitoffset='3' name='EEI3' width='1'/> <field bitoffset='30' name='EEI30' width='1'/> <field bitoffset='31' name='EEI31' width='1'/> <field bitoffset='4' name='EEI4' width='1'/> <field bitoffset='5' name='EEI5' width='1'/> <field bitoffset='6' name='EEI6' width='1'/> <field bitoffset='7' name='EEI7' width='1'/> <field bitoffset='8' name='EEI8' width='1'/> <field bitoffset='9' name='EEI9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CS_EEI_ERC' offset='0x18' readfunction='regReadZero' width='32' writefunction='regSetGroup' writemask='3755991007'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clear/Set EEI, ERC'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DNE_SRT_ERR_INT' offset='0x1c' readfunction='regReadZero' width='32' writefunction='regSetGroup' writemask='3755991007'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clear/Set DNE, START, ERR, INT registers'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INT' offset='0x24' readfunction='regRead32' width='32' writefunction='regWrite1c' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ERR' offset='0x2c' readfunction='regRead32' width='32' writefunction='regWrite1c' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Register, offset: 0x2C '/> </docsection> <field name='ERR0' width='1'/> <field bitoffset='1' name='ERR1' width='1'/> <field bitoffset='10' name='ERR10' width='1'/> <field bitoffset='11' name='ERR11' width='1'/> <field bitoffset='12' name='ERR12' width='1'/> <field bitoffset='13' name='ERR13' width='1'/> <field bitoffset='14' name='ERR14' width='1'/> <field bitoffset='15' name='ERR15' width='1'/> <field bitoffset='16' name='ERR16' width='1'/> <field bitoffset='17' name='ERR17' width='1'/> <field bitoffset='18' name='ERR18' width='1'/> <field bitoffset='19' name='ERR19' width='1'/> <field bitoffset='2' name='ERR2' width='1'/> <field bitoffset='20' name='ERR20' width='1'/> <field bitoffset='21' name='ERR21' width='1'/> <field bitoffset='22' name='ERR22' width='1'/> <field bitoffset='23' name='ERR23' width='1'/> <field bitoffset='24' name='ERR24' width='1'/> <field bitoffset='25' name='ERR25' width='1'/> <field bitoffset='26' name='ERR26' width='1'/> <field bitoffset='27' name='ERR27' width='1'/> <field bitoffset='28' name='ERR28' width='1'/> <field bitoffset='29' name='ERR29' width='1'/> <field bitoffset='3' name='ERR3' width='1'/> <field bitoffset='30' name='ERR30' width='1'/> <field bitoffset='31' name='ERR31' width='1'/> <field bitoffset='4' name='ERR4' width='1'/> <field bitoffset='5' name='ERR5' width='1'/> <field bitoffset='6' name='ERR6' width='1'/> <field bitoffset='7' name='ERR7' width='1'/> <field bitoffset='8' name='ERR8' width='1'/> <field bitoffset='9' name='ERR9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HRS' offset='0x34' readfunction='regRead32' width='32' writefunction='regWrite32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='HRS0' width='1'/> <field bitoffset='1' name='HRS1' width='1'/> <field bitoffset='10' name='HRS10' width='1'/> <field bitoffset='11' name='HRS11' width='1'/> <field bitoffset='12' name='HRS12' width='1'/> <field bitoffset='13' name='HRS13' width='1'/> <field bitoffset='14' name='HRS14' width='1'/> <field bitoffset='15' name='HRS15' width='1'/> <field bitoffset='16' name='HRS16' width='1'/> <field bitoffset='17' name='HRS17' width='1'/> <field bitoffset='18' name='HRS18' width='1'/> <field bitoffset='19' name='HRS19' width='1'/> <field bitoffset='2' name='HRS2' width='1'/> <field bitoffset='20' name='HRS20' width='1'/> <field bitoffset='21' name='HRS21' width='1'/> <field bitoffset='22' name='HRS22' width='1'/> <field bitoffset='23' name='HRS23' width='1'/> <field bitoffset='24' name='HRS24' width='1'/> <field bitoffset='25' name='HRS25' width='1'/> <field bitoffset='26' name='HRS26' width='1'/> <field bitoffset='27' name='HRS27' width='1'/> <field bitoffset='28' name='HRS28' width='1'/> <field bitoffset='29' name='HRS29' width='1'/> <field bitoffset='3' name='HRS3' width='1'/> <field bitoffset='30' name='HRS30' width='1'/> <field bitoffset='31' name='HRS31' width='1'/> <field bitoffset='4' name='HRS4' width='1'/> <field bitoffset='5' name='HRS5' width='1'/> <field bitoffset='6' name='HRS6' width='1'/> <field bitoffset='7' name='HRS7' width='1'/> <field bitoffset='8' name='HRS8' width='1'/> <field bitoffset='9' name='HRS9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI3_0' offset='0x100' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Priority Registers 3 to 0'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI7_4' offset='0x104' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI11_8' offset='0x108' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI15_12' offset='0x10c' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI19_16' offset='0x110' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI23_20' offset='0x114' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI27_24' offset='0x118' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI31_28' offset='0x11c' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_SADDR' offset='0x1000' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_SOFF_ATTR' offset='0x1004' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_NBYTES' offset='0x1008' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_SLAST' offset='0x100c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_DADDR' offset='0x1010' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_DOFF_CITER' offset='0x1014' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_DLASTSGA' offset='0x1018' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_CSR_BITER' offset='0x101c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_SADDR' offset='0x1020' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_SOFF_ATTR' offset='0x1024' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_NBYTES' offset='0x1028' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_SLAST' offset='0x102c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_DADDR' offset='0x1030' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_DOFF_CITER' offset='0x1034' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_DLASTSGA' offset='0x1038' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_CSR_BITER' offset='0x103c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_SADDR' offset='0x1040' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_SOFF_ATTR' offset='0x1044' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_NBYTES' offset='0x1048' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_SLAST' offset='0x104c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_DADDR' offset='0x1050' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_DOFF_CITER' offset='0x1054' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_DLASTSGA' offset='0x1058' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_CSR_BITER' offset='0x105c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_SADDR' offset='0x1060' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_SOFF_ATTR' offset='0x1064' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_NBYTES' offset='0x1068' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_SLAST' offset='0x106c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_DADDR' offset='0x1070' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_DOFF_CITER' offset='0x1074' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_DLASTSGA' offset='0x1078' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_CSR_BITER' offset='0x107c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_SADDR' offset='0x1080' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_SOFF_ATTR' offset='0x1084' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_NBYTES' offset='0x1088' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_SLAST' offset='0x108c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_DADDR' offset='0x1090' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_DOFF_CITER' offset='0x1094' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_DLASTSGA' offset='0x1098' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_CSR_BITER' offset='0x109c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_SADDR' offset='0x10a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_SOFF_ATTR' offset='0x10a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_NBYTES' offset='0x10a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_SLAST' offset='0x10ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_DADDR' offset='0x10b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_DOFF_CITER' offset='0x10b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_DLASTSGA' offset='0x10b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_CSR_BITER' offset='0x10bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_SADDR' offset='0x10c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_SOFF_ATTR' offset='0x10c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_NBYTES' offset='0x10c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_SLAST' offset='0x10cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_DADDR' offset='0x10d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_DOFF_CITER' offset='0x10d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_DLASTSGA' offset='0x10d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_CSR_BITER' offset='0x10dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_SADDR' offset='0x10e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_SOFF_ATTR' offset='0x10e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_NBYTES' offset='0x10e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_SLAST' offset='0x10ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_DADDR' offset='0x10f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_DOFF_CITER' offset='0x10f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_DLASTSGA' offset='0x10f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_CSR_BITER' offset='0x10fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_SADDR' offset='0x1100' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_SOFF_ATTR' offset='0x1104' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_NBYTES' offset='0x1108' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_SLAST' offset='0x110c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_DADDR' offset='0x1110' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_DOFF_CITER' offset='0x1114' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_DLASTSGA' offset='0x1118' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_CSR_BITER' offset='0x111c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_SADDR' offset='0x1120' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_SOFF_ATTR' offset='0x1124' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_NBYTES' offset='0x1128' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_SLAST' offset='0x112c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_DADDR' offset='0x1130' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_DOFF_CITER' offset='0x1134' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_DLASTSGA' offset='0x1138' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_CSR_BITER' offset='0x113c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_SADDR' offset='0x1140' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_SOFF_ATTR' offset='0x1144' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_NBYTES' offset='0x1148' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_SLAST' offset='0x114c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_DADDR' offset='0x1150' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_DOFF_CITER' offset='0x1154' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_DLASTSGA' offset='0x1158' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_CSR_BITER' offset='0x115c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_SADDR' offset='0x1160' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_SOFF_ATTR' offset='0x1164' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_NBYTES' offset='0x1168' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_SLAST' offset='0x116c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_DADDR' offset='0x1170' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_DOFF_CITER' offset='0x1174' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_DLASTSGA' offset='0x1178' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_CSR_BITER' offset='0x117c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_SADDR' offset='0x1180' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_SOFF_ATTR' offset='0x1184' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_NBYTES' offset='0x1188' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_SLAST' offset='0x118c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_DADDR' offset='0x1190' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_DOFF_CITER' offset='0x1194' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_DLASTSGA' offset='0x1198' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_CSR_BITER' offset='0x119c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_SADDR' offset='0x11a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_SOFF_ATTR' offset='0x11a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_NBYTES' offset='0x11a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_SLAST' offset='0x11ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_DADDR' offset='0x11b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_DOFF_CITER' offset='0x11b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_DLASTSGA' offset='0x11b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_CSR_BITER' offset='0x11bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_SADDR' offset='0x11c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_SOFF_ATTR' offset='0x11c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_NBYTES' offset='0x11c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_SLAST' offset='0x11cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_DADDR' offset='0x11d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_DOFF_CITER' offset='0x11d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_DLASTSGA' offset='0x11d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_CSR_BITER' offset='0x11dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_SADDR' offset='0x11e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_SOFF_ATTR' offset='0x11e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_NBYTES' offset='0x11e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_SLAST' offset='0x11ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_DADDR' offset='0x11f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_DOFF_CITER' offset='0x11f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_DLASTSGA' offset='0x11f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_CSR_BITER' offset='0x11fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_SADDR' offset='0x1200' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_SOFF_ATTR' offset='0x1204' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_NBYTES' offset='0x1208' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_SLAST' offset='0x120c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_DADDR' offset='0x1210' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_DOFF_CITER' offset='0x1214' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_DLASTSGA' offset='0x1218' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_CSR_BITER' offset='0x121c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_SADDR' offset='0x1220' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_SOFF_ATTR' offset='0x1224' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_NBYTES' offset='0x1228' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_SLAST' offset='0x122c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_DADDR' offset='0x1230' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_DOFF_CITER' offset='0x1234' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_DLASTSGA' offset='0x1238' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_CSR_BITER' offset='0x123c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_SADDR' offset='0x1240' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_SOFF_ATTR' offset='0x1244' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_NBYTES' offset='0x1248' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_SLAST' offset='0x124c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_DADDR' offset='0x1250' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_DOFF_CITER' offset='0x1254' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_DLASTSGA' offset='0x1258' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_CSR_BITER' offset='0x125c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_SADDR' offset='0x1260' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_SOFF_ATTR' offset='0x1264' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_NBYTES' offset='0x1268' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_SLAST' offset='0x126c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_DADDR' offset='0x1270' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_DOFF_CITER' offset='0x1274' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_DLASTSGA' offset='0x1278' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_CSR_BITER' offset='0x127c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_SADDR' offset='0x1280' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_SOFF_ATTR' offset='0x1284' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_NBYTES' offset='0x1288' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_SLAST' offset='0x128c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_DADDR' offset='0x1290' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_DOFF_CITER' offset='0x1294' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_DLASTSGA' offset='0x1298' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_CSR_BITER' offset='0x129c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_SADDR' offset='0x12a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_SOFF_ATTR' offset='0x12a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_NBYTES' offset='0x12a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_SLAST' offset='0x12ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_DADDR' offset='0x12b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_DOFF_CITER' offset='0x12b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_DLASTSGA' offset='0x12b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_CSR_BITER' offset='0x12bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_SADDR' offset='0x12c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_SOFF_ATTR' offset='0x12c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_NBYTES' offset='0x12c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_SLAST' offset='0x12cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_DADDR' offset='0x12d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_DOFF_CITER' offset='0x12d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_DLASTSGA' offset='0x12d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_CSR_BITER' offset='0x12dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_SADDR' offset='0x12e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_SOFF_ATTR' offset='0x12e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_NBYTES' offset='0x12e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_SLAST' offset='0x12ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_DADDR' offset='0x12f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_DOFF_CITER' offset='0x12f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_DLASTSGA' offset='0x12f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_CSR_BITER' offset='0x12fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_SADDR' offset='0x1300' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_SOFF_ATTR' offset='0x1304' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_NBYTES' offset='0x1308' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_SLAST' offset='0x130c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_DADDR' offset='0x1310' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_DOFF_CITER' offset='0x1314' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_DLASTSGA' offset='0x1318' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_CSR_BITER' offset='0x131c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_SADDR' offset='0x1320' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_SOFF_ATTR' offset='0x1324' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_NBYTES' offset='0x1328' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_SLAST' offset='0x132c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_DADDR' offset='0x1330' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_DOFF_CITER' offset='0x1334' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_DLASTSGA' offset='0x1338' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_CSR_BITER' offset='0x133c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_SADDR' offset='0x1340' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_SOFF_ATTR' offset='0x1344' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_NBYTES' offset='0x1348' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_SLAST' offset='0x134c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_DADDR' offset='0x1350' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_DOFF_CITER' offset='0x1354' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_DLASTSGA' offset='0x1358' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_CSR_BITER' offset='0x135c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_SADDR' offset='0x1360' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_SOFF_ATTR' offset='0x1364' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_NBYTES' offset='0x1368' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_SLAST' offset='0x136c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_DADDR' offset='0x1370' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_DOFF_CITER' offset='0x1374' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_DLASTSGA' offset='0x1378' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_CSR_BITER' offset='0x137c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_SADDR' offset='0x1380' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_SOFF_ATTR' offset='0x1384' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_NBYTES' offset='0x1388' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_SLAST' offset='0x138c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_DADDR' offset='0x1390' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_DOFF_CITER' offset='0x1394' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_DLASTSGA' offset='0x1398' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_CSR_BITER' offset='0x139c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_SADDR' offset='0x13a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_SOFF_ATTR' offset='0x13a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_NBYTES' offset='0x13a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_SLAST' offset='0x13ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_DADDR' offset='0x13b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_DOFF_CITER' offset='0x13b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_DLASTSGA' offset='0x13b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_CSR_BITER' offset='0x13bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_SADDR' offset='0x13c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_SOFF_ATTR' offset='0x13c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_NBYTES' offset='0x13c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_SLAST' offset='0x13cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_DADDR' offset='0x13d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_DOFF_CITER' offset='0x13d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_DLASTSGA' offset='0x13d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_CSR_BITER' offset='0x13dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_SADDR' offset='0x13e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_SOFF_ATTR' offset='0x13e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_NBYTES' offset='0x13e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_SLAST' offset='0x13ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_DADDR' offset='0x13f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_DOFF_CITER' offset='0x13f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_DLASTSGA' offset='0x13f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_CSR_BITER' offset='0x13fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunction='DMAReset' updatefunctionargument='0'/> <netport name='eDMARequest' type='input' updatefunction='DMARequest' updatefunctionargument='0'/> <netport name='eDMADone' type='output' updatefunctionargument='0'/> <busmasterport addresswidth='32' name='MREAD'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Master Read of address space'/> </docsection> </busmasterport> <busmasterport addresswidth='32' name='MWRITE'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Master Write of address space'/> </docsection> </busmasterport> <netport name='errorInterrupt' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Error Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch0' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 0 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch1' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 1 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch2' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 2 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch3' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 3 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch4' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 4 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch5' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 5 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch6' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 6 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch7' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 7 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch8' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 8 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch9' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 9 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch10' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 10 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch11' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 11 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch12' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 12 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch13' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 13 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch14' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 14 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch15' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 15 Interrupt port'/> </docsection> </netport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[107] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisCMP/1.0/pse.igen.xml"
files[107] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisCMP' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x8'> <addressblock name='ab' size='0x8' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CR0' width='8' writemask='115'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP Control Register 0, offset: 0x0 '/> </docsection> <field bitoffset='4' name='FILTER_CNT' width='3'/> <field name='HYSTCTR' width='2'/> <field bitoffset='2' name='__pad2' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR1' offset='0x1' width='8' writefunction='writeCR1' writemask='215'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP Control Register 1, offset: 0x1 '/> </docsection> <field bitoffset='2' name='COS' width='1'/> <field name='EN' width='1'/> <field bitoffset='3' name='INV' width='1'/> <field bitoffset='1' name='OPE' width='1'/> <field bitoffset='4' name='PMODE' width='1'/> <field bitoffset='7' name='SE' width='1'/> <field bitoffset='6' name='WE' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FPR' offset='0x2' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP Filter Period Register, offset: 0x2 '/> </docsection> <field bitoffset='0' name='FILT_PER' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCR' offset='0x3' width='8' writefunction='writeSCR' writemask='94'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP Status and Control Register, offset: 0x3 '/> </docsection> <field bitoffset='1' name='CFF' width='1'/> <field bitoffset='2' name='CFR' width='1'/> <field name='COUT' width='1'/> <field bitoffset='6' name='DMAEN' width='1'/> <field bitoffset='3' name='IEF' width='1'/> <field bitoffset='4' name='IER' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DACCR' offset='0x4' width='8' writefunction='writeDAC' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Control Register, offset: 0x4 '/> </docsection> <field bitoffset='7' name='DACEN' width='1'/> <field name='VOSEL' width='6'/> <field bitoffset='6' name='VRSEL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MUXCR' offset='0x5' width='8' writefunction='writeMUX' writemask='63'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MUX Control Register, offset: 0x5 '/> </docsection> <field name='MSEL' width='3'/> <field bitoffset='3' name='PSEL' width='3'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <netport name='ExtSample' type='input' updatefunction='extSampleCB' updatefunctionargument='0'/> <netport name='Vin1' type='input' updatefunctionargument='0'/> <netport name='Vin2' type='input' updatefunctionargument='0'/> <netport name='Input0' type='input' updatefunction='input0CB' updatefunctionargument='0'/> <netport name='Input1' type='input' updatefunction='input1CB' updatefunctionargument='0'/> <netport name='Input2' type='input' updatefunction='input2CB' updatefunctionargument='0'/> <netport name='Input3' type='input' updatefunction='input3CB' updatefunctionargument='0'/> <netport name='Input4' type='input' updatefunction='input4CB' updatefunctionargument='0'/> <netport name='Input5' type='input' updatefunction='input5CB' updatefunctionargument='0'/> <netport name='Input6' type='input' updatefunction='input6CB' updatefunctionargument='0'/> <netport name='Input7' type='input' updatefunction='input7CB' updatefunctionargument='0'/> <netport name='DacOutput' type='output' updatefunctionargument='0'/> <netport name='CoutSoc' type='output' updatefunctionargument='0'/> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <netport name='DmaReq' type='output' updatefunctionargument='0'/> <netport name='CmpOPad' type='output' updatefunctionargument='0'/> <formalattribute max='3' min='0' name='cmpNumber' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Comparator channel number: 0,1,2 or3 (default 0)'/> </docsection> </formalattribute> <formalattribute name='stimFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Stimulus file for the comparator'/> </docsection> </formalattribute> <formalattribute name='configure_cr0' type='uns32'/> <formalattribute name='configure_cr1' type='uns32'/> <formalattribute name='configure_fpr' type='uns32'/> <formalattribute name='configure_scr' type='uns32'/> <formalattribute name='configure_daccr' type='uns32'/> <formalattribute name='configure_muxcr' type='uns32'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[108] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisRTC/1.0/pse.igen.xml"
files[108] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisRTC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x808' width='32'> <memorymappedregister access='rw' isvolatile='T' name='TSR' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Time Seconds Register, offset: 0x0 '/> </docsection> <field bitoffset='0' name='TSR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TPR' offset='0x4' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Time Prescaler Register, offset: 0x4 '/> </docsection> <field bitoffset='0' name='TPR' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TAR' offset='0x8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Time Alarm Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='TAR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR' offset='0xc' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Time Compensation Register, offset: 0xC '/> </docsection> <field bitoffset='24' name='CIC' width='8'/> <field bitoffset='8' name='CIR' width='8'/> <field name='TCR' width='8'/> <field bitoffset='16' name='TCV' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR' offset='0x10' width='32' writemask='16143'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Control Register, offset: 0x10 '/> </docsection> <field bitoffset='9' name='CLKO' width='1'/> <field bitoffset='8' name='OSCE' width='1'/> <field bitoffset='10' name='SC16P' width='1'/> <field bitoffset='13' name='SC2P' width='1'/> <field bitoffset='12' name='SC4P' width='1'/> <field bitoffset='11' name='SC8P' width='1'/> <field bitoffset='2' name='SUP' width='1'/> <field name='SWR' width='1'/> <field bitoffset='3' name='UM' width='1'/> <field bitoffset='1' name='WPE' width='1'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SR' offset='0x14' width='32' writemask='16'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Status Register, offset: 0x14 '/> </docsection> <field bitoffset='3' name='MOF' width='1'/> <field bitoffset='2' name='TAF' width='1'/> <field bitoffset='4' name='TCE' width='1'/> <field name='TIF' width='1'/> <field bitoffset='1' name='TOF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='LR' offset='0x18' width='32' writemask='65400'> <reset mask='4294967295' name='Reset' value='65535'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Lock Register, offset: 0x18 '/> </docsection> <field bitoffset='4' name='CRL' width='1'/> <field bitoffset='6' name='LRL' width='1'/> <field bitoffset='11' name='MCHL' width='1'/> <field bitoffset='10' name='MCLL' width='1'/> <field bitoffset='9' name='MEL' width='1'/> <field bitoffset='5' name='SRL' width='1'/> <field bitoffset='3' name='TCL' width='1'/> <field bitoffset='13' name='TDL' width='1'/> <field bitoffset='12' name='TEL' width='1'/> <field bitoffset='15' name='TIL' width='1'/> <field bitoffset='14' name='TTL' width='1'/> <field bitoffset='8' name='TTSL' width='1'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='7' name='__pad7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IER' offset='0x1c' width='32' writemask='31'> <reset mask='4294967295' name='Reset' value='7'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Interrupt Enable Register, offset: 0x1C '/> </docsection> <field bitoffset='3' name='MOIE' width='1'/> <field bitoffset='2' name='TAIE' width='1'/> <field name='TIIE' width='1'/> <field bitoffset='1' name='TOIE' width='1'/> <field bitoffset='4' name='TSIE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TTSR' offset='0x20' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Tamper Time Seconds Register, offset: 0x20 '/> </docsection> <field bitoffset='0' name='TTS' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MER' offset='0x24' width='32' writemask='31'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Monotonic Enable Register, offset: 0x24 '/> </docsection> <field bitoffset='4' name='MCE' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MCLR' offset='0x28' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Monotonic Counter Low Register, offset: 0x28 '/> </docsection> <field bitoffset='0' name='MCL' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MCHR' offset='0x2c' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Monotonic Counter High Register, offset: 0x2C '/> </docsection> <field bitoffset='0' name='MCH' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TER' offset='0x30' width='32' writemask='62'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Tamper Enable Register, offset: 0x30 '/> </docsection> <field bitoffset='2' name='CTE' width='1'/> <field name='DTE' width='1'/> <field bitoffset='4' name='FSE' width='1'/> <field bitoffset='5' name='TME' width='1'/> <field bitoffset='3' name='TTE' width='1'/> <field bitoffset='1' name='VTE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TDR' offset='0x34' width='32' writemask='62'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Tamper Detect Register, offset: 0x34 '/> </docsection> <field bitoffset='2' name='CTF' width='1'/> <field name='DTF' width='1'/> <field bitoffset='4' name='FSF' width='1'/> <field bitoffset='5' name='TMF' width='1'/> <field bitoffset='3' name='TTF' width='1'/> <field bitoffset='1' name='VTF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TTR' offset='0x38' width='32' writemask='262143'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Tamper Trim Register, offset: 0x38 '/> </docsection> <field bitoffset='6' name='CDTH' width='3'/> <field bitoffset='9' name='CDTL' width='3'/> <field bitoffset='12' name='TDTH' width='3'/> <field bitoffset='15' name='TDTL' width='3'/> <field bitoffset='3' name='VDTH' width='3'/> <field name='VDTL' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TIR' offset='0x3c' width='32' writemask='62'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Tamper Interrupt Register, offset: 0x3C '/> </docsection> <field bitoffset='2' name='CTIE' width='1'/> <field name='DTIE' width='1'/> <field bitoffset='4' name='FSIE' width='1'/> <field bitoffset='5' name='TMIE' width='1'/> <field bitoffset='3' name='TTIE' width='1'/> <field bitoffset='1' name='VTIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WAR' offset='0x800' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='65535'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Write Access Register, offset: 0x800 '/> </docsection> <field bitoffset='4' name='CRW' width='1'/> <field bitoffset='7' name='IERW' width='1'/> <field bitoffset='6' name='LRW' width='1'/> <field bitoffset='11' name='MCHW' width='1'/> <field bitoffset='10' name='MCLW' width='1'/> <field bitoffset='9' name='MERW' width='1'/> <field bitoffset='5' name='SRW' width='1'/> <field bitoffset='2' name='TARW' width='1'/> <field bitoffset='3' name='TCRW' width='1'/> <field bitoffset='13' name='TDRW' width='1'/> <field bitoffset='12' name='TERW' width='1'/> <field bitoffset='15' name='TIRW' width='1'/> <field bitoffset='1' name='TPRW' width='1'/> <field name='TSRW' width='1'/> <field bitoffset='14' name='TTRW' width='1'/> <field bitoffset='8' name='TTSW' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RAR' offset='0x804' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='65535'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RTC Read Access Register, offset: 0x804 '/> </docsection> <field bitoffset='4' name='CRR' width='1'/> <field bitoffset='7' name='IERR' width='1'/> <field bitoffset='6' name='LRR' width='1'/> <field bitoffset='11' name='MCHR' width='1'/> <field bitoffset='10' name='MCLR' width='1'/> <field bitoffset='9' name='MERR' width='1'/> <field bitoffset='5' name='SRR' width='1'/> <field bitoffset='2' name='TARR' width='1'/> <field bitoffset='3' name='TCRR' width='1'/> <field bitoffset='13' name='TDRR' width='1'/> <field bitoffset='12' name='TERR' width='1'/> <field bitoffset='15' name='TIRR' width='1'/> <field bitoffset='1' name='TPRR' width='1'/> <field name='TSRR' width='1'/> <field bitoffset='14' name='TTRR' width='1'/> <field bitoffset='8' name='TTSR' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[109] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisOSC/1.0/pse.igen.xml"
files[109] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisOSC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CR' offset='0x0' width='8' writemask='175'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='OSC Control Register, offset: 0x0 '/> </docsection> <field bitoffset='7' name='ERCLKEN' width='1'/> <field bitoffset='5' name='EREFSTEN' width='1'/> <field name='SC16P' width='1'/> <field bitoffset='3' name='SC2P' width='1'/> <field bitoffset='2' name='SC4P' width='1'/> <field bitoffset='1' name='SC8P' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[110] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisWDOG/1.0/pse.igen.xml"
files[110] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisWDOG' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x18' width='16'> <memorymappedregister access='rw' isvolatile='T' name='STCTRLH' width='16' writemask='31999'> <reset mask='65535' name='Reset' value='467'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Status and Control Register High, offset: 0x0 '/> </docsection> <field bitoffset='4' name='ALLOWUPDATE' width='1'/> <field bitoffset='12' name='BYTESEL' width='2'/> <field bitoffset='1' name='CLKSRC' width='1'/> <field bitoffset='5' name='DBGEN' width='1'/> <field bitoffset='14' name='DISTESTWDOG' width='1'/> <field bitoffset='2' name='IRQRSTEN' width='1'/> <field bitoffset='8' name='STNDBYEN' width='1'/> <field bitoffset='6' name='STOPEN' width='1'/> <field bitoffset='11' name='TESTSEL' width='1'/> <field bitoffset='10' name='TESTWDOG' width='1'/> <field bitoffset='7' name='WAITEN' width='1'/> <field name='WDOGEN' width='1'/> <field bitoffset='3' name='WINEN' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='STCTRLL' offset='0x2' width='16' writemask='32768'> <reset mask='65535' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Status and Control Register Low, offset: 0x2 '/> </docsection> <field bitoffset='15' name='INTFLG' width='1'/> <field bitoffset='0' name='__pad0' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOVALH' offset='0x4' width='16' writemask='65535'> <reset mask='65535' name='Reset' value='76'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Time-out Value Register High, offset: 0x4 '/> </docsection> <field bitoffset='0' name='TOVALHIGH' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOVALL' offset='0x6' width='16' writemask='65535'> <reset mask='65535' name='Reset' value='19276'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Time-out Value Register Low, offset: 0x6 '/> </docsection> <field bitoffset='0' name='TOVALLOW' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WINH' offset='0x8' width='16' writemask='65535'> <reset mask='65535' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Window Register High, offset: 0x8 '/> </docsection> <field bitoffset='0' name='WINHIGH' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WINL' offset='0xa' width='16' writemask='65535'> <reset mask='65535' name='Reset' value='16'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Window Register Low, offset: 0xA '/> </docsection> <field bitoffset='0' name='WINLOW' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='REFRESH' offset='0xc' width='16' writemask='65535'> <reset mask='65535' name='Reset' value='46208'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Refresh Register, offset: 0xC '/> </docsection> <field bitoffset='0' name='WDOGREFRESH' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='UNLOCK' offset='0xe' width='16' writemask='65535'> <reset mask='65535' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Unlock Register, offset: 0xE '/> </docsection> <field bitoffset='0' name='WDOGUNLOCK' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMROUTH' offset='0x10' width='16' writemask='65535'> <reset mask='65535' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Timer Output Register High, offset: 0x10 '/> </docsection> <field bitoffset='0' name='TIMEROUTHIGH' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMROUTL' offset='0x12' width='16' writemask='65535'> <reset mask='65535' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Timer Output Register Low, offset: 0x12 '/> </docsection> <field bitoffset='0' name='TIMEROUTLOW' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RSTCNT' offset='0x14' width='16' writemask='65535'> <reset mask='65535' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Reset Count Register, offset: 0x14 '/> </docsection> <field bitoffset='0' name='RSTCNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRESC' offset='0x16' width='16' writemask='1792'> <reset mask='65535' name='Reset' value='1024'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog Prescaler Register, offset: 0x16 '/> </docsection> <field bitoffset='8' name='PRESCVAL' width='3'/> <field bitoffset='0' name='__pad0' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[111] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisLLWU/1.0/pse.igen.xml"
files[111] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisLLWU' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0xb' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PE1' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Pin Enable 1 Register, offset: 0x0 '/> </docsection> <field name='WUPE0' width='2'/> <field bitoffset='2' name='WUPE1' width='2'/> <field bitoffset='4' name='WUPE2' width='2'/> <field bitoffset='6' name='WUPE3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PE2' offset='0x1' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Pin Enable 2 Register, offset: 0x1 '/> </docsection> <field name='WUPE4' width='2'/> <field bitoffset='2' name='WUPE5' width='2'/> <field bitoffset='4' name='WUPE6' width='2'/> <field bitoffset='6' name='WUPE7' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PE3' offset='0x2' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Pin Enable 3 Register, offset: 0x2 '/> </docsection> <field bitoffset='4' name='WUPE10' width='2'/> <field bitoffset='6' name='WUPE11' width='2'/> <field name='WUPE8' width='2'/> <field bitoffset='2' name='WUPE9' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PE4' offset='0x3' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Pin Enable 4 Register, offset: 0x3 '/> </docsection> <field name='WUPE12' width='2'/> <field bitoffset='2' name='WUPE13' width='2'/> <field bitoffset='4' name='WUPE14' width='2'/> <field bitoffset='6' name='WUPE15' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ME' offset='0x4' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Module Enable Register, offset: 0x4 '/> </docsection> <field name='WUME0' width='1'/> <field bitoffset='1' name='WUME1' width='1'/> <field bitoffset='2' name='WUME2' width='1'/> <field bitoffset='3' name='WUME3' width='1'/> <field bitoffset='4' name='WUME4' width='1'/> <field bitoffset='5' name='WUME5' width='1'/> <field bitoffset='6' name='WUME6' width='1'/> <field bitoffset='7' name='WUME7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='F1' offset='0x5' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Flag 1 Register, offset: 0x5 '/> </docsection> <field name='WUF0' width='1'/> <field bitoffset='1' name='WUF1' width='1'/> <field bitoffset='2' name='WUF2' width='1'/> <field bitoffset='3' name='WUF3' width='1'/> <field bitoffset='4' name='WUF4' width='1'/> <field bitoffset='5' name='WUF5' width='1'/> <field bitoffset='6' name='WUF6' width='1'/> <field bitoffset='7' name='WUF7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='F2' offset='0x6' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Flag 2 Register, offset: 0x6 '/> </docsection> <field bitoffset='2' name='WUF10' width='1'/> <field bitoffset='3' name='WUF11' width='1'/> <field bitoffset='4' name='WUF12' width='1'/> <field bitoffset='5' name='WUF13' width='1'/> <field bitoffset='6' name='WUF14' width='1'/> <field bitoffset='7' name='WUF15' width='1'/> <field name='WUF8' width='1'/> <field bitoffset='1' name='WUF9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='F3' offset='0x7' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Flag 3 Register, offset: 0x7 '/> </docsection> <field name='MWUF0' width='1'/> <field bitoffset='1' name='MWUF1' width='1'/> <field bitoffset='2' name='MWUF2' width='1'/> <field bitoffset='3' name='MWUF3' width='1'/> <field bitoffset='4' name='MWUF4' width='1'/> <field bitoffset='5' name='MWUF5' width='1'/> <field bitoffset='6' name='MWUF6' width='1'/> <field bitoffset='7' name='MWUF7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FILT1' offset='0x8' width='8' writemask='239'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Pin Filter 1 Register, offset: 0x8 '/> </docsection> <field bitoffset='5' name='FILTE' width='2'/> <field bitoffset='7' name='FILTF' width='1'/> <field name='FILTSEL' width='4'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FILT2' offset='0x9' width='8' writemask='239'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Pin Filter 2 Register, offset: 0x9 '/> </docsection> <field bitoffset='5' name='FILTE' width='2'/> <field bitoffset='7' name='FILTF' width='1'/> <field name='FILTSEL' width='4'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RST' offset='0xa' width='8' writemask='3'> <reset mask='255' name='Reset' value='2'/> <docsection name='doc' text='Description'> <doctext name='txt' text='LLWU Reset Enable Register, offset: 0xA '/> </docsection> <field bitoffset='1' name='LLRSTE' width='1'/> <field name='RSTFILT' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[112] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisVREF/1.0/pse.igen.xml"
files[112] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisVREF' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='TRM' width='8' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='VREF Trim Register, offset: 0x0 '/> </docsection> <field bitoffset='0' name='TRIM' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SC' offset='0x1' width='8' writemask='195'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='VREF Status and Control Register, offset: 0x1 '/> </docsection> <field name='MODE_LV' width='2'/> <field bitoffset='6' name='REGEN' width='1'/> <field bitoffset='7' name='VREFEN' width='1'/> <field bitoffset='2' name='VREFST' width='1'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[113] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisTSI/1.0/pse.igen.xml"
files[113] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisTSI' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x124' width='32'> <memorymappedregister access='rw' isvolatile='T' name='GENCS' width='32' writemask='536867315'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Control and Status Register, offset: 0x0 '/> </docsection> <field bitoffset='15' name='EOSF' width='1'/> <field bitoffset='5' name='ERIE' width='1'/> <field bitoffset='4' name='ESOR' width='1'/> <field bitoffset='13' name='EXTERF' width='1'/> <field bitoffset='28' name='LPCLKS' width='1'/> <field bitoffset='24' name='LPSCNITV' width='4'/> <field bitoffset='19' name='NSCN' width='5'/> <field bitoffset='14' name='OUTRGF' width='1'/> <field bitoffset='12' name='OVRF' width='1'/> <field bitoffset='16' name='PS' width='3'/> <field bitoffset='9' name='SCNIP' width='1'/> <field bitoffset='1' name='STM' width='1'/> <field name='STPE' width='1'/> <field bitoffset='8' name='SWTS' width='1'/> <field bitoffset='7' name='TSIEN' width='1'/> <field bitoffset='6' name='TSIIE' width='1'/> <field bitoffset='2' name='__pad2' width='2'/> <field bitoffset='10' name='__pad10' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SCANC' offset='0x4' width='32' writemask='252706591'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SCAN Control Register, offset: 0x4 '/> </docsection> <field bitoffset='3' name='AMCLKS' width='2'/> <field name='AMPSC' width='3'/> <field bitoffset='16' name='EXTCHRG' width='4'/> <field bitoffset='24' name='REFCHRG' width='4'/> <field bitoffset='8' name='SMOD' width='8'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PEN' offset='0x8' width='32' writemask='1048575'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Pin Enable Register, offset: 0x8 '/> </docsection> <field bitoffset='16' name='LPSP' width='4'/> <field name='PEN0' width='1'/> <field bitoffset='1' name='PEN1' width='1'/> <field bitoffset='10' name='PEN10' width='1'/> <field bitoffset='11' name='PEN11' width='1'/> <field bitoffset='12' name='PEN12' width='1'/> <field bitoffset='13' name='PEN13' width='1'/> <field bitoffset='14' name='PEN14' width='1'/> <field bitoffset='15' name='PEN15' width='1'/> <field bitoffset='2' name='PEN2' width='1'/> <field bitoffset='3' name='PEN3' width='1'/> <field bitoffset='4' name='PEN4' width='1'/> <field bitoffset='5' name='PEN5' width='1'/> <field bitoffset='6' name='PEN6' width='1'/> <field bitoffset='7' name='PEN7' width='1'/> <field bitoffset='8' name='PEN8' width='1'/> <field bitoffset='9' name='PEN9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WUCNTR' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Wake-Up Channel Counter Register, offset: 0x10 '/> </docsection> <field bitoffset='0' name='WUCNT' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR1' offset='0x100' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x100 '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR3' offset='0x104' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x104 '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR5' offset='0x108' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x108 '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR7' offset='0x10c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x10C '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR9' offset='0x110' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x110 '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR11' offset='0x114' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x114 '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR13' offset='0x118' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x118 '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNTR15' offset='0x11c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Register, offset: 0x11C '/> </docsection> <field bitoffset='16' name='CTN' width='16'/> <field name='CTN1' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='THRESHOLD' offset='0x120' width='32' writemask='268435455'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Power Channel Threshold Register, offset: 0x120 '/> </docsection> <field name='HTHH' width='16'/> <field bitoffset='16' name='LTHH' width='16'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[114] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisADC/1.0/pse.igen.xml"
files[114] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisADC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x70' width='32'> <memorymappedregister access='rw' isvolatile='T' name='SC1A' width='32' writemask='127'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC status and control registers 1, array offset: 0x0, array step: 0x4 '/> </docsection> <field name='ADCH' width='5'/> <field bitoffset='6' name='AIEN' width='1'/> <field bitoffset='7' name='COCO' width='1'/> <field bitoffset='5' name='DIFF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SC1B' offset='0x4' width='32' writemask='127'> <reset mask='4294967295' name='Reset' value='31'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC status and control registers 1, array offset: 0x0, array step: 0x4 '/> </docsection> <field name='ADCH' width='5'/> <field bitoffset='6' name='AIEN' width='1'/> <field bitoffset='7' name='COCO' width='1'/> <field bitoffset='5' name='DIFF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFG1' offset='0x8' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC configuration register 1, offset: 0x8 '/> </docsection> <field name='ADICLK' width='2'/> <field bitoffset='5' name='ADIV' width='2'/> <field bitoffset='7' name='ADLPC' width='1'/> <field bitoffset='4' name='ADLSMP' width='1'/> <field bitoffset='2' name='MODE' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFG2' offset='0xc' width='32' writemask='31'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Configuration register 2, offset: 0xC '/> </docsection> <field bitoffset='3' name='ADACKEN' width='1'/> <field bitoffset='2' name='ADHSC' width='1'/> <field name='ADLSTS' width='2'/> <field bitoffset='4' name='MUXSEL' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RA' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC data result register, array offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='D' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RB' offset='0x14' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC data result register, array offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='D' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CV1' offset='0x18' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare value registers, offset: 0x18 '/> </docsection> <field bitoffset='0' name='CV' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CV2' offset='0x1c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare value registers, offset: 0x1C '/> </docsection> <field bitoffset='0' name='CV' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SC2' offset='0x20' width='32' writemask='127'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status and control register 2, offset: 0x20 '/> </docsection> <field bitoffset='5' name='ACFE' width='1'/> <field bitoffset='4' name='ACFGT' width='1'/> <field bitoffset='3' name='ACREN' width='1'/> <field bitoffset='7' name='ADACT' width='1'/> <field bitoffset='6' name='ADTRG' width='1'/> <field bitoffset='2' name='DMAEN' width='1'/> <field name='REFSEL' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SC3' offset='0x24' width='32' writemask='143'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status and control register 3, offset: 0x24 '/> </docsection> <field bitoffset='3' name='ADCO' width='1'/> <field bitoffset='2' name='AVGE' width='1'/> <field name='AVGS' width='2'/> <field bitoffset='7' name='CAL' width='1'/> <field bitoffset='6' name='CALF' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OFS' offset='0x28' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC offset correction register, offset: 0x28 '/> </docsection> <field bitoffset='0' name='OFS' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PG' offset='0x2c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='33280'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side gain register, offset: 0x2C '/> </docsection> <field bitoffset='0' name='PG' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MG' offset='0x30' width='32' writemask='65535'> <reset mask='4294967295' name='Reset' value='33280'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side gain register, offset: 0x30 '/> </docsection> <field bitoffset='0' name='MG' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLPD' offset='0x34' width='32' writemask='63'> <reset mask='4294967295' name='Reset' value='10'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x34 '/> </docsection> <field bitoffset='0' name='CLPD' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLPS' offset='0x38' width='32' writemask='63'> <reset mask='4294967295' name='Reset' value='32'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x38 '/> </docsection> <field bitoffset='0' name='CLPS' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLP4' offset='0x3c' width='32' writemask='1023'> <reset mask='4294967295' name='Reset' value='512'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x3C '/> </docsection> <field bitoffset='0' name='CLP4' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLP3' offset='0x40' width='32' writemask='511'> <reset mask='4294967295' name='Reset' value='256'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x40 '/> </docsection> <field bitoffset='0' name='CLP3' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLP2' offset='0x44' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x44 '/> </docsection> <field bitoffset='0' name='CLP2' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLP1' offset='0x48' width='32' writemask='127'> <reset mask='4294967295' name='Reset' value='64'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x48 '/> </docsection> <field bitoffset='0' name='CLP1' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLP0' offset='0x4c' width='32' writemask='63'> <reset mask='4294967295' name='Reset' value='32'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC plus-side general calibration value register, offset: 0x4C '/> </docsection> <field bitoffset='0' name='CLP0' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PGA' offset='0x50' width='32' writemask='12533760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC PGA register, offset: 0x50 '/> </docsection> <field bitoffset='21' name='PGACHPb' width='1'/> <field bitoffset='23' name='PGAEN' width='1'/> <field bitoffset='16' name='PGAG' width='4'/> <field bitoffset='20' name='PGALPb' width='1'/> <field bitoffset='14' name='PGAOFSM' width='1'/> <field bitoffset='0' name='__pad0' width='14'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='22' name='__pad22' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLMD' offset='0x54' width='32' writemask='63'> <reset mask='4294967295' name='Reset' value='10'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x54 '/> </docsection> <field bitoffset='0' name='CLMD' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLMS' offset='0x58' width='32' writemask='63'> <reset mask='4294967295' name='Reset' value='32'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x58 '/> </docsection> <field bitoffset='0' name='CLMS' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLM4' offset='0x5c' width='32' writemask='1023'> <reset mask='4294967295' name='Reset' value='512'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x5C '/> </docsection> <field bitoffset='0' name='CLM4' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLM3' offset='0x60' width='32' writemask='511'> <reset mask='4294967295' name='Reset' value='256'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x60 '/> </docsection> <field bitoffset='0' name='CLM3' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLM2' offset='0x64' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x64 '/> </docsection> <field bitoffset='0' name='CLM2' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLM1' offset='0x68' width='32' writemask='127'> <reset mask='4294967295' name='Reset' value='64'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x68 '/> </docsection> <field bitoffset='0' name='CLM1' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CLM0' offset='0x6c' width='32' writemask='63'> <reset mask='4294967295' name='Reset' value='32'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADC minus-side general calibration value register, offset: 0x6C '/> </docsection> <field bitoffset='0' name='CLM0' width='6'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <netport name='AltClk' type='input' updatefunction='altClkCB' updatefunctionargument='0'/> <netport name='HwTrig' type='input' updatefunction='hwTrigCB' updatefunctionargument='0'/> <netport name='AdIn' type='input' updatefunctionargument='0'/> <netport name='Vrefsh' type='input' updatefunctionargument='0'/> <netport name='Vrefsl' type='input' updatefunctionargument='0'/> <netport name='AdInId' type='output' updatefunctionargument='0'/> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <netport name='DmaReq' type='output' updatefunctionargument='0'/> <formalattribute name='stimFile0' type='string'/> <formalattribute name='bus_clock_freq' type='uns32'/> <formalattribute name='configure_sc1a' type='uns32'/> <formalattribute name='configure_sc1b' type='uns32'/> <formalattribute name='configure_cfg1' type='uns32'/> <formalattribute name='configure_cfg2' type='uns32'/> <formalattribute name='configure_cv1' type='uns32'/> <formalattribute name='configure_cv2' type='uns32'/> <formalattribute name='configure_sc2' type='uns32'/> <formalattribute name='configure_sc3' type='uns32'/> <formalattribute name='input_vrefh' type='uns32'/> <formalattribute name='input_vrefl' type='uns32'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[115] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisFTFE/1.0/pse.igen.xml"
files[115] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisFTFE' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x18' width='8'> <memorymappedregister access='rw' isvolatile='T' name='FSTAT' width='8' writemask='240'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Status Register, offset: 0x0 '/> </docsection> <field bitoffset='5' name='ACCERR' width='1'/> <field bitoffset='7' name='CCIF' width='1'/> <field bitoffset='4' name='FPVIOL' width='1'/> <field name='MGSTAT0' width='1'/> <field bitoffset='6' name='RDCOLERR' width='1'/> <field bitoffset='1' name='__pad1' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCNFG' offset='0x1' width='8' writemask='208'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Configuration Register, offset: 0x1 '/> </docsection> <field bitoffset='7' name='CCIE' width='1'/> <field name='EEERDY' width='1'/> <field bitoffset='5' name='ERSAREQ' width='1'/> <field bitoffset='4' name='ERSSUSP' width='1'/> <field bitoffset='2' name='PFLSH' width='1'/> <field bitoffset='1' name='RAMRDY' width='1'/> <field bitoffset='6' name='RDCOLLIE' width='1'/> <field bitoffset='3' name='SWAP' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='FSEC' offset='0x2' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Security Register, offset: 0x2 '/> </docsection> <field bitoffset='2' name='FSLACC' width='2'/> <field bitoffset='6' name='KEYEN' width='2'/> <field bitoffset='4' name='MEEN' width='2'/> <field name='SEC' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='FOPT' offset='0x3' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Option Register, offset: 0x3 '/> </docsection> <field bitoffset='0' name='OPT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB3' offset='0x4' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0x4 '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB2' offset='0x5' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0x5 '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB1' offset='0x6' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0x6 '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB0' offset='0x7' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0x7 '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB7' offset='0x8' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0x8 '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB6' offset='0x9' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0x9 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB5' offset='0xa' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0xA '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB4' offset='0xb' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0xB '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOBB' offset='0xc' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0xC '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOBA' offset='0xd' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0xD '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB9' offset='0xe' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0xE '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FCCOB8' offset='0xf' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash Common Command Object Registers, offset: 0xF '/> </docsection> <field bitoffset='0' name='CCOBn' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FPROT3' offset='0x10' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Program Flash Protection Registers, offset: 0x10 '/> </docsection> <field bitoffset='0' name='PROT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FPROT2' offset='0x11' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Program Flash Protection Registers, offset: 0x11 '/> </docsection> <field bitoffset='0' name='PROT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FPROT1' offset='0x12' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Program Flash Protection Registers, offset: 0x12 '/> </docsection> <field bitoffset='0' name='PROT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FPROT0' offset='0x13' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Program Flash Protection Registers, offset: 0x13 '/> </docsection> <field bitoffset='0' name='PROT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FEPROT' offset='0x16' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='EEPROM Protection Register, offset: 0x16 '/> </docsection> <field bitoffset='0' name='EPROT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FDPROT' offset='0x17' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data Flash Protection Register, offset: 0x17 '/> </docsection> <field bitoffset='0' name='DPROT' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[116] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisAXBS/1.0/pse.igen.xml"
files[116] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisAXBS' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0xf04' width='32'> <memorymappedregister access='rw' isvolatile='T' name='PRS0' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS0' offset='0x10' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS1' offset='0x100' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS1' offset='0x110' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS2' offset='0x200' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS2' offset='0x210' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS3' offset='0x300' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS3' offset='0x310' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS4' offset='0x400' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS4' offset='0x410' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS5' offset='0x500' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS5' offset='0x510' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS6' offset='0x600' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS6' offset='0x610' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRS7' offset='0x700' width='32' writemask='2004318071'> <reset mask='4294967295' name='Reset' value='1985229328'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Priority Registers Slave, array offset: 0x0, array step: 0x100 '/> </docsection> <field name='M0' width='3'/> <field bitoffset='4' name='M1' width='3'/> <field bitoffset='8' name='M2' width='3'/> <field bitoffset='12' name='M3' width='3'/> <field bitoffset='16' name='M4' width='3'/> <field bitoffset='20' name='M5' width='3'/> <field bitoffset='24' name='M6' width='3'/> <field bitoffset='28' name='M7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRS7' offset='0x710' width='32' writemask='823'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, array offset: 0x10, array step: 0x100 '/> </docsection> <field bitoffset='8' name='ARB' width='2'/> <field bitoffset='30' name='HLP' width='1'/> <field name='PARK' width='3'/> <field bitoffset='4' name='PCTL' width='2'/> <field bitoffset='31' name='RO' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='10' name='__pad10' width='20'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MGPCR0' offset='0x800' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master General Purpose Control Register, offset: 0x800 '/> </docsection> <field bitoffset='0' name='AULB' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MGPCR1' offset='0x900' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master General Purpose Control Register, offset: 0x900 '/> </docsection> <field bitoffset='0' name='AULB' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MGPCR2' offset='0xa00' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master General Purpose Control Register, offset: 0xA00 '/> </docsection> <field bitoffset='0' name='AULB' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MGPCR3' offset='0xb00' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master General Purpose Control Register, offset: 0xB00 '/> </docsection> <field bitoffset='0' name='AULB' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MGPCR6' offset='0xe00' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master General Purpose Control Register, offset: 0xE00 '/> </docsection> <field bitoffset='0' name='AULB' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MGPCR7' offset='0xf00' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Master General Purpose Control Register, offset: 0xF00 '/> </docsection> <field bitoffset='0' name='AULB' width='3'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[117] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridUSB/1.0/pse.igen.xml"
files[117] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridUSB' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x81c' width='32'> <memorymappedregister access='r' isvolatile='T' name='ID' width='32'> <reset mask='4294967295' name='Reset' value='3833723397'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Identification register, offset: 0x0'/> </docsection> <field name='ID' width='6'/> <field bitoffset='8' name='NID' width='6'/> <field bitoffset='16' name='REVISION' width='8'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='14' name='__pad14' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWGENERAL' offset='0x4' width='32'> <reset mask='4294967295' name='Reset' value='21'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware General, offset: 0x4'/> </docsection> <field bitoffset='6' name='PHYM' width='3'/> <field bitoffset='4' name='PHYW' width='2'/> <field bitoffset='9' name='SM' width='2'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWHOST' offset='0x8' width='32'> <reset mask='4294967295' name='Reset' value='268566529'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Hardware Parameters, offset: 0x8'/> </docsection> <field name='HC' width='1'/> <field bitoffset='1' name='NPORT' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWDEVICE' offset='0xc' width='32'> <reset mask='4294967295' name='Reset' value='13'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Hardware Parameters, offset: 0xC'/> </docsection> <field name='DC' width='1'/> <field bitoffset='1' name='DEVEP' width='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWTXBUF' offset='0x10' width='32'> <reset mask='4294967295' name='Reset' value='2148010756'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TX Buffer Hardware Parameters, offset: 0x10'/> </docsection> <field name='TXBURST' width='8'/> <field bitoffset='16' name='TXCHANADD' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HWRXBUF' offset='0x14' width='32'> <reset mask='4294967295' name='Reset' value='2308'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RX Buffer Hardware Parameters, offset: 0x14'/> </docsection> <field bitoffset='8' name='RXADD' width='8'/> <field name='RXBURST' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER0LD' offset='0x80' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer #0 Load, offset: 0x80'/> </docsection> <field bitoffset='0' name='GPTLD' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER0CTRL' offset='0x84' width='32' writemask='3254779903'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer #0 Controller, offset: 0x84'/> </docsection> <field name='GPTCNT' width='24'/> <field bitoffset='24' name='GPTMODE' width='1'/> <field bitoffset='30' name='GPTRST' width='1'/> <field bitoffset='31' name='GPTRUN' width='1'/> <field bitoffset='25' name='__pad25' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER1LD' offset='0x88' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer #1 Load, offset: 0x88'/> </docsection> <field bitoffset='0' name='GPTLD' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPTIMER1CTRL' offset='0x8c' width='32' writemask='3254779903'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='General Purpose Timer #1 Controller, offset: 0x8C'/> </docsection> <field name='GPTCNT' width='24'/> <field bitoffset='24' name='GPTMODE' width='1'/> <field bitoffset='30' name='GPTRST' width='1'/> <field bitoffset='31' name='GPTRUN' width='1'/> <field bitoffset='25' name='__pad25' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SBUSCFG' offset='0x90' width='32' writemask='7'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Bus Config, offset: 0x90'/> </docsection> <field bitoffset='0' name='AHBBRST' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CAPVERSION' offset='0x100' readfunction='readCapVersion' width='32'> <reset mask='4294967295' name='Reset' value='64'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Capability Register Length, offset: 0x100'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCSPARAMS' offset='0x104' width='32'> <reset mask='4294967295' name='Reset' value='65553'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Structural Parameters, offset: 0x104'/> </docsection> <field bitoffset='12' name='N_CC' width='4'/> <field bitoffset='8' name='N_PCC' width='4'/> <field name='N_PORTS' width='4'/> <field bitoffset='20' name='N_PTT' width='4'/> <field bitoffset='24' name='N_TT' width='4'/> <field bitoffset='16' name='PI' width='1'/> <field bitoffset='4' name='PPC' width='1'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='17' name='__pad17' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCCPARAMS' offset='0x108' width='32'> <reset mask='4294967295' name='Reset' value='6'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Capability Parameters, offset: 0x108'/> </docsection> <field name='ADC' width='1'/> <field bitoffset='2' name='ASP' width='1'/> <field bitoffset='8' name='EECP' width='8'/> <field bitoffset='4' name='IST' width='4'/> <field bitoffset='1' name='PFL' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='DCIVERSION' offset='0x120' readfunction='readDCIVersion' width='32'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Controller Interface Version, offset: 0x120'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='DCCPARAMS' offset='0x124' width='32'> <reset mask='4294967295' name='Reset' value='390'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Controller Capability Parameters, offset: 0x124'/> </docsection> <field bitoffset='7' name='DC' width='1'/> <field name='DEN' width='5'/> <field bitoffset='8' name='HC' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBCMD' offset='0x140' width='32' writemask='16771967'> <reset mask='4294967295' name='Reset' value='524288'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Command Register, offset: 0x140'/> </docsection> <field bitoffset='5' name='ASE' width='1'/> <field bitoffset='8' name='ASP' width='2'/> <field bitoffset='11' name='ASPE' width='1'/> <field bitoffset='14' name='ATDTW' width='1'/> <field bitoffset='2' name='FS1' width='2'/> <field bitoffset='15' name='FS2' width='1'/> <field bitoffset='6' name='IAA' width='1'/> <field bitoffset='16' name='ITC' width='8'/> <field bitoffset='4' name='PSE' width='1'/> <field name='RS' width='1'/> <field bitoffset='1' name='RST' width='1'/> <field bitoffset='13' name='SUTW' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='10' name='__pad10' width='1'/> <field bitoffset='12' name='__pad12' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBSTS' offset='0x144' width='32' writemask='51181055'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Status Register, offset: 0x144'/> </docsection> <field bitoffset='5' name='AAI' width='1'/> <field bitoffset='15' name='AS' width='1'/> <field bitoffset='3' name='FRI' width='1'/> <field bitoffset='12' name='HCH' width='1'/> <field bitoffset='16' name='NAKI' width='1'/> <field bitoffset='2' name='PCI' width='1'/> <field bitoffset='14' name='PS' width='1'/> <field bitoffset='13' name='RCL' width='1'/> <field bitoffset='4' name='SEI' width='1'/> <field bitoffset='8' name='SLI' width='1'/> <field bitoffset='7' name='SRI' width='1'/> <field bitoffset='24' name='TI0' width='1'/> <field bitoffset='25' name='TI1' width='1'/> <field bitoffset='1' name='UEI' width='1'/> <field name='UI' width='1'/> <field bitoffset='19' name='UPI' width='1'/> <field bitoffset='18' name='UAI' width='1'/> <field bitoffset='10' name='ULPII' width='1'/> <field bitoffset='6' name='URI' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBINTR' offset='0x148' width='32' writemask='51119615'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Enable Register, offset: 0x148'/> </docsection> <field bitoffset='5' name='AAE' width='1'/> <field bitoffset='3' name='FRE' width='1'/> <field bitoffset='16' name='NAKE' width='1'/> <field bitoffset='2' name='PCE' width='1'/> <field bitoffset='4' name='SEE' width='1'/> <field bitoffset='8' name='SLE' width='1'/> <field bitoffset='7' name='SRE' width='1'/> <field bitoffset='24' name='TIE0' width='1'/> <field bitoffset='25' name='TIE1' width='1'/> <field bitoffset='18' name='UAIE' width='1'/> <field name='UE' width='1'/> <field bitoffset='1' name='UEE' width='1'/> <field bitoffset='10' name='ULPIE' width='1'/> <field bitoffset='19' name='UPIE' width='1'/> <field bitoffset='6' name='URE' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FRINDEX' offset='0x14c' width='32' writemask='16383'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Frame Index, offset: 0x14C'/> </docsection> <field bitoffset='0' name='FRINDEX' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DEVICEADDR' offset='0x154' readfunction='readShare154h' width='32' writefunction='writeShare154h' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device_FrameList Base Address, offset: 0x154'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ASYNCLISTADDR' offset='0x158' readfunction='readShare158h' width='32' writefunction='writeShare154h' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Next Asynch._Enpoint List Address, offset: 0x158'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BURSTSIZE' offset='0x160' width='32' writemask='8191'> <reset mask='4294967295' name='Reset' value='4112'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Programmable Burst Size, offset: 0x160'/> </docsection> <field name='RXPBURST' width='8'/> <field bitoffset='8' name='TXPBURST' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TXFILLTUNING' offset='0x164' width='32' writemask='4136959'> <reset mask='4294967295' name='Reset' value='2056'/> <docsection name='doc' text='Description'> <doctext name='txt' text='TX FIFO Fill Tuning, offset: 0x164'/> </docsection> <field bitoffset='16' name='TXFIFOTHRES' width='6'/> <field bitoffset='8' name='TXSCHHEALTH' width='5'/> <field name='TXSCHOH' width='8'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTNAK' offset='0x178' width='32' writemask='4128831'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint NAK, offset: 0x178'/> </docsection> <field name='EPRN' width='6'/> <field bitoffset='16' name='EPTN' width='6'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTNAKEN' offset='0x17c' width='32' writemask='4128831'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint NAK Enable, offset: 0x17C'/> </docsection> <field name='EPRNE' width='6'/> <field bitoffset='16' name='EPTNE' width='6'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PORTSC1' offset='0x184' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='268435456'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Status &amp; Control, offset: 0x184'/> </docsection> <field name='CCS' width='1'/> <field bitoffset='1' name='CSC' width='1'/> <field bitoffset='6' name='FPR' width='1'/> <field bitoffset='9' name='HSP' width='1'/> <field bitoffset='10' name='LS' width='2'/> <field bitoffset='4' name='OCA' width='1'/> <field bitoffset='5' name='OCC' width='1'/> <field bitoffset='2' name='PE' width='1'/> <field bitoffset='3' name='PEC' width='1'/> <field bitoffset='24' name='PFSC' width='1'/> <field bitoffset='23' name='PHCD' width='1'/> <field bitoffset='14' name='PIC' width='2'/> <field bitoffset='13' name='PO' width='1'/> <field bitoffset='12' name='PP' width='1'/> <field bitoffset='8' name='PR' width='1'/> <field bitoffset='26' name='PSPD' width='2'/> <field bitoffset='16' name='PTC' width='4'/> <field bitoffset='25' name='PTS1' width='1'/> <field bitoffset='30' name='PTS2' width='2'/> <field bitoffset='28' name='PTW' width='1'/> <field bitoffset='29' name='STS' width='1'/> <field bitoffset='7' name='SUSP' width='1'/> <field bitoffset='20' name='WKCN' width='1'/> <field bitoffset='21' name='WKDC' width='1'/> <field bitoffset='22' name='WKOC' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OTGSC' offset='0x1a4' width='32' writemask='2139062057'> <reset mask='4294967295' name='Reset' value='544'/> <docsection name='doc' text='Description'> <doctext name='txt' text='On-The-Go Status &amp; control, offset: 0x1A4'/> </docsection> <field bitoffset='21' name='MSS1' width='1'/> <field bitoffset='29' name='MSSE1' width='1'/> <field bitoffset='13' name='MST1' width='1'/> <field bitoffset='10' name='ASV' width='1'/> <field bitoffset='26' name='ASVIE' width='1'/> <field bitoffset='18' name='ASVIS' width='1'/> <field bitoffset='9' name='AVV' width='1'/> <field bitoffset='25' name='AVVIE' width='1'/> <field bitoffset='17' name='AVVIS' width='1'/> <field bitoffset='12' name='BSE' width='1'/> <field bitoffset='28' name='BSEIE' width='1'/> <field bitoffset='20' name='BSEIS' width='1'/> <field bitoffset='11' name='BSV' width='1'/> <field bitoffset='27' name='BSVIE' width='1'/> <field bitoffset='19' name='BSVIS' width='1'/> <field bitoffset='30' name='DPIE' width='1'/> <field bitoffset='22' name='DPIS' width='1'/> <field bitoffset='14' name='DPS' width='1'/> <field bitoffset='8' name='ID' width='1'/> <field bitoffset='24' name='IDIE' width='1'/> <field bitoffset='16' name='IDIS' width='1'/> <field bitoffset='5' name='IDPU' width='1'/> <field bitoffset='3' name='OT' width='1'/> <field name='VD' width='1'/> <field bitoffset='1' name='__pad1' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='6' name='__pad6' width='2'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBMODE' offset='0x1a8' width='32' writemask='31'> <reset mask='4294967295' name='Reset' value='20482'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Device Mode, offset: 0x1A8'/> </docsection> <field name='CM' width='2'/> <field bitoffset='2' name='ES' width='1'/> <field bitoffset='4' name='SDIS' width='1'/> <field bitoffset='3' name='SLOM' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTSETUPSTAT' offset='0x1ac' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Setup Status, offset: 0x1AC'/> </docsection> <field bitoffset='0' name='ENDPTSETUPSTAT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTPRIME' offset='0x1b0' width='32' writemask='4128831'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Initialization, offset: 0x1B0'/> </docsection> <field name='PERB' width='6'/> <field bitoffset='16' name='PETB' width='6'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTFLUSH' offset='0x1b4' width='32' writemask='4128831'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint De-Initialize, offset: 0x1B4'/> </docsection> <field name='FERB' width='6'/> <field bitoffset='16' name='FETB' width='6'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ENDPTSTAT' offset='0x1b8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Status, offset: 0x1B8'/> </docsection> <field name='ERBR' width='6'/> <field bitoffset='16' name='ETBR' width='6'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCOMPLETE' offset='0x1bc' width='32' writemask='4128831'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Complete, offset: 0x1BC'/> </docsection> <field name='ERCE' width='6'/> <field bitoffset='16' name='ETCE' width='6'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCTRL0' offset='0x1c0' width='32' writemask='9240717'> <reset mask='4294967295' name='Reset' value='8388736'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control0, offset: 0x1C0'/> </docsection> <field bitoffset='7' name='RXE' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCTRL1' offset='0x1c4' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control1, offset: 0x1C4'/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCTRL2' offset='0x1c8' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control2, offset: 0x1C8'/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCTRL3' offset='0x1cc' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control3, offset: 0x1Cc'/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCTRL4' offset='0x1d0' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control4, offset: 0x1d0'/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPTCTRL5' offset='0x1d4' width='32' writemask='15663343'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control5, offset: 0x1d4'/> </docsection> <field bitoffset='1' name='RXD' width='1'/> <field bitoffset='7' name='RXE' width='1'/> <field bitoffset='5' name='RXI' width='1'/> <field bitoffset='6' name='RXR' width='1'/> <field name='RXS' width='1'/> <field bitoffset='2' name='RXT' width='2'/> <field bitoffset='17' name='TXD' width='1'/> <field bitoffset='23' name='TXE' width='1'/> <field bitoffset='21' name='TXI' width='1'/> <field bitoffset='22' name='TXR' width='1'/> <field bitoffset='16' name='TXS' width='1'/> <field bitoffset='18' name='TXT' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='20' name='__pad20' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTRL' offset='0x800' width='32' writemask='50528128'> <reset mask='4294967295' name='Reset' value='12288'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-Core Register: USB Control Register'/> </docsection> <field bitoffset='31' name='WIR' width='1'/> <field bitoffset='25' name='VBUS_CH_INT_MASK' width='1'/> <field bitoffset='24' name='VBUS_CH_STAT' width='1'/> <field bitoffset='17' name='WKUP_VBUS_EN' width='1'/> <field bitoffset='15' name='WKUP_SW' width='1'/> <field bitoffset='14' name='WKUP_SW_EN' width='1'/> <field bitoffset='13' name='ETMI_ON_CLOSK' width='1'/> <field bitoffset='12' name='SUSPENDM' width='1'/> <field bitoffset='11' name='RESET' width='1'/> <field bitoffset='10' name='WIE' width='1'/> <field bitoffset='9' name='PM' width='1'/> <field bitoffset='8' name='OVER_CUR_POL' width='1'/> <field bitoffset='7' name='OVER_CUR_DIS' width='1'/> <field bitoffset='0' name='__pad0' width='7'/> <field bitoffset='16' name='__pad16' width='1'/> <field bitoffset='18' name='__pad18' width='6'/> <field bitoffset='26' name='__pad26' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PHY' offset='0x818' width='32' writefunction='PHYWrite1c' writemask='2147483655'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-Core Register: USB PHY Control Register'/> </docsection> <field bitoffset='31' name='UTMI_CLK_VLD' width='1'/> <field bitoffset='2' name='CHRGDET' width='1'/> <field bitoffset='1' name='CHRGDET_INT_EN' width='1'/> <field name='CHRGDET_INT_FLG' width='1'/> <field bitoffset='3' name='__pad3' width='28'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[118] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisI2C/1.0/pse.igen.xml"
files[118] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisI2C' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0xc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='A1' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Address Register 1, offset: 0x0 '/> </docsection> <field bitoffset='1' name='AD' width='7'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='F' offset='0x1' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Frequency Divider register, offset: 0x1 '/> </docsection> <field name='ICR' width='6'/> <field bitoffset='6' name='MULT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C1' offset='0x2' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Control Register 1, offset: 0x2 '/> </docsection> <field name='DMAEN' width='1'/> <field bitoffset='7' name='IICEN' width='1'/> <field bitoffset='6' name='IICIE' width='1'/> <field bitoffset='5' name='MST' width='1'/> <field bitoffset='2' name='RSTA' width='1'/> <field bitoffset='4' name='TX' width='1'/> <field bitoffset='3' name='TXAK' width='1'/> <field bitoffset='1' name='WUEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='S' offset='0x3' width='8' writemask='86'> <reset mask='255' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Status Register, offset: 0x3 '/> </docsection> <field bitoffset='4' name='ARBL' width='1'/> <field bitoffset='5' name='BUSY' width='1'/> <field bitoffset='6' name='IAAS' width='1'/> <field bitoffset='1' name='IICIF' width='1'/> <field bitoffset='3' name='RAM' width='1'/> <field name='RXAK' width='1'/> <field bitoffset='2' name='SRW' width='1'/> <field bitoffset='7' name='TCF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='D' offset='0x4' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Data I/O register, offset: 0x4 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2' offset='0x5' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Control Register 2, offset: 0x5 '/> </docsection> <field name='AD' width='3'/> <field bitoffset='6' name='ADEXT' width='1'/> <field bitoffset='7' name='GCAEN' width='1'/> <field bitoffset='5' name='HDRS' width='1'/> <field bitoffset='3' name='RMEN' width='1'/> <field bitoffset='4' name='SBRC' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FLT' offset='0x6' width='8' writemask='31'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Programmable Input Glitch Filter register, offset: 0x6 '/> </docsection> <field bitoffset='0' name='FLT' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RA' offset='0x7' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Range Address register, offset: 0x7 '/> </docsection> <field bitoffset='1' name='RAD' width='7'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SMB' offset='0x8' width='8' writemask='251'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C SMBus Control and Status register, offset: 0x8 '/> </docsection> <field bitoffset='6' name='ALERTEN' width='1'/> <field bitoffset='7' name='FACK' width='1'/> <field bitoffset='2' name='SHTF1' width='1'/> <field bitoffset='1' name='SHTF2' width='1'/> <field name='SHTF2IE' width='1'/> <field bitoffset='5' name='SIICAEN' width='1'/> <field bitoffset='3' name='SLTF' width='1'/> <field bitoffset='4' name='TCKSEL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='A2' offset='0x9' width='8' writemask='254'> <reset mask='255' name='Reset' value='194'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C Address Register 2, offset: 0x9 '/> </docsection> <field bitoffset='1' name='SAD' width='7'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SLTH' offset='0xa' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C SCL Low Timeout Register High, offset: 0xA '/> </docsection> <field bitoffset='0' name='SSLT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SLTL' offset='0xb' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='I2C SCL Low Timeout Register Low, offset: 0xB '/> </docsection> <field bitoffset='0' name='SSLT' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[119] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisCMT/1.0/pse.igen.xml"
files[119] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisCMT' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0xc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CGH1' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Carrier Generator High Data Register 1, offset: 0x0 '/> </docsection> <field bitoffset='0' name='PH' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CGL1' offset='0x1' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Carrier Generator Low Data Register 1, offset: 0x1 '/> </docsection> <field bitoffset='0' name='PL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CGH2' offset='0x2' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Carrier Generator High Data Register 2, offset: 0x2 '/> </docsection> <field bitoffset='0' name='SH' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CGL2' offset='0x3' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Carrier Generator Low Data Register 2, offset: 0x3 '/> </docsection> <field bitoffset='0' name='SL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OC' offset='0x4' width='8' writemask='224'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Output Control Register, offset: 0x4 '/> </docsection> <field bitoffset='6' name='CMTPOL' width='1'/> <field bitoffset='7' name='IROL' width='1'/> <field bitoffset='5' name='IROPEN' width='1'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MSC' offset='0x5' width='8' writemask='127'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Modulator Status and Control Register, offset: 0x5 '/> </docsection> <field bitoffset='3' name='BASE' width='1'/> <field bitoffset='5' name='CMTDIV' width='2'/> <field bitoffset='7' name='EOCF' width='1'/> <field bitoffset='1' name='EOCIE' width='1'/> <field bitoffset='4' name='EXSPC' width='1'/> <field bitoffset='2' name='FSK' width='1'/> <field name='MCGEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD1' offset='0x6' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Modulator Data Register Mark High, offset: 0x6 '/> </docsection> <field bitoffset='0' name='MB' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD2' offset='0x7' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Modulator Data Register Mark Low, offset: 0x7 '/> </docsection> <field bitoffset='0' name='MB' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD3' offset='0x8' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Modulator Data Register Space High, offset: 0x8 '/> </docsection> <field bitoffset='0' name='SB' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD4' offset='0x9' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Modulator Data Register Space Low, offset: 0x9 '/> </docsection> <field bitoffset='0' name='SB' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PPS' offset='0xa' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Primary Prescaler Register, offset: 0xA '/> </docsection> <field bitoffset='0' name='PPSDIV' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMA' offset='0xb' width='8' writemask='1'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='CMT Direct Memory Access, offset: 0xB '/> </docsection> <field bitoffset='0' name='DMA' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[120] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisI2S/1.0/pse.igen.xml"
files[120] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisI2S' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x108' width='32'> <memorymappedregister access='rw' isvolatile='T' name='TCSR' width='32' writemask='4078706435'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Control Register, offset: 0x0 '/> </docsection> <field bitoffset='28' name='BCE' width='1'/> <field bitoffset='29' name='DBGE' width='1'/> <field bitoffset='18' name='FEF' width='1'/> <field bitoffset='10' name='FEIE' width='1'/> <field bitoffset='25' name='FR' width='1'/> <field name='FRDE' width='1'/> <field bitoffset='16' name='FRF' width='1'/> <field bitoffset='8' name='FRIE' width='1'/> <field bitoffset='1' name='FWDE' width='1'/> <field bitoffset='17' name='FWF' width='1'/> <field bitoffset='9' name='FWIE' width='1'/> <field bitoffset='19' name='SEF' width='1'/> <field bitoffset='11' name='SEIE' width='1'/> <field bitoffset='24' name='SR' width='1'/> <field bitoffset='30' name='STOPE' width='1'/> <field bitoffset='31' name='TE' width='1'/> <field bitoffset='20' name='WSF' width='1'/> <field bitoffset='12' name='WSIE' width='1'/> <field bitoffset='2' name='__pad2' width='6'/> <field bitoffset='13' name='__pad13' width='3'/> <field bitoffset='21' name='__pad21' width='3'/> <field bitoffset='26' name='__pad26' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR1' offset='0x4' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Configuration 1 Register, offset: 0x4 '/> </docsection> <field bitoffset='0' name='TFW' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR2' offset='0x8' width='32' writemask='4278190335'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Configuration 2 Register, offset: 0x8 '/> </docsection> <field bitoffset='24' name='BCD' width='1'/> <field bitoffset='28' name='BCI' width='1'/> <field bitoffset='25' name='BCP' width='1'/> <field bitoffset='29' name='BCS' width='1'/> <field name='DIV' width='8'/> <field bitoffset='26' name='MSEL' width='2'/> <field bitoffset='30' name='SYNC' width='2'/> <field bitoffset='8' name='__pad8' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR3' offset='0xc' width='32' writemask='196639'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Configuration 3 Register, offset: 0xC '/> </docsection> <field bitoffset='16' name='TCE' width='2'/> <field name='WDFL' width='5'/> <field bitoffset='5' name='__pad5' width='11'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR4' offset='0x10' width='32' writemask='2039579'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Configuration 4 Register, offset: 0x10 '/> </docsection> <field bitoffset='16' name='FRSZ' width='5'/> <field name='FSD' width='1'/> <field bitoffset='3' name='FSE' width='1'/> <field bitoffset='1' name='FSP' width='1'/> <field bitoffset='4' name='MF' width='1'/> <field bitoffset='8' name='SYWD' width='5'/> <field bitoffset='2' name='__pad2' width='1'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR5' offset='0x14' width='32' writemask='522133248'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Configuration 5 Register, offset: 0x14 '/> </docsection> <field bitoffset='8' name='FBT' width='5'/> <field bitoffset='16' name='W0W' width='5'/> <field bitoffset='24' name='WNW' width='5'/> <field bitoffset='0' name='__pad0' width='8'/> <field bitoffset='13' name='__pad13' width='3'/> <field bitoffset='21' name='__pad21' width='3'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TDR0' offset='0x20' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Data Register, array offset: 0x20, array step: 0x4 '/> </docsection> <field bitoffset='0' name='TDR' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TDR1' offset='0x24' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Data Register, array offset: 0x20, array step: 0x4 '/> </docsection> <field bitoffset='0' name='TDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TFR0' offset='0x40' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 '/> </docsection> <field name='RFP' width='4'/> <field bitoffset='16' name='WFP' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TFR1' offset='0x44' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 '/> </docsection> <field name='RFP' width='4'/> <field bitoffset='16' name='WFP' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMR' offset='0x60' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Transmit Mask Register, offset: 0x60 '/> </docsection> <field bitoffset='0' name='TWM' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCSR' offset='0x80' width='32' writemask='4078706435'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Control Register, offset: 0x80 '/> </docsection> <field bitoffset='28' name='BCE' width='1'/> <field bitoffset='29' name='DBGE' width='1'/> <field bitoffset='18' name='FEF' width='1'/> <field bitoffset='10' name='FEIE' width='1'/> <field bitoffset='25' name='FR' width='1'/> <field name='FRDE' width='1'/> <field bitoffset='16' name='FRF' width='1'/> <field bitoffset='8' name='FRIE' width='1'/> <field bitoffset='1' name='FWDE' width='1'/> <field bitoffset='17' name='FWF' width='1'/> <field bitoffset='9' name='FWIE' width='1'/> <field bitoffset='31' name='RE' width='1'/> <field bitoffset='19' name='SEF' width='1'/> <field bitoffset='11' name='SEIE' width='1'/> <field bitoffset='24' name='SR' width='1'/> <field bitoffset='30' name='STOPE' width='1'/> <field bitoffset='20' name='WSF' width='1'/> <field bitoffset='12' name='WSIE' width='1'/> <field bitoffset='2' name='__pad2' width='6'/> <field bitoffset='13' name='__pad13' width='3'/> <field bitoffset='21' name='__pad21' width='3'/> <field bitoffset='26' name='__pad26' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR1' offset='0x84' width='32' writemask='7'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Configuration 1 Register, offset: 0x84 '/> </docsection> <field bitoffset='0' name='RFW' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR2' offset='0x88' width='32' writemask='4278190335'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Configuration 2 Register, offset: 0x88 '/> </docsection> <field bitoffset='24' name='BCD' width='1'/> <field bitoffset='28' name='BCI' width='1'/> <field bitoffset='25' name='BCP' width='1'/> <field bitoffset='29' name='BCS' width='1'/> <field name='DIV' width='8'/> <field bitoffset='26' name='MSEL' width='2'/> <field bitoffset='30' name='SYNC' width='2'/> <field bitoffset='8' name='__pad8' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR3' offset='0x8c' width='32' writemask='196639'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Configuration 3 Register, offset: 0x8C '/> </docsection> <field bitoffset='16' name='RCE' width='2'/> <field name='WDFL' width='5'/> <field bitoffset='5' name='__pad5' width='11'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR4' offset='0x90' width='32' writemask='2039579'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Configuration 4 Register, offset: 0x90 '/> </docsection> <field bitoffset='16' name='FRSZ' width='5'/> <field name='FSD' width='1'/> <field bitoffset='3' name='FSE' width='1'/> <field bitoffset='1' name='FSP' width='1'/> <field bitoffset='4' name='MF' width='1'/> <field bitoffset='8' name='SYWD' width='5'/> <field bitoffset='2' name='__pad2' width='1'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR5' offset='0x94' width='32' writemask='522133248'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Configuration 5 Register, offset: 0x94 '/> </docsection> <field bitoffset='8' name='FBT' width='5'/> <field bitoffset='16' name='W0W' width='5'/> <field bitoffset='24' name='WNW' width='5'/> <field bitoffset='0' name='__pad0' width='8'/> <field bitoffset='13' name='__pad13' width='3'/> <field bitoffset='21' name='__pad21' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RDR0' offset='0xa0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Data Register, array offset: 0xA0, array step: 0x4 '/> </docsection> <field bitoffset='0' name='RDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RDR1' offset='0xa4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Data Register, array offset: 0xA0, array step: 0x4 '/> </docsection> <field bitoffset='0' name='RDR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RFR0' offset='0xc0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 '/> </docsection> <field name='RFP' width='4'/> <field bitoffset='16' name='WFP' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RFR1' offset='0xc4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 '/> </docsection> <field name='RFP' width='4'/> <field bitoffset='16' name='WFP' width='4'/> <field bitoffset='4' name='__pad4' width='12'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RMR' offset='0xe0' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI Receive Mask Register, offset: 0xE0 '/> </docsection> <field bitoffset='0' name='RWM' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MCR' offset='0x100' width='32' writemask='1124073472'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SAI MCLK Control Register, offset: 0x100 '/> </docsection> <field bitoffset='31' name='DUF' width='1'/> <field bitoffset='24' name='MICS' width='2'/> <field bitoffset='30' name='MOE' width='1'/> <field bitoffset='0' name='__pad0' width='24'/> <field bitoffset='26' name='__pad26' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MDR' offset='0x104' width='32' writemask='1048575'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCLK Divide Register, offset: 0x104 '/> </docsection> <field name='DIVIDE' width='12'/> <field bitoffset='12' name='FRACT' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[121] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridSDHC/1.0/pse.igen.xml"
files[121] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridSDHC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x100' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSADDR' width='32' writemask='4294967292'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA System Address Register, offset: 0x0 '/> </docsection> <field bitoffset='2' name='DSADDR' width='30'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BLKATTR' offset='0x4' width='32' writemask='4294909951'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Block Attributes Register, offset: 0x4 '/> </docsection> <field bitoffset='16' name='BLKCNT' width='16'/> <field name='BLKSIZE' width='13'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMDARG' offset='0x8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Argument Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='CMDARG' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='XFERTYP' offset='0xc' width='32' writemask='1073414199'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transfer Type Register, offset: 0xC '/> </docsection> <field bitoffset='2' name='AC12EN' width='1'/> <field bitoffset='1' name='BCEN' width='1'/> <field bitoffset='19' name='CCCEN' width='1'/> <field bitoffset='20' name='CICEN' width='1'/> <field bitoffset='24' name='CMDINX' width='6'/> <field bitoffset='22' name='CMDTYP' width='2'/> <field name='DMAEN' width='1'/> <field bitoffset='21' name='DPSEL' width='1'/> <field bitoffset='4' name='DTDSEL' width='1'/> <field bitoffset='5' name='MSBSEL' width='1'/> <field bitoffset='16' name='RSPTYP' width='2'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='10'/> <field bitoffset='18' name='__pad18' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP0' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 0, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP0' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP1' offset='0x14' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 1, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP1' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP2' offset='0x18' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 2, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP2' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMDRSP3' offset='0x1c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Command Response 3, offset: 0x10, array step: 0x4 '/> </docsection> <field bitoffset='0' name='CMDRSP3' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DATPORT' offset='0x20' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Buffer Data Port Register, offset: 0x20 '/> </docsection> <field bitoffset='0' name='DATCONT' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PRSSTAT' offset='0x24' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Present State Register, offset: 0x24 '/> </docsection> <field bitoffset='11' name='BREN' width='1'/> <field bitoffset='10' name='BWEN' width='1'/> <field bitoffset='1' name='CDIHB' width='1'/> <field bitoffset='18' name='CDPL' width='1'/> <field name='CIHB' width='1'/> <field bitoffset='16' name='CINS' width='1'/> <field bitoffset='23' name='CLSL' width='1'/> <field bitoffset='2' name='DLA' width='1'/> <field bitoffset='24' name='DLSL' width='8'/> <field bitoffset='5' name='HCKOFF' width='1'/> <field bitoffset='4' name='IPGOFF' width='1'/> <field bitoffset='6' name='PEROFF' width='1'/> <field bitoffset='9' name='RTA' width='1'/> <field bitoffset='7' name='SDOFF' width='1'/> <field bitoffset='3' name='SDSTB' width='1'/> <field bitoffset='19' name='WPSPL' width='1'/> <field bitoffset='8' name='WTA' width='1'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='17' name='__pad17' width='1'/> <field bitoffset='20' name='__pad20' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PROCTL' offset='0x28' width='32' writemask='118424575'> <reset mask='4294967295' name='Reset' value='32'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Protocol Control Register, offset: 0x28 '/> </docsection> <field bitoffset='7' name='CDSS' width='1'/> <field bitoffset='6' name='CDTL' width='1'/> <field bitoffset='17' name='CREQ' width='1'/> <field bitoffset='3' name='D3CD' width='1'/> <field bitoffset='8' name='DMAS' width='2'/> <field bitoffset='1' name='DTW' width='2'/> <field bitoffset='4' name='EMODE' width='2'/> <field bitoffset='19' name='IABG' width='1'/> <field name='LCTL' width='1'/> <field bitoffset='18' name='RWCTL' width='1'/> <field bitoffset='16' name='SABGREQ' width='1'/> <field bitoffset='25' name='WECINS' width='1'/> <field bitoffset='24' name='WECINT' width='1'/> <field bitoffset='26' name='WECRM' width='1'/> <field bitoffset='10' name='__pad10' width='6'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SYSCTL' offset='0x2c' width='32' writemask='252706815'> <reset mask='4294967295' name='Reset' value='32776'/> <docsection name='doc' text='Description'> <doctext name='txt' text='System Control Register, offset: 0x2C '/> </docsection> <field bitoffset='16' name='DTOCV' width='4'/> <field bitoffset='4' name='DVS' width='4'/> <field bitoffset='1' name='HCKEN' width='1'/> <field bitoffset='27' name='INITA' width='1'/> <field name='IPGEN' width='1'/> <field bitoffset='2' name='PEREN' width='1'/> <field bitoffset='24' name='RSTA' width='1'/> <field bitoffset='25' name='RSTC' width='1'/> <field bitoffset='26' name='RSTD' width='1'/> <field bitoffset='3' name='SDCLKEN' width='1'/> <field bitoffset='8' name='SDCLKFS' width='8'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQSTAT' offset='0x30' width='32' writemask='289341951'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Status Register, offset: 0x30 '/> </docsection> <field bitoffset='24' name='AC12E' width='1'/> <field bitoffset='2' name='BGE' width='1'/> <field bitoffset='5' name='BRR' width='1'/> <field bitoffset='4' name='BWR' width='1'/> <field name='CC' width='1'/> <field bitoffset='17' name='CCE' width='1'/> <field bitoffset='18' name='CEBE' width='1'/> <field bitoffset='19' name='CIE' width='1'/> <field bitoffset='6' name='CINS' width='1'/> <field bitoffset='8' name='CINT' width='1'/> <field bitoffset='7' name='CRM' width='1'/> <field bitoffset='16' name='CTOE' width='1'/> <field bitoffset='21' name='DCE' width='1'/> <field bitoffset='22' name='DEBE' width='1'/> <field bitoffset='3' name='DINT' width='1'/> <field bitoffset='28' name='DMAE' width='1'/> <field bitoffset='20' name='DTOE' width='1'/> <field bitoffset='1' name='TC' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQSTATEN' offset='0x34' width='32' writemask='289341951'> <reset mask='4294967295' name='Reset' value='293536063'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Status Enable Register, offset: 0x34 '/> </docsection> <field bitoffset='24' name='AC12ESEN' width='1'/> <field bitoffset='2' name='BGESEN' width='1'/> <field bitoffset='5' name='BRRSEN' width='1'/> <field bitoffset='4' name='BWRSEN' width='1'/> <field bitoffset='17' name='CCESEN' width='1'/> <field name='CCSEN' width='1'/> <field bitoffset='18' name='CEBESEN' width='1'/> <field bitoffset='19' name='CIESEN' width='1'/> <field bitoffset='6' name='CINSEN' width='1'/> <field bitoffset='8' name='CINTSEN' width='1'/> <field bitoffset='7' name='CRMSEN' width='1'/> <field bitoffset='16' name='CTOESEN' width='1'/> <field bitoffset='21' name='DCESEN' width='1'/> <field bitoffset='22' name='DEBESEN' width='1'/> <field bitoffset='3' name='DINTSEN' width='1'/> <field bitoffset='28' name='DMAESEN' width='1'/> <field bitoffset='20' name='DTOESEN' width='1'/> <field bitoffset='1' name='TCSEN' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQSIGEN' offset='0x38' width='32' writemask='289341951'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Signal Enable Register, offset: 0x38 '/> </docsection> <field bitoffset='24' name='AC12EIEN' width='1'/> <field bitoffset='2' name='BGEIEN' width='1'/> <field bitoffset='5' name='BRRIEN' width='1'/> <field bitoffset='4' name='BWRIEN' width='1'/> <field bitoffset='17' name='CCEIEN' width='1'/> <field name='CCIEN' width='1'/> <field bitoffset='18' name='CEBEIEN' width='1'/> <field bitoffset='19' name='CIEIEN' width='1'/> <field bitoffset='6' name='CINSIEN' width='1'/> <field bitoffset='8' name='CINTIEN' width='1'/> <field bitoffset='7' name='CRMIEN' width='1'/> <field bitoffset='16' name='CTOEIEN' width='1'/> <field bitoffset='21' name='DCEIEN' width='1'/> <field bitoffset='22' name='DEBEIEN' width='1'/> <field bitoffset='3' name='DINTIEN' width='1'/> <field bitoffset='28' name='DMAEIEN' width='1'/> <field bitoffset='20' name='DTOEIEN' width='1'/> <field bitoffset='1' name='TCIEN' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AC12ERR' offset='0x3c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Auto CMD12 Error Status Register, offset: 0x3C '/> </docsection> <field bitoffset='3' name='AC12CE' width='1'/> <field bitoffset='2' name='AC12EBE' width='1'/> <field bitoffset='4' name='AC12IE' width='1'/> <field name='AC12NE' width='1'/> <field bitoffset='1' name='AC12TOE' width='1'/> <field bitoffset='7' name='CNIBAC12E' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HTCAPBLT' offset='0x40' width='32'> <reset mask='4294967295' name='Reset' value='133365760'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Capabilities, offset: 0x40 '/> </docsection> <field bitoffset='20' name='ADMAS' width='1'/> <field bitoffset='22' name='DMAS' width='1'/> <field bitoffset='21' name='HSS' width='1'/> <field bitoffset='16' name='MBL' width='3'/> <field bitoffset='23' name='SRS' width='1'/> <field bitoffset='24' name='VS33' width='1'/> <field bitoffset='0' name='__pad0' width='16'/> <field bitoffset='19' name='__pad19' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WML' offset='0x44' width='32' writemask='536813567'> <reset mask='4294967295' name='Reset' value='135268368'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Watermark Level Register, offset: 0x44 '/> </docsection> <field name='RDWML' width='8'/> <field bitoffset='8' name='RDBRSTLEN' width='5'/> <field bitoffset='16' name='WRWML' width='8'/> <field bitoffset='24' name='WRBRSTLEN' width='5'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='FEVT' offset='0x50' width='32' writemask='2441019551'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Force Event Register, offset: 0x50 '/> </docsection> <field bitoffset='2' name='AC12CE' width='1'/> <field bitoffset='24' name='AC12E' width='1'/> <field bitoffset='3' name='AC12EBE' width='1'/> <field bitoffset='4' name='AC12IE' width='1'/> <field name='AC12NE' width='1'/> <field bitoffset='1' name='AC12TOE' width='1'/> <field bitoffset='17' name='CCE' width='1'/> <field bitoffset='18' name='CEBE' width='1'/> <field bitoffset='19' name='CIE' width='1'/> <field bitoffset='31' name='CINT' width='1'/> <field bitoffset='7' name='CNIBAC12E' width='1'/> <field bitoffset='16' name='CTOE' width='1'/> <field bitoffset='21' name='DCE' width='1'/> <field bitoffset='22' name='DEBE' width='1'/> <field bitoffset='28' name='DMAE' width='1'/> <field bitoffset='20' name='DTOE' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> <field bitoffset='8' name='__pad8' width='8'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='25' name='__pad25' width='3'/> <field bitoffset='29' name='__pad29' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADMAES' offset='0x54' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADMA Error Status Register, offset: 0x54 '/> </docsection> <field bitoffset='3' name='ADMADCE' width='1'/> <field name='ADMAES' width='2'/> <field bitoffset='2' name='ADMALME' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADSADDR' offset='0x58' width='32' writemask='4294967292'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='ADMA System Address Register, offset: 0x58 '/> </docsection> <field bitoffset='2' name='ADSADDR' width='30'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='VENDOR' offset='0xc0' width='32' writemask='3'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Vendor Specific Register, offset: 0xC0 '/> </docsection> <field bitoffset='1' name='EXBLKNU' width='1'/> <field bitoffset='16' name='INTSTVAL' width='8'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='2' name='__pad2' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MMCBOOT' offset='0xc4' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MMC Boot Register, offset: 0xC4 '/> </docsection> <field bitoffset='7' name='AUTOSABGEN' width='1'/> <field bitoffset='4' name='BOOTACK' width='1'/> <field bitoffset='16' name='BOOTBLKCNT' width='16'/> <field bitoffset='6' name='BOOTEN' width='1'/> <field bitoffset='5' name='BOOTMODE' width='1'/> <field name='DTOCVACK' width='4'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HOSTVER' offset='0xfc' width='32'> <reset mask='4294967295' name='Reset' value='4609'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host Controller Version, offset: 0xFC '/> </docsection> <field name='SVN' width='8'/> <field bitoffset='8' name='VVN' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[122] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisEWM/1.0/pse.igen.xml"
files[122] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisEWM' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTRL' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, offset: 0x0 '/> </docsection> <field bitoffset='1' name='ASSIN' width='1'/> <field name='EWMEN' width='1'/> <field bitoffset='2' name='INEN' width='1'/> <field bitoffset='3' name='INTEN' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='SERV' offset='0x1' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Service Register, offset: 0x1 '/> </docsection> <field bitoffset='0' name='SERVICE' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMPL' offset='0x2' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Low Register, offset: 0x2 '/> </docsection> <field bitoffset='0' name='COMPAREL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMPH' offset='0x3' width='8' writemask='255'> <reset mask='255' name='Reset' value='255'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare High Register, offset: 0x3 '/> </docsection> <field bitoffset='0' name='COMPAREH' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[123] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisFTM/1.0/pse.igen.xml"
files[123] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisFTM' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x9c' width='32'> <memorymappedregister access='rw' isvolatile='T' name='SC' readfunction='readSC' width='32' writefunction='writeSC' writemask='127'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status and Control, offset: 0x0 '/> </docsection> <field bitoffset='3' name='CLKS' width='2'/> <field bitoffset='5' name='CPWMS' width='1'/> <field name='PS' width='3'/> <field bitoffset='7' name='TOF' width='1'/> <field bitoffset='6' name='TOIE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CNT' offset='0x4' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter, offset: 0x4 '/> </docsection> <field bitoffset='0' name='COUNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MOD' offset='0x8' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Modulo, offset: 0x8 '/> </docsection> <field bitoffset='0' name='MOD' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C0SC' offset='0xc' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> <field bitoffset='7' name='CHF' width='1'/> <field bitoffset='6' name='CHIE' width='1'/> <field name='DMA' width='1'/> <field bitoffset='2' name='ELSA' width='1'/> <field bitoffset='3' name='ELSB' width='1'/> <field bitoffset='4' name='MSA' width='1'/> <field bitoffset='5' name='MSB' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C0V' offset='0x10' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C1SC' offset='0x14' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> <field bitoffset='7' name='CHF' width='1'/> <field bitoffset='6' name='CHIE' width='1'/> <field name='DMA' width='1'/> <field bitoffset='2' name='ELSA' width='1'/> <field bitoffset='3' name='ELSB' width='1'/> <field bitoffset='4' name='MSA' width='1'/> <field bitoffset='5' name='MSB' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C1V' offset='0x18' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2SC' offset='0x1c' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> <field bitoffset='7' name='CHF' width='1'/> <field bitoffset='6' name='CHIE' width='1'/> <field name='DMA' width='1'/> <field bitoffset='2' name='ELSA' width='1'/> <field bitoffset='3' name='ELSB' width='1'/> <field bitoffset='4' name='MSA' width='1'/> <field bitoffset='5' name='MSB' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2V' offset='0x20' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C3SC' offset='0x24' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> <field bitoffset='7' name='CHF' width='1'/> <field bitoffset='6' name='CHIE' width='1'/> <field name='DMA' width='1'/> <field bitoffset='2' name='ELSA' width='1'/> <field bitoffset='3' name='ELSB' width='1'/> <field bitoffset='4' name='MSA' width='1'/> <field bitoffset='5' name='MSB' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C3V' offset='0x28' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C4SC' offset='0x2c' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C4V' offset='0x30' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C5SC' offset='0x34' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C5V' offset='0x38' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C6SC' offset='0x3c' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C6V' offset='0x40' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C7SC' offset='0x44' width='32' writemask='125'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Status and Control, array offset: 0xC, array step: 0x8 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C7V' offset='0x48' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel (n) Value, array offset: 0x10, array step: 0x8 '/> </docsection> <field bitoffset='0' name='VAL' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CNTIN' offset='0x4c' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Initial Value, offset: 0x4C '/> </docsection> <field bitoffset='0' name='INIT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='STATUS' offset='0x50' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture and Compare Status, offset: 0x50 '/> </docsection> <field name='CH0F' width='1'/> <field bitoffset='1' name='CH1F' width='1'/> <field bitoffset='2' name='CH2F' width='1'/> <field bitoffset='3' name='CH3F' width='1'/> <field bitoffset='4' name='CH4F' width='1'/> <field bitoffset='5' name='CH5F' width='1'/> <field bitoffset='6' name='CH6F' width='1'/> <field bitoffset='7' name='CH7F' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MODE' offset='0x54' width='32' writemask='255'> <reset mask='4294967295' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Features Mode Selection, offset: 0x54 '/> </docsection> <field bitoffset='4' name='CAPTEST' width='1'/> <field bitoffset='7' name='FAULTIE' width='1'/> <field bitoffset='5' name='FAULTM' width='2'/> <field name='FTMEN' width='1'/> <field bitoffset='1' name='INIT' width='1'/> <field bitoffset='3' name='PWMSYNC' width='1'/> <field bitoffset='2' name='WPDIS' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SYNC' offset='0x58' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Synchronization, offset: 0x58 '/> </docsection> <field bitoffset='1' name='CNTMAX' width='1'/> <field name='CNTMIN' width='1'/> <field bitoffset='2' name='REINIT' width='1'/> <field bitoffset='7' name='SWSYNC' width='1'/> <field bitoffset='3' name='SYNCHOM' width='1'/> <field bitoffset='4' name='TRIG0' width='1'/> <field bitoffset='5' name='TRIG1' width='1'/> <field bitoffset='6' name='TRIG2' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OUTINIT' offset='0x5c' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Initial State for Channels Output, offset: 0x5C '/> </docsection> <field name='CH0OI' width='1'/> <field bitoffset='1' name='CH1OI' width='1'/> <field bitoffset='2' name='CH2OI' width='1'/> <field bitoffset='3' name='CH3OI' width='1'/> <field bitoffset='4' name='CH4OI' width='1'/> <field bitoffset='5' name='CH5OI' width='1'/> <field bitoffset='6' name='CH6OI' width='1'/> <field bitoffset='7' name='CH7OI' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OUTMASK' offset='0x60' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Output Mask, offset: 0x60 '/> </docsection> <field name='CH0OM' width='1'/> <field bitoffset='1' name='CH1OM' width='1'/> <field bitoffset='2' name='CH2OM' width='1'/> <field bitoffset='3' name='CH3OM' width='1'/> <field bitoffset='4' name='CH4OM' width='1'/> <field bitoffset='5' name='CH5OM' width='1'/> <field bitoffset='6' name='CH6OM' width='1'/> <field bitoffset='7' name='CH7OM' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='COMBINE' offset='0x64' width='32' writemask='2139062143'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Function for Linked Channels, offset: 0x64 '/> </docsection> <field name='COMBINE0' width='1'/> <field bitoffset='8' name='COMBINE1' width='1'/> <field bitoffset='16' name='COMBINE2' width='1'/> <field bitoffset='24' name='COMBINE3' width='1'/> <field bitoffset='1' name='COMP0' width='1'/> <field bitoffset='9' name='COMP1' width='1'/> <field bitoffset='17' name='COMP2' width='1'/> <field bitoffset='25' name='COMP3' width='1'/> <field bitoffset='3' name='DECAP0' width='1'/> <field bitoffset='11' name='DECAP1' width='1'/> <field bitoffset='19' name='DECAP2' width='1'/> <field bitoffset='27' name='DECAP3' width='1'/> <field bitoffset='2' name='DECAPEN0' width='1'/> <field bitoffset='10' name='DECAPEN1' width='1'/> <field bitoffset='18' name='DECAPEN2' width='1'/> <field bitoffset='26' name='DECAPEN3' width='1'/> <field bitoffset='4' name='DTEN0' width='1'/> <field bitoffset='12' name='DTEN1' width='1'/> <field bitoffset='20' name='DTEN2' width='1'/> <field bitoffset='28' name='DTEN3' width='1'/> <field bitoffset='6' name='FAULTEN0' width='1'/> <field bitoffset='14' name='FAULTEN1' width='1'/> <field bitoffset='22' name='FAULTEN2' width='1'/> <field bitoffset='30' name='FAULTEN3' width='1'/> <field bitoffset='5' name='SYNCEN0' width='1'/> <field bitoffset='13' name='SYNCEN1' width='1'/> <field bitoffset='21' name='SYNCEN2' width='1'/> <field bitoffset='29' name='SYNCEN3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DEADTIME' offset='0x68' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Deadtime Insertion Control, offset: 0x68 '/> </docsection> <field bitoffset='6' name='DTPS' width='2'/> <field name='DTVAL' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EXTTRIG' offset='0x6c' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='FTM External Trigger, offset: 0x6C '/> </docsection> <field bitoffset='4' name='CH0TRIG' width='1'/> <field bitoffset='5' name='CH1TRIG' width='1'/> <field name='CH2TRIG' width='1'/> <field bitoffset='1' name='CH3TRIG' width='1'/> <field bitoffset='2' name='CH4TRIG' width='1'/> <field bitoffset='3' name='CH5TRIG' width='1'/> <field bitoffset='6' name='INITTRIGEN' width='1'/> <field bitoffset='7' name='TRIGF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='POL' offset='0x70' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Channels Polarity, offset: 0x70 '/> </docsection> <field name='POL0' width='1'/> <field bitoffset='1' name='POL1' width='1'/> <field bitoffset='2' name='POL2' width='1'/> <field bitoffset='3' name='POL3' width='1'/> <field bitoffset='4' name='POL4' width='1'/> <field bitoffset='5' name='POL5' width='1'/> <field bitoffset='6' name='POL6' width='1'/> <field bitoffset='7' name='POL7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FMS' offset='0x74' width='32' writemask='64'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Fault Mode Status, offset: 0x74 '/> </docsection> <field bitoffset='7' name='FAULTF' width='1'/> <field name='FAULTF0' width='1'/> <field bitoffset='1' name='FAULTF1' width='1'/> <field bitoffset='2' name='FAULTF2' width='1'/> <field bitoffset='3' name='FAULTF3' width='1'/> <field bitoffset='5' name='FAULTIN' width='1'/> <field bitoffset='6' name='WPEN' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FILTER' offset='0x78' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Input Capture Filter Control, offset: 0x78 '/> </docsection> <field name='CH0FVAL' width='4'/> <field bitoffset='4' name='CH1FVAL' width='4'/> <field bitoffset='8' name='CH2FVAL' width='4'/> <field bitoffset='12' name='CH3FVAL' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FLTCTRL' offset='0x7c' width='32' writemask='4095'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Fault Control, offset: 0x7C '/> </docsection> <field name='FAULT0EN' width='1'/> <field bitoffset='1' name='FAULT1EN' width='1'/> <field bitoffset='2' name='FAULT2EN' width='1'/> <field bitoffset='3' name='FAULT3EN' width='1'/> <field bitoffset='4' name='FFLTR0EN' width='1'/> <field bitoffset='5' name='FFLTR1EN' width='1'/> <field bitoffset='6' name='FFLTR2EN' width='1'/> <field bitoffset='7' name='FFLTR3EN' width='1'/> <field bitoffset='8' name='FFVAL' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='QDCTRL' offset='0x80' width='32' writemask='249'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Quadrature Decoder Control and Status, offset: 0x80 '/> </docsection> <field bitoffset='7' name='PHAFLTREN' width='1'/> <field bitoffset='5' name='PHAPOL' width='1'/> <field bitoffset='6' name='PHBFLTREN' width='1'/> <field bitoffset='4' name='PHBPOL' width='1'/> <field name='QUADEN' width='1'/> <field bitoffset='2' name='QUADIR' width='1'/> <field bitoffset='3' name='QUADMODE' width='1'/> <field bitoffset='1' name='TOFDIR' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CONF' offset='0x84' width='32' writemask='1759'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Configuration, offset: 0x84 '/> </docsection> <field bitoffset='6' name='BDMMODE' width='2'/> <field bitoffset='9' name='GTBEEN' width='1'/> <field bitoffset='10' name='GTBEOUT' width='1'/> <field name='NUMTOF' width='5'/> <field bitoffset='5' name='__pad5' width='1'/> <field bitoffset='8' name='__pad8' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FLTPOL' offset='0x88' width='32' writemask='15'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='FTM Fault Input Polarity, offset: 0x88 '/> </docsection> <field name='FLT0POL' width='1'/> <field bitoffset='1' name='FLT1POL' width='1'/> <field bitoffset='2' name='FLT2POL' width='1'/> <field bitoffset='3' name='FLT3POL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SYNCONF' offset='0x8c' width='32' writemask='2039733'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Synchronization Configuration, offset: 0x8C '/> </docsection> <field bitoffset='2' name='CNTINC' width='1'/> <field bitoffset='19' name='HWINVC' width='1'/> <field bitoffset='18' name='HWOM' width='1'/> <field bitoffset='16' name='HWRSTCNT' width='1'/> <field bitoffset='20' name='HWSOC' width='1'/> <field name='HWTRIGMODE' width='1'/> <field bitoffset='17' name='HWWRBUF' width='1'/> <field bitoffset='4' name='INVC' width='1'/> <field bitoffset='11' name='SWINVC' width='1'/> <field bitoffset='5' name='SWOC' width='1'/> <field bitoffset='10' name='SWOM' width='1'/> <field bitoffset='8' name='SWRSTCNT' width='1'/> <field bitoffset='12' name='SWSOC' width='1'/> <field bitoffset='9' name='SWWRBUF' width='1'/> <field bitoffset='7' name='SYNCMODE' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INVCTRL' offset='0x90' width='32' writemask='15'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='FTM Inverting Control, offset: 0x90 '/> </docsection> <field name='INV0EN' width='1'/> <field bitoffset='1' name='INV1EN' width='1'/> <field bitoffset='2' name='INV2EN' width='1'/> <field bitoffset='3' name='INV3EN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SWOCTRL' offset='0x94' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='FTM Software Output Control, offset: 0x94 '/> </docsection> <field name='CH0OC' width='1'/> <field bitoffset='8' name='CH0OCV' width='1'/> <field bitoffset='1' name='CH1OC' width='1'/> <field bitoffset='9' name='CH1OCV' width='1'/> <field bitoffset='2' name='CH2OC' width='1'/> <field bitoffset='10' name='CH2OCV' width='1'/> <field bitoffset='3' name='CH3OC' width='1'/> <field bitoffset='11' name='CH3OCV' width='1'/> <field bitoffset='4' name='CH4OC' width='1'/> <field bitoffset='12' name='CH4OCV' width='1'/> <field bitoffset='5' name='CH5OC' width='1'/> <field bitoffset='13' name='CH5OCV' width='1'/> <field bitoffset='6' name='CH6OC' width='1'/> <field bitoffset='14' name='CH6OCV' width='1'/> <field bitoffset='7' name='CH7OC' width='1'/> <field bitoffset='15' name='CH7OCV' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMLOAD' offset='0x98' width='32' writemask='767'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='FTM PWM Load, offset: 0x98 '/> </docsection> <field name='CH0SEL' width='1'/> <field bitoffset='1' name='CH1SEL' width='1'/> <field bitoffset='2' name='CH2SEL' width='1'/> <field bitoffset='3' name='CH3SEL' width='1'/> <field bitoffset='4' name='CH4SEL' width='1'/> <field bitoffset='5' name='CH5SEL' width='1'/> <field bitoffset='6' name='CH6SEL' width='1'/> <field bitoffset='7' name='CH7SEL' width='1'/> <field bitoffset='9' name='LDOK' width='1'/> <field bitoffset='8' name='__pad8' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='PhaseA' type='input' updatefunction='phaseACB' updatefunctionargument='0'/> <netport name='PhaseB' type='input' updatefunction='phaseBCB' updatefunctionargument='0'/> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <formalattribute name='stimfile0' type='string'/> <formalattribute name='stimfile1' type='string'/> <formalattribute name='stimfile2' type='string'/> <formalattribute name='stimfile3' type='string'/> <formalattribute name='stimfile4' type='string'/> <formalattribute name='stimfile5' type='string'/> <formalattribute name='stimfile6' type='string'/> <formalattribute name='stimfile7' type='string'/> <formalattribute name='stimfile8' type='string'/> <formalattribute name='stimfile9' type='string'/> <formalattribute name='stimFile0' type='string'/> <formalattribute name='configure' type='uns32'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[124] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisUSB/1.0/pse.igen.xml"
files[124] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisUSB' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x118' width='8'> <memorymappedregister access='r' isvolatile='T' name='PERID' width='8'> <reset mask='255' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral ID Register, offset: 0x0 '/> </docsection> <field bitoffset='0' name='ID' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IDCOMP' offset='0x4' width='8'> <reset mask='255' name='Reset' value='251'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral ID Complement Register, offset: 0x4 '/> </docsection> <field bitoffset='0' name='NID' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='REV' offset='0x8' width='8'> <reset mask='255' name='Reset' value='51'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Revision Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='REV' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADDINFO' offset='0xc' width='8'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Peripheral Additional Info Register, offset: 0xC '/> </docsection> <field name='IEHOST' width='1'/> <field bitoffset='3' name='IRQNUM' width='5'/> <field bitoffset='1' name='__pad1' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OTGISTAT' offset='0x10' width='8' writemask='237'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='OTG Interrupt Status Register, offset: 0x10 '/> </docsection> <field name='AVBUSCHG' width='1'/> <field bitoffset='2' name='B_SESS_CHG' width='1'/> <field bitoffset='7' name='IDCHG' width='1'/> <field bitoffset='5' name='LINE_STATE_CHG' width='1'/> <field bitoffset='6' name='ONEMSEC' width='1'/> <field bitoffset='3' name='SESSVLDCHG' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OTGICR' offset='0x14' width='8' writemask='237'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='OTG Interrupt Control Register, offset: 0x14 '/> </docsection> <field name='AVBUSEN' width='1'/> <field bitoffset='2' name='BSESSEN' width='1'/> <field bitoffset='7' name='IDEN' width='1'/> <field bitoffset='5' name='LINESTATEEN' width='1'/> <field bitoffset='6' name='ONEMSECEN' width='1'/> <field bitoffset='3' name='SESSVLDEN' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OTGSTAT' offset='0x18' width='8' writemask='237'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='OTG Status Register, offset: 0x18 '/> </docsection> <field name='AVBUSVLD' width='1'/> <field bitoffset='2' name='BSESSEND' width='1'/> <field bitoffset='7' name='ID' width='1'/> <field bitoffset='5' name='LINESTATESTABLE' width='1'/> <field bitoffset='6' name='ONEMSECEN' width='1'/> <field bitoffset='3' name='SESS_VLD' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OTGCTL' offset='0x1c' width='8' writemask='180'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='OTG Control Register, offset: 0x1C '/> </docsection> <field bitoffset='4' name='DMLOW' width='1'/> <field bitoffset='7' name='DPHIGH' width='1'/> <field bitoffset='5' name='DPLOW' width='1'/> <field bitoffset='2' name='OTGEN' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISTAT' offset='0x80' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Status Register, offset: 0x80 '/> </docsection> <field bitoffset='6' name='ATTACH' width='1'/> <field bitoffset='1' name='ERROR' width='1'/> <field bitoffset='5' name='RESUME' width='1'/> <field bitoffset='4' name='SLEEP' width='1'/> <field bitoffset='2' name='SOFTOK' width='1'/> <field bitoffset='7' name='STALL' width='1'/> <field bitoffset='3' name='TOKDNE' width='1'/> <field name='USBRST' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INTEN' offset='0x84' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Enable Register, offset: 0x84 '/> </docsection> <field bitoffset='6' name='ATTACHEN' width='1'/> <field bitoffset='1' name='ERROREN' width='1'/> <field bitoffset='5' name='RESUMEEN' width='1'/> <field bitoffset='4' name='SLEEPEN' width='1'/> <field bitoffset='2' name='SOFTOKEN' width='1'/> <field bitoffset='7' name='STALLEN' width='1'/> <field bitoffset='3' name='TOKDNEEN' width='1'/> <field name='USBRSTEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ERRSTAT' offset='0x88' width='8' writemask='191'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Interrupt Status Register, offset: 0x88 '/> </docsection> <field bitoffset='4' name='BTOERR' width='1'/> <field bitoffset='7' name='BTSERR' width='1'/> <field bitoffset='2' name='CRC16' width='1'/> <field bitoffset='1' name='CRC5EOF' width='1'/> <field bitoffset='3' name='DFN8' width='1'/> <field bitoffset='5' name='DMAERR' width='1'/> <field name='PIDERR' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ERREN' offset='0x8c' width='8' writemask='191'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Interrupt Enable Register, offset: 0x8C '/> </docsection> <field bitoffset='4' name='BTOERREN' width='1'/> <field bitoffset='7' name='BTSERREN' width='1'/> <field bitoffset='2' name='CRC16EN' width='1'/> <field bitoffset='1' name='CRC5EOFEN' width='1'/> <field bitoffset='3' name='DFN8EN' width='1'/> <field bitoffset='5' name='DMAERREN' width='1'/> <field name='PIDERREN' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='STAT' offset='0x90' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Status Register, offset: 0x90 '/> </docsection> <field bitoffset='4' name='ENDP' width='4'/> <field bitoffset='2' name='ODD' width='1'/> <field bitoffset='3' name='TX' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL' offset='0x94' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, offset: 0x94 '/> </docsection> <field bitoffset='3' name='HOSTMODEEN' width='1'/> <field bitoffset='7' name='JSTATE' width='1'/> <field bitoffset='1' name='ODDRST' width='1'/> <field bitoffset='4' name='RESET' width='1'/> <field bitoffset='2' name='RESUME' width='1'/> <field bitoffset='6' name='SE0' width='1'/> <field bitoffset='5' name='TXSUSPENDTOKENBUSY' width='1'/> <field name='USBENSOFEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDR' offset='0x98' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Address Register, offset: 0x98 '/> </docsection> <field name='ADDR' width='7'/> <field bitoffset='7' name='LSEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BDTPAGE1' offset='0x9c' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='BDT Page Register 1, offset: 0x9C '/> </docsection> <field bitoffset='1' name='BDTBA' width='7'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FRMNUML' offset='0xa0' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frame Number Register Low, offset: 0xA0 '/> </docsection> <field bitoffset='0' name='FRM' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FRMNUMH' offset='0xa4' width='8' writemask='7'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frame Number Register High, offset: 0xA4 '/> </docsection> <field bitoffset='0' name='FRM' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOKEN' offset='0xa8' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Token Register, offset: 0xA8 '/> </docsection> <field name='TOKENENDPT' width='4'/> <field bitoffset='4' name='TOKENPID' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SOFTHLD' offset='0xac' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='SOF Threshold Register, offset: 0xAC '/> </docsection> <field bitoffset='0' name='CNT' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BDTPAGE2' offset='0xb0' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='BDT Page Register 2, offset: 0xB0 '/> </docsection> <field bitoffset='0' name='BDTBA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BDTPAGE3' offset='0xb4' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='BDT Page Register 3, offset: 0xB4 '/> </docsection> <field bitoffset='0' name='BDTBA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT0' offset='0xc0' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 0, offset 0xc0'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT1' offset='0xc4' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 1, offset 0xc4'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT2' offset='0xc8' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 2, offset 0xc8'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT3' offset='0xcc' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 3, offset 0xcc'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT4' offset='0xd0' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 4, offset 0xd0'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT5' offset='0xd4' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 5, offset 0xd4'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT6' offset='0xd8' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 6, offset 0xd8'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT7' offset='0xdc' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 7, offset 0xdc'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT8' offset='0xe0' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 8, offset 0xe0'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT9' offset='0xe4' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 9, offset 0xe4'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT10' offset='0xe8' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 10, offset 0xe8'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT11' offset='0xec' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 11, offset 0xec'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT12' offset='0xf0' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 12, offset 0xf0'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT13' offset='0xf4' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 13, offset 0xf4'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT14' offset='0xf8' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 14, offset 0xf8'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ENDPOINT15' offset='0xfc' width='8' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Endpoint Control Register 15, offset 0xfc'/> </docsection> <field bitoffset='4' name='EPCTLDIS' width='1'/> <field name='EPHSHK' width='1'/> <field bitoffset='3' name='EPRXEN' width='1'/> <field bitoffset='1' name='EPSTALL' width='1'/> <field bitoffset='2' name='EPTXEN' width='1'/> <field bitoffset='7' name='HOSTWOHUB' width='1'/> <field bitoffset='6' name='RETRYDIS' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBCTRL' offset='0x100' width='8' writemask='192'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Control Register, offset: 0x100 '/> </docsection> <field bitoffset='6' name='PDE' width='1'/> <field bitoffset='7' name='SUSP' width='1'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='OBSERVE' offset='0x104' width='8'> <reset mask='255' name='Reset' value='80'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB OTG Observe Register, offset: 0x104 '/> </docsection> <field bitoffset='4' name='DMPD' width='1'/> <field bitoffset='6' name='DPPD' width='1'/> <field bitoffset='7' name='DPPU' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CONTROL' offset='0x108' width='8' writemask='16'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB OTG Control Register, offset: 0x108 '/> </docsection> <field bitoffset='4' name='DPPULLUPNONOTG' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBTRC0' offset='0x10c' width='8' writemask='160'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Transceiver Control Register 0, offset: 0x10C '/> </docsection> <field bitoffset='1' name='SYNC_DET' width='1'/> <field name='USB_RESUME_INT' width='1'/> <field bitoffset='7' name='USBRESET' width='1'/> <field bitoffset='5' name='USBRESMEN' width='1'/> <field bitoffset='2' name='__pad2' width='3'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBFRMADJUST' offset='0x114' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Frame Adjust Register, offset: 0x114 '/> </docsection> <field bitoffset='0' name='ADJ' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[125] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisDDR/1.0/pse.igen.xml"
files[125] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisDDR' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x184' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CR00' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 0, offset: 0x0 '/> </docsection> <field bitoffset='8' name='DDRCLS' width='4'/> <field name='START' width='1'/> <field bitoffset='16' name='VERSION' width='16'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR01' offset='0x4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 1, offset: 0x4 '/> </docsection> <field bitoffset='16' name='CSMAX' width='2'/> <field bitoffset='8' name='MAXCOL' width='4'/> <field name='MAXROW' width='5'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR02' offset='0x8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 2, offset: 0x8 '/> </docsection> <field bitoffset='24' name='INITAREF' width='4'/> <field name='TINIT' width='24'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR03' offset='0xc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 3, offset: 0xC '/> </docsection> <field bitoffset='8' name='LATGATE' width='4'/> <field name='LATLIN' width='4'/> <field bitoffset='24' name='TCCD' width='5'/> <field bitoffset='16' name='WRLAT' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR04' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 4, offset: 0x10 '/> </docsection> <field name='TBINT' width='3'/> <field bitoffset='24' name='TRASMIN' width='8'/> <field bitoffset='16' name='TRC' width='6'/> <field bitoffset='8' name='TRRD' width='3'/> <field bitoffset='3' name='__pad3' width='5'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR05' offset='0x14' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 5, offset: 0x14 '/> </docsection> <field bitoffset='24' name='TMRD' width='5'/> <field bitoffset='8' name='TRP' width='4'/> <field bitoffset='16' name='TRTP' width='3'/> <field name='TWTR' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='19' name='__pad19' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR06' offset='0x18' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 6, offset: 0x18 '/> </docsection> <field bitoffset='24' name='INTWBR' width='1'/> <field name='TMOD' width='8'/> <field bitoffset='8' name='TRASMAX' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR07' offset='0x1c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 7, offset: 0x1C '/> </docsection> <field bitoffset='16' name='AP' width='1'/> <field bitoffset='24' name='CCAPEN' width='1'/> <field name='CLKPW' width='3'/> <field bitoffset='8' name='TCKESR' width='5'/> <field bitoffset='3' name='__pad3' width='5'/> <field bitoffset='13' name='__pad13' width='3'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR08' offset='0x20' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 8, offset: 0x20 '/> </docsection> <field bitoffset='24' name='TDAL' width='5'/> <field name='TRAS' width='1'/> <field bitoffset='8' name='TRASDI' width='8'/> <field bitoffset='16' name='TWR' width='5'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='21' name='__pad21' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR09' offset='0x24' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 9, offset: 0x24 '/> </docsection> <field bitoffset='24' name='BSTLEN' width='3'/> <field bitoffset='16' name='NOCMD' width='1'/> <field name='TDLL' width='16'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR10' offset='0x28' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 10, offset: 0x28 '/> </docsection> <field bitoffset='8' name='TCPD' width='16'/> <field name='TFAW' width='6'/> <field bitoffset='24' name='TRPAB' width='4'/> <field bitoffset='6' name='__pad6' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR11' offset='0x2c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 11, offset: 0x2C '/> </docsection> <field bitoffset='8' name='AREF' width='1'/> <field bitoffset='16' name='AREFMODE' width='1'/> <field name='REGDIMM' width='1'/> <field bitoffset='24' name='TREFEN' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR12' offset='0x30' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 12, offset: 0x30 '/> </docsection> <field bitoffset='16' name='TREF' width='14'/> <field name='TRFC' width='10'/> <field bitoffset='10' name='__pad10' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR13' offset='0x34' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 13, offset: 0x34 '/> </docsection> <field bitoffset='16' name='PD' width='1'/> <field name='TREFINT' width='14'/> <field bitoffset='14' name='__pad14' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR14' offset='0x38' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 14, offset: 0x38 '/> </docsection> <field name='TPDEX' width='16'/> <field bitoffset='16' name='TXSR' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR15' offset='0x3c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 15, offset: 0x3C '/> </docsection> <field bitoffset='24' name='PUREF' width='1'/> <field bitoffset='16' name='SREF' width='1'/> <field name='TXSNR' width='16'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR16' offset='0x40' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 16, offset: 0x40 '/> </docsection> <field bitoffset='8' name='CLKDLY' width='3'/> <field bitoffset='16' name='LPCTRL' width='5'/> <field name='QKREF' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='11' name='__pad11' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR17' offset='0x44' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 17, offset: 0x44 '/> </docsection> <field name='LPPDCNT' width='16'/> <field bitoffset='16' name='LPRFCNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR18' offset='0x48' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 18, offset: 0x48 '/> </docsection> <field bitoffset='16' name='LPAUTO' width='5'/> <field name='LPEXTCNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR19' offset='0x4c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 19, offset: 0x4C '/> </docsection> <field name='LPINTCNT' width='16'/> <field bitoffset='16' name='LPRFHOLD' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR20' offset='0x50' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 20, offset: 0x50 '/> </docsection> <field bitoffset='8' name='CKSRE' width='4'/> <field bitoffset='16' name='CKSRX' width='4'/> <field name='LPRE' width='2'/> <field bitoffset='24' name='WRMD' width='1'/> <field bitoffset='2' name='__pad2' width='6'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR21' offset='0x54' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 21, offset: 0x54 '/> </docsection> <field name='MR0DAT0' width='16'/> <field bitoffset='16' name='MR1DAT0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR22' offset='0x58' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 22, offset: 0x58 '/> </docsection> <field name='MR2DATA0' width='16'/> <field bitoffset='16' name='MR3DAT0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR23' offset='0x5c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 23, offset: 0x5C '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR24' offset='0x60' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 24, offset: 0x60 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR25' offset='0x64' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 25, offset: 0x64 '/> </docsection> <field bitoffset='8' name='ADDPINS' width='3'/> <field bitoffset='24' name='APREBIT' width='4'/> <field name='BNK8' width='1'/> <field bitoffset='16' name='COLSIZ' width='3'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='19' name='__pad19' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR26' offset='0x68' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 26, offset: 0x68 '/> </docsection> <field bitoffset='16' name='ADDCOL' width='1'/> <field name='AGECNT' width='8'/> <field bitoffset='24' name='BNKSPT' width='1'/> <field bitoffset='8' name='CMDAGE' width='8'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR27' offset='0x6c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 27, offset: 0x6C '/> </docsection> <field name='PLEN' width='1'/> <field bitoffset='8' name='PRIEN' width='1'/> <field bitoffset='16' name='RWEN' width='1'/> <field bitoffset='24' name='SWPEN' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR28' offset='0x70' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 28, offset: 0x70 '/> </docsection> <field bitoffset='16' name='BIGEND' width='1'/> <field bitoffset='24' name='CMDLATR' width='1'/> <field name='CSMAP' width='1'/> <field bitoffset='8' name='REDUC' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR29' offset='0x74' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 29, offset: 0x74 '/> </docsection> <field bitoffset='8' name='FSTWR' width='1'/> <field bitoffset='16' name='QFULL' width='2'/> <field bitoffset='24' name='RESYNC' width='1'/> <field name='WRLATR' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='18' name='__pad18' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR30' offset='0x78' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 30, offset: 0x78 '/> </docsection> <field bitoffset='24' name='INTACK' width='8'/> <field bitoffset='8' name='INTSTAT' width='9'/> <field name='RSYNCRF' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR31' offset='0x7c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 31, offset: 0x7C '/> </docsection> <field bitoffset='0' name='INTMASK' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR32' offset='0x80' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 32, offset: 0x80 '/> </docsection> <field bitoffset='0' name='OORAD' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR33' offset='0x84' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 33, offset: 0x84 '/> </docsection> <field bitoffset='24' name='OORID' width='2'/> <field name='OORLEN' width='10'/> <field bitoffset='16' name='OORTYP' width='6'/> <field bitoffset='10' name='__pad10' width='6'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR34' offset='0x88' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 34, offset: 0x88 '/> </docsection> <field name='ODTRDC' width='1'/> <field bitoffset='8' name='ODTWRCS' width='1'/> <field bitoffset='1' name='__pad1' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR35' offset='0x8c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 35, offset: 0x8C '/> </docsection> <field name='R2WSMCS' width='4'/> <field bitoffset='8' name='W2RSMCS' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR36' offset='0x90' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 36, offset: 0x90 '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR37' offset='0x94' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 37, offset: 0x94 '/> </docsection> <field name='R2RSAME' width='3'/> <field bitoffset='8' name='R2WSAME' width='3'/> <field bitoffset='16' name='W2RSAME' width='3'/> <field bitoffset='24' name='W2WSAME' width='3'/> <field bitoffset='3' name='__pad3' width='5'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='19' name='__pad19' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR38' offset='0x98' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 38, offset: 0x98 '/> </docsection> <field name='PDNCS' width='5'/> <field bitoffset='8' name='PUPCS' width='5'/> <field bitoffset='16' name='PWRCNT' width='11'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR39' offset='0x9c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 39, offset: 0x9C '/> </docsection> <field name='P0RDCNT' width='11'/> <field bitoffset='16' name='RP0' width='2'/> <field bitoffset='24' name='WP0' width='2'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='18' name='__pad18' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR40' offset='0xa0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 40, offset: 0xA0 '/> </docsection> <field name='P0TYP' width='2'/> <field bitoffset='8' name='P1WRCNT' width='11'/> <field bitoffset='2' name='__pad2' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR41' offset='0xa4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 41, offset: 0xA4 '/> </docsection> <field name='P1RDCNT' width='11'/> <field bitoffset='16' name='RP1' width='2'/> <field bitoffset='24' name='WP1' width='2'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='18' name='__pad18' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR42' offset='0xa8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 42, offset: 0xA8 '/> </docsection> <field name='P1TYP' width='2'/> <field bitoffset='8' name='P2WRCNT' width='11'/> <field bitoffset='2' name='__pad2' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR43' offset='0xac' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 43, offset: 0xAC '/> </docsection> <field name='P2RDCNT' width='11'/> <field bitoffset='16' name='RP2' width='2'/> <field bitoffset='24' name='WP2' width='2'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='18' name='__pad18' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR44' offset='0xb0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 44, offset: 0xB0 '/> </docsection> <field name='P2TYP' width='2'/> <field bitoffset='24' name='WRRERR' width='4'/> <field bitoffset='8' name='WRRLAT' width='1'/> <field bitoffset='16' name='WRRSHARE' width='1'/> <field bitoffset='2' name='__pad2' width='6'/> <field bitoffset='9' name='__pad9' width='7'/> <field bitoffset='17' name='__pad17' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR45' offset='0xb4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 45, offset: 0xB4 '/> </docsection> <field name='P0PRI0' width='4'/> <field bitoffset='8' name='P0PRI1' width='4'/> <field bitoffset='16' name='P0PRI2' width='4'/> <field bitoffset='24' name='P0PRI3' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR46' offset='0xb8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 46, offset: 0xB8 '/> </docsection> <field name='P0ORD' width='2'/> <field bitoffset='8' name='P0PRIRLX' width='10'/> <field bitoffset='24' name='P1PRI0' width='4'/> <field bitoffset='2' name='__pad2' width='6'/> <field bitoffset='18' name='__pad18' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR47' offset='0xbc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 47, offset: 0xBC '/> </docsection> <field bitoffset='24' name='P1ORD' width='2'/> <field name='P1PRI1' width='4'/> <field bitoffset='8' name='P1PRI2' width='4'/> <field bitoffset='16' name='P1PRI3' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR48' offset='0xc0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 48, offset: 0xC0 '/> </docsection> <field name='P1PRIRLX' width='10'/> <field bitoffset='16' name='P2PRI0' width='4'/> <field bitoffset='24' name='P2PRI1' width='4'/> <field bitoffset='10' name='__pad10' width='6'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR49' offset='0xc4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 49, offset: 0xC4 '/> </docsection> <field bitoffset='16' name='P2ORD' width='2'/> <field name='P2PRI2' width='4'/> <field bitoffset='8' name='P2PRI3' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR50' offset='0xc8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 50, offset: 0xC8 '/> </docsection> <field bitoffset='16' name='CLKSTATUS' width='1'/> <field name='P2PRIRLX' width='10'/> <field bitoffset='10' name='__pad10' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR51' offset='0xcc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 51, offset: 0xCC '/> </docsection> <field bitoffset='16' name='DLLRADLY' width='8'/> <field name='DLLRSTDLY' width='16'/> <field bitoffset='24' name='PHYWRLAT' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR52' offset='0xd0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 52, offset: 0xD0 '/> </docsection> <field bitoffset='8' name='PHYRDLAT' width='4'/> <field name='PYWRLTBS' width='4'/> <field bitoffset='16' name='RDDATAEN' width='4'/> <field bitoffset='24' name='RDDTENBAS' width='4'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='12' name='__pad12' width='4'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR53' offset='0xd4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 53, offset: 0xD4 '/> </docsection> <field name='CLKDISCS' width='1'/> <field bitoffset='8' name='CRTLUPDMN' width='4'/> <field bitoffset='16' name='CTRLUPDMX' width='14'/> <field bitoffset='1' name='__pad1' width='7'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR54' offset='0xd8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 54, offset: 0xD8 '/> </docsection> <field name='PHYUPDTY0' width='14'/> <field bitoffset='16' name='PHYUPDTY1' width='14'/> <field bitoffset='14' name='__pad14' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR55' offset='0xdc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 55, offset: 0xDC '/> </docsection> <field name='PHYUPDTY2' width='14'/> <field bitoffset='16' name='PHYUPDTY3' width='14'/> <field bitoffset='14' name='__pad14' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR56' offset='0xe0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 56, offset: 0xE0 '/> </docsection> <field name='PHYUPDRESP' width='14'/> <field bitoffset='16' name='RDLATADJ' width='4'/> <field bitoffset='24' name='WRLATADJ' width='4'/> <field bitoffset='14' name='__pad14' width='2'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR57' offset='0xe4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 57, offset: 0xE4 '/> </docsection> <field bitoffset='8' name='CLKDISDLY' width='3'/> <field bitoffset='16' name='CLKENDLY' width='4'/> <field name='CMDDLY' width='4'/> <field bitoffset='24' name='ODTALTEN' width='1'/> <field bitoffset='4' name='__pad4' width='4'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='20' name='__pad20' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR58' offset='0xe8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 58, offset: 0xE8 '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR59' offset='0xec' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 59, offset: 0xEC '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR60' offset='0xf0' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 60, offset: 0xF0 '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR61' offset='0xf4' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 61, offset: 0xF4 '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR62' offset='0xf8' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 62, offset: 0xF8 '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CR63' offset='0xfc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DDR Control Register 63, offset: 0xFC '/> </docsection> <field name='Not_Used' width='16'/> <field bitoffset='16' name='NOT_USED' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RCR' offset='0x180' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='RCR Control Register, offset: 0x180 '/> </docsection> <field bitoffset='30' name='RST' width='1'/> <field bitoffset='0' name='__pad0' width='30'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[126] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisDMAC/1.0/pse.igen.xml"
files[126] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisDMAC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Freescale Kinetis Direct Memory Access Controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only models control register read/write - control register CX and ECX bits are modeled as RAZ/WI'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Freescale Kinetis Peripheral User Guide'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='cr' offset='0x0' width='32' writemask='246'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMAC Control Register'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[127] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisMCG/1.0/pse.igen.xml"
files[127] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisMCG' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Freescale Multipurpose Clock Generator'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only models status register reads, based on writes to configuration registers atc register ATME bit is modeled as RAZ/WI'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x13' width='8'> <memorymappedregister access='rw' isvolatile='T' name='C1' width='8' writemask='255'> <reset mask='255' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 1 Register, offset: 0x0 '/> </docsection> <field bitoffset='6' name='CLKS' width='2'/> <field bitoffset='3' name='FRDIV' width='3'/> <field bitoffset='1' name='IRCLKEN' width='1'/> <field bitoffset='2' name='IREFS' width='1'/> <field name='IREFSTEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2' offset='0x1' width='8' writemask='191'> <reset mask='255' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 2 Register, offset: 0x1 '/> </docsection> <field bitoffset='2' name='EREFS0' width='1'/> <field bitoffset='3' name='HGO0' width='1'/> <field name='IRCS' width='1'/> <field bitoffset='7' name='LOCRE0' width='1'/> <field bitoffset='1' name='LP' width='1'/> <field bitoffset='4' name='RANGE0' width='2'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C3' offset='0x2' width='8' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 3 Register, offset: 0x2 '/> </docsection> <field bitoffset='0' name='SCTRIM' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C4' offset='0x3' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 4 Register, offset: 0x3 '/> </docsection> <field bitoffset='7' name='DMX32' width='1'/> <field bitoffset='5' name='DRST_DRS' width='2'/> <field bitoffset='1' name='FCTRIM' width='4'/> <field name='SCFTRIM' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C5' offset='0x4' width='8' writemask='231'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 5 Register, offset: 0x4 '/> </docsection> <field bitoffset='6' name='PLLCLKEN0' width='1'/> <field bitoffset='7' name='PLLREFSEL0' width='1'/> <field bitoffset='5' name='PLLSTEN0' width='1'/> <field name='PRDIV0' width='3'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C6' offset='0x5' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 6 Register, offset: 0x5 '/> </docsection> <field bitoffset='5' name='CME0' width='1'/> <field bitoffset='7' name='LOLIE0' width='1'/> <field bitoffset='6' name='PLLS' width='1'/> <field name='VDIV0' width='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='S' offset='0x6' readfunction='readS' viewfunction='viewS' width='8'> <reset mask='255' name='Reset' value='106'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Status Register, offset: 0x6 '/> </docsection> <field bitoffset='2' name='CLKST' width='2'/> <field name='IRCST' width='1'/> <field bitoffset='4' name='IREFST' width='1'/> <field bitoffset='6' name='LOCK0' width='1'/> <field bitoffset='7' name='LOLS0' width='1'/> <field bitoffset='1' name='OSCINIT0' width='1'/> <field bitoffset='5' name='PLLST' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SC' offset='0x8' width='8' writemask='64'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Status and Control Register, offset: 0x8 '/> </docsection> <field bitoffset='7' name='ATME' width='1'/> <field bitoffset='5' name='ATMF' width='1'/> <field bitoffset='6' name='ATMS' width='1'/> <field bitoffset='1' name='FCIRDIV' width='3'/> <field bitoffset='4' name='FLTPRSRV' width='1'/> <field name='LOCS0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATCVH' offset='0xa' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Auto Trim Compare Value High Register, offset: 0xA '/> </docsection> <field bitoffset='0' name='ATCVH' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATCVL' offset='0xb' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Auto Trim Compare Value Low Register, offset: 0xB '/> </docsection> <field bitoffset='0' name='ATCVL' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C7' offset='0xc' width='8' writemask='1'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 7 Register, offset: 0xC '/> </docsection> <field bitoffset='0' name='OSCSEL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C8' offset='0xd' width='8' writemask='160'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 8 Register, offset: 0xD '/> </docsection> <field bitoffset='5' name='CME1' width='1'/> <field bitoffset='7' name='LOCRE1' width='1'/> <field name='LOCS1' width='1'/> <field bitoffset='1' name='__pad1' width='4'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C10' offset='0xf' width='8' writemask='188'> <reset mask='255' name='Reset' value='128'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 10 Register, offset: 0xF '/> </docsection> <field bitoffset='2' name='EREFS1' width='1'/> <field bitoffset='3' name='HGO1' width='1'/> <field bitoffset='7' name='LOCRE2' width='1'/> <field bitoffset='4' name='RANGE1' width='2'/> <field bitoffset='0' name='__pad0' width='2'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C11' offset='0x10' width='8' writemask='247'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 11 Register, offset: 0x10 '/> </docsection> <field bitoffset='6' name='PLLCLKEN1' width='1'/> <field bitoffset='4' name='PLLCS' width='1'/> <field bitoffset='7' name='PLLREFSEL1' width='1'/> <field bitoffset='5' name='PLLSTEN1' width='1'/> <field name='PRDIV1' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C12' offset='0x11' width='8' writemask='191'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Control 12 Register, offset: 0x11 '/> </docsection> <field bitoffset='5' name='CME2' width='1'/> <field bitoffset='7' name='LOLIE1' width='1'/> <field name='VDIV1' width='5'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='S2' offset='0x12' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='MCG Status 2 Register, offset: 0x12 '/> </docsection> <field bitoffset='6' name='LOCK2' width='1'/> <field name='LOCS2' width='1'/> <field bitoffset='7' name='LOLS2' width='1'/> <field bitoffset='1' name='OSCINIT2' width='1'/> <field bitoffset='4' name='PLLCST' width='1'/> <field bitoffset='2' name='__pad2' width='2'/> <field bitoffset='5' name='__pad5' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[128] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisNFC/1.0/pse.igen.xml"
files[128] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisNFC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x4000'> <addressblock name='ab' offset='0x3f00' size='0x3c' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CMD1' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset' value='822018048'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash command 1, offset: 0x3F00 '/> </docsection> <field bitoffset='24' name='BYTE2' width='8'/> <field bitoffset='16' name='BYTE3' width='8'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD2' offset='0x4' width='32' writemask='4294967047'> <reset mask='4294967295' name='Reset' value='8314880'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash command 2, offset: 0x3F04 '/> </docsection> <field bitoffset='1' name='BUFNO' width='2'/> <field name='BUSY_START' width='1'/> <field bitoffset='24' name='BYTE1' width='8'/> <field bitoffset='8' name='CODE' width='16'/> <field bitoffset='3' name='__pad3' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CAR' offset='0x8' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Column address, offset: 0x3F08 '/> </docsection> <field name='BYTE1' width='8'/> <field bitoffset='8' name='BYTE2' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RAR' offset='0xc' width='32' writemask='872415231'> <reset mask='4294967295' name='Reset' value='285212672'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Row address, offset: 0x3F0C '/> </docsection> <field name='BYTE1' width='8'/> <field bitoffset='8' name='BYTE2' width='8'/> <field bitoffset='16' name='BYTE3' width='8'/> <field bitoffset='28' name='CS0' width='1'/> <field bitoffset='29' name='CS1' width='1'/> <field bitoffset='24' name='RB0' width='1'/> <field bitoffset='25' name='RB1' width='1'/> <field bitoffset='26' name='__pad26' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RPT' offset='0x10' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash command repeat, offset: 0x3F10 '/> </docsection> <field bitoffset='0' name='COUNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RAI' offset='0x14' width='32' writemask='16777215'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Row address increment, offset: 0x3F14 '/> </docsection> <field name='INC1' width='8'/> <field bitoffset='8' name='INC2' width='8'/> <field bitoffset='16' name='INC3' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SR1' offset='0x18' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash status 1, offset: 0x3F18 '/> </docsection> <field bitoffset='24' name='ID1' width='8'/> <field bitoffset='16' name='ID2' width='8'/> <field bitoffset='8' name='ID3' width='8'/> <field name='ID4' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SR2' offset='0x1c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash status 2, offset: 0x3F1C '/> </docsection> <field bitoffset='24' name='ID5' width='8'/> <field name='STATUS1' width='8'/> <field bitoffset='8' name='__pad8' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMA1' offset='0x20' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA channel 1 address, offset: 0x3F20 '/> </docsection> <field bitoffset='0' name='ADDRESS' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMACFG' offset='0x24' width='32' writemask='4294966787'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA configuration, offset: 0x3F24 '/> </docsection> <field bitoffset='1' name='ACT1' width='1'/> <field name='ACT2' width='1'/> <field bitoffset='20' name='COUNT1' width='12'/> <field bitoffset='13' name='COUNT2' width='7'/> <field bitoffset='9' name='OFFSET2' width='4'/> <field bitoffset='2' name='__pad2' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SWAP' offset='0x28' width='32' writemask='268374014'> <reset mask='4294967295' name='Reset' value='268308478'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Cach swap, offset: 0x3F28 '/> </docsection> <field bitoffset='17' name='ADDR1' width='11'/> <field bitoffset='1' name='ADDR2' width='11'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='12' name='__pad12' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SECSZ' offset='0x2c' width='32' writemask='8191'> <reset mask='4294967295' name='Reset' value='1056'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Sector size, offset: 0x3F2C '/> </docsection> <field bitoffset='0' name='SIZE' width='13'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CFG' offset='0x30' width='32' writemask='4294967231'> <reset mask='4294967295' name='Reset' value='960049'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash configuration, offset: 0x3F30 '/> </docsection> <field bitoffset='5' name='AIAD' width='1'/> <field bitoffset='4' name='AIBN' width='1'/> <field bitoffset='7' name='BITWIDTH' width='1'/> <field bitoffset='6' name='BTMD' width='1'/> <field bitoffset='20' name='DMAREQ' width='1'/> <field bitoffset='22' name='ECCAD' width='9'/> <field bitoffset='17' name='ECCMODE' width='3'/> <field bitoffset='21' name='ECCSRAM' width='1'/> <field bitoffset='16' name='FAST' width='1'/> <field bitoffset='13' name='IDCNT' width='3'/> <field name='PAGECNT' width='4'/> <field bitoffset='31' name='STOPWERR' width='1'/> <field bitoffset='8' name='TIMEOUT' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMA2' offset='0x34' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA channel 2 address, offset: 0x3F34 '/> </docsection> <field bitoffset='0' name='ADDRESS' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISR' offset='0x38' width='32' writemask='8257536'> <reset mask='4294967295' name='Reset' value='1610612736'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt status, offset: 0x3F38 '/> </docsection> <field bitoffset='26' name='CMDBUSY' width='1'/> <field name='DMABN' width='2'/> <field bitoffset='23' name='DMABUSY' width='1'/> <field bitoffset='30' name='DONE' width='1'/> <field bitoffset='18' name='DONECLR' width='1'/> <field bitoffset='21' name='DONEEN' width='1'/> <field bitoffset='2' name='ECCBN' width='2'/> <field bitoffset='24' name='ECCBUSY' width='1'/> <field bitoffset='29' name='IDLE' width='1'/> <field bitoffset='17' name='IDLECLR' width='1'/> <field bitoffset='20' name='IDLEEN' width='1'/> <field bitoffset='4' name='RESBN' width='2'/> <field bitoffset='25' name='RESBUSY' width='1'/> <field bitoffset='31' name='WERR' width='1'/> <field bitoffset='19' name='WERRCLR' width='1'/> <field bitoffset='22' name='WERREN' width='1'/> <field bitoffset='27' name='WERRNS' width='1'/> <field bitoffset='6' name='__pad6' width='11'/> <field bitoffset='28' name='__pad28' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[129] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisGPIO/1.0/pse.igen.xml"
files[129] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisGPIO' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x40'> <addressblock name='ab' size='0x18' width='32'> <memorymappedregister access='rw' isvolatile='T' name='PDOR' width='32' writefunction='writeDOR'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Data Output Register, offset: 0x0 '/> </docsection> <field bitoffset='0' name='PDO' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PSOR' offset='0x4' width='32' writefunction='writeSOR'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Set Output Register, offset: 0x4 '/> </docsection> <field bitoffset='0' name='PTSO' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PCOR' offset='0x8' width='32' writefunction='writeCOR'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Clear Output Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='PTCO' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PTOR' offset='0xc' width='32' writefunction='writeTOR'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Toggle Output Register, offset: 0xC '/> </docsection> <field bitoffset='0' name='PTTO' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PDIR' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Data Input Register, offset: 0x10 '/> </docsection> <field bitoffset='0' name='PDI' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PDDR' offset='0x14' width='32' writefunction='writeDDR'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Data Direction Register, offset: 0x14 '/> </docsection> <field bitoffset='0' name='PDD' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunction='resetCB' updatefunctionargument='0'/> <netport name='Input' type='input' updatefunction='inputCB' updatefunctionargument='0'/> <netport name='Output' type='output' updatefunctionargument='0'/> <netport name='OutputMask' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[130] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisLPTMR/1.0/pse.igen.xml"
files[130] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisLPTMR' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x10' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CSR' width='32' writemask='255'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Power Timer Control Status Register, offset: 0x0 '/> </docsection> <field bitoffset='7' name='TCF' width='1'/> <field name='TEN' width='1'/> <field bitoffset='2' name='TFC' width='1'/> <field bitoffset='6' name='TIE' width='1'/> <field bitoffset='1' name='TMS' width='1'/> <field bitoffset='3' name='TPP' width='1'/> <field bitoffset='4' name='TPS' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PSR' offset='0x4' width='32' writemask='127'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Power Timer Prescale Register, offset: 0x4 '/> </docsection> <field bitoffset='2' name='PBYP' width='1'/> <field name='PCS' width='2'/> <field bitoffset='3' name='PRESCALE' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMR' offset='0x8' width='32' writemask='65535'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Power Timer Compare Register, offset: 0x8 '/> </docsection> <field bitoffset='0' name='COMPARE' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNR' offset='0xc' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Low Power Timer Counter Register, offset: 0xC '/> </docsection> <field bitoffset='0' name='COUNTER' width='16'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[131] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridGPIO/1.0/pse.igen.xml"
files[131] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridGPIO' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x40'> <addressblock name='ab' size='0x14' width='32'> <memorymappedregister access='rw' isvolatile='T' name='PDOR' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Data Output Register, offset: 0x0'/> </docsection> <field bitoffset='0' name='PDO' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PSOR' offset='0x4' width='32' writefunction='writePSOR' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Set Output Register, offset: 0x4'/> </docsection> <field bitoffset='0' name='PTSO' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PCOR' offset='0x8' width='32' writefunction='writePCOR' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Clear Output Register, offset: 0x8'/> </docsection> <field bitoffset='0' name='PTCO' width='32'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PTOR' offset='0xc' width='32' writefunction='writePTOR' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Toggle Output Register, offset: 0xC'/> </docsection> <field bitoffset='0' name='PTTO' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PDIR' offset='0x10' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Port Data Input Register, offset: 0x10'/> </docsection> <field bitoffset='0' name='PDI' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[132] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridSPI/1.0/pse.igen.xml"
files[132] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridSPI' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x8c' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MCR' width='32' writemask='3477044999'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Module Configuration Register, offset: 0x0'/> </docsection> <field bitoffset='10' name='CLR_RXF' width='1'/> <field bitoffset='11' name='CLR_TXF' width='1'/> <field bitoffset='30' name='CONT_SCKE' width='1'/> <field bitoffset='28' name='DCONF' width='2'/> <field bitoffset='12' name='DIS_RXF' width='1'/> <field bitoffset='13' name='DIS_TXF' width='1'/> <field bitoffset='2' name='FCPCS' width='1'/> <field bitoffset='27' name='FRZ' width='1'/> <field name='HALT' width='1'/> <field bitoffset='14' name='MDIS' width='1'/> <field bitoffset='31' name='MSTR' width='1'/> <field bitoffset='26' name='MTFE' width='1'/> <field bitoffset='16' name='PCSIS' width='6'/> <field bitoffset='25' name='PCSSE' width='1'/> <field bitoffset='1' name='PES' width='1'/> <field bitoffset='24' name='ROOE' width='1'/> <field bitoffset='8' name='SMPL_PT' width='2'/> <field bitoffset='3' name='__pad3' width='5'/> <field bitoffset='15' name='__pad15' width='1'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCR' offset='0x8' width='32' writemask='4294901760'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Transfer Count Register, offset: 0x8'/> </docsection> <field bitoffset='16' name='SPI_TCNT' width='16'/> <field bitoffset='0' name='__pad0' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTAR0' offset='0xc' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='2013265920'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4'/> </docsection> <field bitoffset='8' name='ASC' width='4'/> <field name='BR' width='4'/> <field bitoffset='25' name='CPHA' width='1'/> <field bitoffset='26' name='CPOL' width='1'/> <field bitoffset='12' name='CSSCK' width='4'/> <field bitoffset='31' name='DBR' width='1'/> <field bitoffset='4' name='DT' width='4'/> <field bitoffset='27' name='FMSZ' width='4'/> <field bitoffset='24' name='LSBFE' width='1'/> <field bitoffset='20' name='PASC' width='2'/> <field bitoffset='16' name='PBR' width='2'/> <field bitoffset='22' name='PCSSCK' width='2'/> <field bitoffset='18' name='PDT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTAR1' offset='0x10' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='2013265920'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4'/> </docsection> <field bitoffset='8' name='ASC' width='4'/> <field name='BR' width='4'/> <field bitoffset='25' name='CPHA' width='1'/> <field bitoffset='26' name='CPOL' width='1'/> <field bitoffset='12' name='CSSCK' width='4'/> <field bitoffset='31' name='DBR' width='1'/> <field bitoffset='4' name='DT' width='4'/> <field bitoffset='27' name='FMSZ' width='4'/> <field bitoffset='24' name='LSBFE' width='1'/> <field bitoffset='20' name='PASC' width='2'/> <field bitoffset='16' name='PBR' width='2'/> <field bitoffset='22' name='PCSSCK' width='2'/> <field bitoffset='18' name='PDT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTAR2' offset='0x14' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='2013265920'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4'/> </docsection> <field bitoffset='8' name='ASC' width='4'/> <field name='BR' width='4'/> <field bitoffset='25' name='CPHA' width='1'/> <field bitoffset='26' name='CPOL' width='1'/> <field bitoffset='12' name='CSSCK' width='4'/> <field bitoffset='31' name='DBR' width='1'/> <field bitoffset='4' name='DT' width='4'/> <field bitoffset='27' name='FMSZ' width='4'/> <field bitoffset='24' name='LSBFE' width='1'/> <field bitoffset='20' name='PASC' width='2'/> <field bitoffset='16' name='PBR' width='2'/> <field bitoffset='22' name='PCSSCK' width='2'/> <field bitoffset='18' name='PDT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTAR3' offset='0x18' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset' value='2013265920'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4'/> </docsection> <field bitoffset='8' name='ASC' width='4'/> <field name='BR' width='4'/> <field bitoffset='25' name='CPHA' width='1'/> <field bitoffset='26' name='CPOL' width='1'/> <field bitoffset='12' name='CSSCK' width='4'/> <field bitoffset='31' name='DBR' width='1'/> <field bitoffset='4' name='DT' width='4'/> <field bitoffset='27' name='FMSZ' width='4'/> <field bitoffset='24' name='LSBFE' width='1'/> <field bitoffset='20' name='PASC' width='2'/> <field bitoffset='16' name='PBR' width='2'/> <field bitoffset='22' name='PCSSCK' width='2'/> <field bitoffset='18' name='PDT' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SR' offset='0x2c' width='32' writemask='3660054528'> <reset mask='4294967295' name='Reset' value='33619968'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Status Register, offset: 0x2C'/> </docsection> <field bitoffset='28' name='EOQF' width='1'/> <field name='POPNXTPTR' width='4'/> <field bitoffset='17' name='RFDF' width='1'/> <field bitoffset='19' name='RFOF' width='1'/> <field bitoffset='4' name='RXCTR' width='4'/> <field bitoffset='21' name='SPEF' width='1'/> <field bitoffset='31' name='TCF' width='1'/> <field bitoffset='25' name='TFFF' width='1'/> <field bitoffset='27' name='TFUF' width='1'/> <field bitoffset='12' name='TXCTR' width='4'/> <field bitoffset='8' name='TXNXTPTR' width='4'/> <field bitoffset='30' name='TXRXS' width='1'/> <field bitoffset='16' name='__pad16' width='1'/> <field bitoffset='18' name='__pad18' width='1'/> <field bitoffset='20' name='__pad20' width='1'/> <field bitoffset='22' name='__pad22' width='3'/> <field bitoffset='26' name='__pad26' width='1'/> <field bitoffset='29' name='__pad29' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RSER' offset='0x30' width='32' writemask='2670395392'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA/Interrupt Request Select and Enable Register, offset: 0x30'/> </docsection> <field bitoffset='28' name='EOQF_RE' width='1'/> <field bitoffset='16' name='RFDF_DIRS' width='1'/> <field bitoffset='17' name='RFDF_RE' width='1'/> <field bitoffset='19' name='RFOF_RE' width='1'/> <field bitoffset='21' name='SPEF_RE' width='1'/> <field bitoffset='31' name='TCF_RE' width='1'/> <field bitoffset='24' name='TFFF_DIRS' width='1'/> <field bitoffset='25' name='TFFF_RE' width='1'/> <field bitoffset='27' name='TFUF_RE' width='1'/> <field bitoffset='0' name='__pad0' width='16'/> <field bitoffset='18' name='__pad18' width='1'/> <field bitoffset='20' name='__pad20' width='1'/> <field bitoffset='22' name='__pad22' width='2'/> <field bitoffset='26' name='__pad26' width='1'/> <field bitoffset='29' name='__pad29' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PUSHR' offset='0x34' width='32' writemask='4282384383'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='PUSH TX FIFO Register In Master Mode, offset: 0x34'/> </docsection> <field bitoffset='31' name='CONT' width='1'/> <field bitoffset='28' name='CTAS' width='3'/> <field bitoffset='26' name='CTCNT' width='1'/> <field bitoffset='27' name='EOQ' width='1'/> <field bitoffset='16' name='PCS' width='6'/> <field bitoffset='25' name='PE_MASC' width='1'/> <field bitoffset='24' name='PP_MCSC' width='1'/> <field name='TXDATA' width='16'/> <field bitoffset='22' name='__pad22' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='POPR' offset='0x38' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='POP RX FIFO Register, offset: 0x38'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR0' offset='0x3c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x3C'/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR1' offset='0x40' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x40'/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR2' offset='0x44' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x44'/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TXFR3' offset='0x48' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Transmit FIFO Registers, offset: 0x48'/> </docsection> <field bitoffset='16' name='TXCMD_TXDATA' width='16'/> <field name='TXDATA' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR0' offset='0x7c' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x7C'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR1' offset='0x80' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x80'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR2' offset='0x84' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x84'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RXFR3' offset='0x88' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DSPI Receive FIFO Registers, offset: 0x88'/> </docsection> <field bitoffset='0' name='RXDATA' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[133] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/VybridDMA/1.0/pse.igen.xml"
files[133] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VybridDMA' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Freescale Vybrid Direct Memory Access Controller'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only models control register read/write - control register CX and ECX bits are modeled as RAZ/WI'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Freescale Vybrid Peripheral User Guide'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x2000'> <addressblock name='ab' size='0x1400' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CR' readfunction='regReadCR' width='32' writefunction='regWriteCR' writemask='198142'> <reset mask='4294967295' name='Reset' value='1024'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Control Register, offset: 0x0 '/> </docsection> <field bitoffset='6' name='CLM' width='1'/> <field bitoffset='17' name='CX' width='1'/> <field bitoffset='16' name='ECX' width='1'/> <field bitoffset='1' name='EDBG' width='1'/> <field bitoffset='7' name='EMLM' width='1'/> <field bitoffset='2' name='ERCA' width='1'/> <field bitoffset='3' name='ERGA' width='1'/> <field bitoffset='8' name='GRP0PRI' width='2'/> <field bitoffset='10' name='GRP1PRI' width='2'/> <field bitoffset='5' name='HALT' width='1'/> <field bitoffset='4' name='HOE' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='12' name='__pad12' width='4'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ES' offset='0x4' readfunction='regReadES' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Status Register, offset: 0x4 '/> </docsection> <field bitoffset='14' name='CPE' width='1'/> <field bitoffset='5' name='DAE' width='1'/> <field name='DBE' width='1'/> <field bitoffset='4' name='DOE' width='1'/> <field bitoffset='16' name='ECX' width='1'/> <field bitoffset='8' name='ERRCHN' width='5'/> <field bitoffset='15' name='GPE' width='1'/> <field bitoffset='3' name='NCE' width='1'/> <field bitoffset='7' name='SAE' width='1'/> <field bitoffset='1' name='SBE' width='1'/> <field bitoffset='2' name='SGE' width='1'/> <field bitoffset='6' name='SOE' width='1'/> <field bitoffset='31' name='VLD' width='1'/> <field bitoffset='13' name='__pad13' width='1'/> <field bitoffset='17' name='__pad17' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ERQ' offset='0xc' readfunction='regRead32' width='32' writefunction='regWrite32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Request Register, offset: 0xC '/> </docsection> <field name='ERQ0' width='1'/> <field bitoffset='1' name='ERQ1' width='1'/> <field bitoffset='10' name='ERQ10' width='1'/> <field bitoffset='11' name='ERQ11' width='1'/> <field bitoffset='12' name='ERQ12' width='1'/> <field bitoffset='13' name='ERQ13' width='1'/> <field bitoffset='14' name='ERQ14' width='1'/> <field bitoffset='15' name='ERQ15' width='1'/> <field bitoffset='16' name='ERQ16' width='1'/> <field bitoffset='17' name='ERQ17' width='1'/> <field bitoffset='18' name='ERQ18' width='1'/> <field bitoffset='19' name='ERQ19' width='1'/> <field bitoffset='2' name='ERQ2' width='1'/> <field bitoffset='20' name='ERQ20' width='1'/> <field bitoffset='21' name='ERQ21' width='1'/> <field bitoffset='22' name='ERQ22' width='1'/> <field bitoffset='23' name='ERQ23' width='1'/> <field bitoffset='24' name='ERQ24' width='1'/> <field bitoffset='25' name='ERQ25' width='1'/> <field bitoffset='26' name='ERQ26' width='1'/> <field bitoffset='27' name='ERQ27' width='1'/> <field bitoffset='28' name='ERQ28' width='1'/> <field bitoffset='29' name='ERQ29' width='1'/> <field bitoffset='3' name='ERQ3' width='1'/> <field bitoffset='30' name='ERQ30' width='1'/> <field bitoffset='31' name='ERQ31' width='1'/> <field bitoffset='4' name='ERQ4' width='1'/> <field bitoffset='5' name='ERQ5' width='1'/> <field bitoffset='6' name='ERQ6' width='1'/> <field bitoffset='7' name='ERQ7' width='1'/> <field bitoffset='8' name='ERQ8' width='1'/> <field bitoffset='9' name='ERQ9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EEI' offset='0x14' readfunction='regRead32' width='32' writefunction='regWrite32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='EEI0' width='1'/> <field bitoffset='1' name='EEI1' width='1'/> <field bitoffset='10' name='EEI10' width='1'/> <field bitoffset='11' name='EEI11' width='1'/> <field bitoffset='12' name='EEI12' width='1'/> <field bitoffset='13' name='EEI13' width='1'/> <field bitoffset='14' name='EEI14' width='1'/> <field bitoffset='15' name='EEI15' width='1'/> <field bitoffset='16' name='EEI16' width='1'/> <field bitoffset='17' name='EEI17' width='1'/> <field bitoffset='18' name='EEI18' width='1'/> <field bitoffset='19' name='EEI19' width='1'/> <field bitoffset='2' name='EEI2' width='1'/> <field bitoffset='20' name='EEI20' width='1'/> <field bitoffset='21' name='EEI21' width='1'/> <field bitoffset='22' name='EEI22' width='1'/> <field bitoffset='23' name='EEI23' width='1'/> <field bitoffset='24' name='EEI24' width='1'/> <field bitoffset='25' name='EEI25' width='1'/> <field bitoffset='26' name='EEI26' width='1'/> <field bitoffset='27' name='EEI27' width='1'/> <field bitoffset='28' name='EEI28' width='1'/> <field bitoffset='29' name='EEI29' width='1'/> <field bitoffset='3' name='EEI3' width='1'/> <field bitoffset='30' name='EEI30' width='1'/> <field bitoffset='31' name='EEI31' width='1'/> <field bitoffset='4' name='EEI4' width='1'/> <field bitoffset='5' name='EEI5' width='1'/> <field bitoffset='6' name='EEI6' width='1'/> <field bitoffset='7' name='EEI7' width='1'/> <field bitoffset='8' name='EEI8' width='1'/> <field bitoffset='9' name='EEI9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CS_EEI_ERC' offset='0x18' readfunction='regReadZero' width='32' writefunction='regSetGroup' writemask='3755991007'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clear/Set EEI, ERC'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DNE_SRT_ERR_INT' offset='0x1c' readfunction='regReadZero' width='32' writefunction='regSetGroup' writemask='3755991007'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clear/Set DNE, START, ERR, INT registers'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INT' offset='0x24' readfunction='regRead32' width='32' writefunction='regWrite1c' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='INT0' width='1'/> <field bitoffset='1' name='INT1' width='1'/> <field bitoffset='10' name='INT10' width='1'/> <field bitoffset='11' name='INT11' width='1'/> <field bitoffset='12' name='INT12' width='1'/> <field bitoffset='13' name='INT13' width='1'/> <field bitoffset='14' name='INT14' width='1'/> <field bitoffset='15' name='INT15' width='1'/> <field bitoffset='16' name='INT16' width='1'/> <field bitoffset='17' name='INT17' width='1'/> <field bitoffset='18' name='INT18' width='1'/> <field bitoffset='19' name='INT19' width='1'/> <field bitoffset='2' name='INT2' width='1'/> <field bitoffset='20' name='INT20' width='1'/> <field bitoffset='21' name='INT21' width='1'/> <field bitoffset='22' name='INT22' width='1'/> <field bitoffset='23' name='INT23' width='1'/> <field bitoffset='24' name='INT24' width='1'/> <field bitoffset='25' name='INT25' width='1'/> <field bitoffset='26' name='INT26' width='1'/> <field bitoffset='27' name='INT27' width='1'/> <field bitoffset='28' name='INT28' width='1'/> <field bitoffset='29' name='INT29' width='1'/> <field bitoffset='3' name='INT3' width='1'/> <field bitoffset='30' name='INT30' width='1'/> <field bitoffset='31' name='INT31' width='1'/> <field bitoffset='4' name='INT4' width='1'/> <field bitoffset='5' name='INT5' width='1'/> <field bitoffset='6' name='INT6' width='1'/> <field bitoffset='7' name='INT7' width='1'/> <field bitoffset='8' name='INT8' width='1'/> <field bitoffset='9' name='INT9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ERR' offset='0x2c' readfunction='regRead32' width='32' writefunction='regWrite1c' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Error Register, offset: 0x2C '/> </docsection> <field name='ERR0' width='1'/> <field bitoffset='1' name='ERR1' width='1'/> <field bitoffset='10' name='ERR10' width='1'/> <field bitoffset='11' name='ERR11' width='1'/> <field bitoffset='12' name='ERR12' width='1'/> <field bitoffset='13' name='ERR13' width='1'/> <field bitoffset='14' name='ERR14' width='1'/> <field bitoffset='15' name='ERR15' width='1'/> <field bitoffset='16' name='ERR16' width='1'/> <field bitoffset='17' name='ERR17' width='1'/> <field bitoffset='18' name='ERR18' width='1'/> <field bitoffset='19' name='ERR19' width='1'/> <field bitoffset='2' name='ERR2' width='1'/> <field bitoffset='20' name='ERR20' width='1'/> <field bitoffset='21' name='ERR21' width='1'/> <field bitoffset='22' name='ERR22' width='1'/> <field bitoffset='23' name='ERR23' width='1'/> <field bitoffset='24' name='ERR24' width='1'/> <field bitoffset='25' name='ERR25' width='1'/> <field bitoffset='26' name='ERR26' width='1'/> <field bitoffset='27' name='ERR27' width='1'/> <field bitoffset='28' name='ERR28' width='1'/> <field bitoffset='29' name='ERR29' width='1'/> <field bitoffset='3' name='ERR3' width='1'/> <field bitoffset='30' name='ERR30' width='1'/> <field bitoffset='31' name='ERR31' width='1'/> <field bitoffset='4' name='ERR4' width='1'/> <field bitoffset='5' name='ERR5' width='1'/> <field bitoffset='6' name='ERR6' width='1'/> <field bitoffset='7' name='ERR7' width='1'/> <field bitoffset='8' name='ERR8' width='1'/> <field bitoffset='9' name='ERR9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HRS' offset='0x34' readfunction='regRead32' width='32' writefunction='regWrite32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field name='HRS0' width='1'/> <field bitoffset='1' name='HRS1' width='1'/> <field bitoffset='10' name='HRS10' width='1'/> <field bitoffset='11' name='HRS11' width='1'/> <field bitoffset='12' name='HRS12' width='1'/> <field bitoffset='13' name='HRS13' width='1'/> <field bitoffset='14' name='HRS14' width='1'/> <field bitoffset='15' name='HRS15' width='1'/> <field bitoffset='16' name='HRS16' width='1'/> <field bitoffset='17' name='HRS17' width='1'/> <field bitoffset='18' name='HRS18' width='1'/> <field bitoffset='19' name='HRS19' width='1'/> <field bitoffset='2' name='HRS2' width='1'/> <field bitoffset='20' name='HRS20' width='1'/> <field bitoffset='21' name='HRS21' width='1'/> <field bitoffset='22' name='HRS22' width='1'/> <field bitoffset='23' name='HRS23' width='1'/> <field bitoffset='24' name='HRS24' width='1'/> <field bitoffset='25' name='HRS25' width='1'/> <field bitoffset='26' name='HRS26' width='1'/> <field bitoffset='27' name='HRS27' width='1'/> <field bitoffset='28' name='HRS28' width='1'/> <field bitoffset='29' name='HRS29' width='1'/> <field bitoffset='3' name='HRS3' width='1'/> <field bitoffset='30' name='HRS30' width='1'/> <field bitoffset='31' name='HRS31' width='1'/> <field bitoffset='4' name='HRS4' width='1'/> <field bitoffset='5' name='HRS5' width='1'/> <field bitoffset='6' name='HRS6' width='1'/> <field bitoffset='7' name='HRS7' width='1'/> <field bitoffset='8' name='HRS8' width='1'/> <field bitoffset='9' name='HRS9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EARS' offset='0x44' width='32' writemask='4294967295'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Asyncronous Request'/> </docsection> <field name='EDREQ_0' width='1'/> <field bitoffset='1' name='EDREQ_1' width='1'/> <field bitoffset='10' name='EDREQ_10' width='1'/> <field bitoffset='11' name='EDREQ_11' width='1'/> <field bitoffset='12' name='EDREQ_12' width='1'/> <field bitoffset='13' name='EDREQ_13' width='1'/> <field bitoffset='14' name='EDREQ_14' width='1'/> <field bitoffset='15' name='EDREQ_15' width='1'/> <field bitoffset='16' name='EDREQ_16' width='1'/> <field bitoffset='17' name='EDREQ_17' width='1'/> <field bitoffset='18' name='EDREQ_18' width='1'/> <field bitoffset='19' name='EDREQ_19' width='1'/> <field bitoffset='2' name='EDREQ_2' width='1'/> <field bitoffset='20' name='EDREQ_20' width='1'/> <field bitoffset='21' name='EDREQ_21' width='1'/> <field bitoffset='22' name='EDREQ_22' width='1'/> <field bitoffset='23' name='EDREQ_23' width='1'/> <field bitoffset='24' name='EDREQ_24' width='1'/> <field bitoffset='25' name='EDREQ_25' width='1'/> <field bitoffset='26' name='EDREQ_26' width='1'/> <field bitoffset='27' name='EDREQ_27' width='1'/> <field bitoffset='28' name='EDREQ_28' width='1'/> <field bitoffset='29' name='EDREQ_29' width='1'/> <field bitoffset='3' name='EDREQ_3' width='1'/> <field bitoffset='30' name='EDREQ_30' width='1'/> <field bitoffset='31' name='EDREQ_31' width='1'/> <field bitoffset='4' name='EDREQ_4' width='1'/> <field bitoffset='5' name='EDREQ_5' width='1'/> <field bitoffset='6' name='EDREQ_6' width='1'/> <field bitoffset='7' name='EDREQ_7' width='1'/> <field bitoffset='8' name='EDREQ_8' width='1'/> <field bitoffset='9' name='EDREQ_9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI3_0' offset='0x100' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt' text='Channel n Priority Registers 3 to 0'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI7_4' offset='0x104' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI11_8' offset='0x108' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI15_12' offset='0x10c' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI19_16' offset='0x110' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI23_20' offset='0x114' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI27_24' offset='0x118' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCHPRI31_28' offset='0x11c' readfunction='regReadCHPRI' width='32' writefunction='regWriteCHPRI' writemask='3486502863'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_SADDR' offset='0x1000' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_SOFF_ATTR' offset='0x1004' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_NBYTES' offset='0x1008' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_SLAST' offset='0x100c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_DADDR' offset='0x1010' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_DOFF_CITER' offset='0x1014' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_DLASTSGA' offset='0x1018' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD0_CSR_BITER' offset='0x101c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_SADDR' offset='0x1020' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_SOFF_ATTR' offset='0x1024' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_NBYTES' offset='0x1028' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_SLAST' offset='0x102c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_DADDR' offset='0x1030' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_DOFF_CITER' offset='0x1034' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_DLASTSGA' offset='0x1038' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD1_CSR_BITER' offset='0x103c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_SADDR' offset='0x1040' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_SOFF_ATTR' offset='0x1044' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_NBYTES' offset='0x1048' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_SLAST' offset='0x104c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_DADDR' offset='0x1050' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_DOFF_CITER' offset='0x1054' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_DLASTSGA' offset='0x1058' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD2_CSR_BITER' offset='0x105c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_SADDR' offset='0x1060' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_SOFF_ATTR' offset='0x1064' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_NBYTES' offset='0x1068' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_SLAST' offset='0x106c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_DADDR' offset='0x1070' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_DOFF_CITER' offset='0x1074' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_DLASTSGA' offset='0x1078' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD3_CSR_BITER' offset='0x107c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_SADDR' offset='0x1080' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_SOFF_ATTR' offset='0x1084' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_NBYTES' offset='0x1088' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_SLAST' offset='0x108c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_DADDR' offset='0x1090' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_DOFF_CITER' offset='0x1094' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_DLASTSGA' offset='0x1098' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD4_CSR_BITER' offset='0x109c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_SADDR' offset='0x10a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_SOFF_ATTR' offset='0x10a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_NBYTES' offset='0x10a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_SLAST' offset='0x10ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_DADDR' offset='0x10b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_DOFF_CITER' offset='0x10b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_DLASTSGA' offset='0x10b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD5_CSR_BITER' offset='0x10bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_SADDR' offset='0x10c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_SOFF_ATTR' offset='0x10c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_NBYTES' offset='0x10c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_SLAST' offset='0x10cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_DADDR' offset='0x10d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_DOFF_CITER' offset='0x10d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_DLASTSGA' offset='0x10d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD6_CSR_BITER' offset='0x10dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_SADDR' offset='0x10e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_SOFF_ATTR' offset='0x10e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_NBYTES' offset='0x10e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_SLAST' offset='0x10ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_DADDR' offset='0x10f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_DOFF_CITER' offset='0x10f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_DLASTSGA' offset='0x10f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD7_CSR_BITER' offset='0x10fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_SADDR' offset='0x1100' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_SOFF_ATTR' offset='0x1104' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_NBYTES' offset='0x1108' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_SLAST' offset='0x110c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_DADDR' offset='0x1110' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_DOFF_CITER' offset='0x1114' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_DLASTSGA' offset='0x1118' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD8_CSR_BITER' offset='0x111c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_SADDR' offset='0x1120' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_SOFF_ATTR' offset='0x1124' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_NBYTES' offset='0x1128' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_SLAST' offset='0x112c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_DADDR' offset='0x1130' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_DOFF_CITER' offset='0x1134' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_DLASTSGA' offset='0x1138' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD9_CSR_BITER' offset='0x113c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_SADDR' offset='0x1140' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_SOFF_ATTR' offset='0x1144' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_NBYTES' offset='0x1148' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_SLAST' offset='0x114c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_DADDR' offset='0x1150' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_DOFF_CITER' offset='0x1154' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_DLASTSGA' offset='0x1158' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD10_CSR_BITER' offset='0x115c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_SADDR' offset='0x1160' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_SOFF_ATTR' offset='0x1164' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_NBYTES' offset='0x1168' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_SLAST' offset='0x116c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_DADDR' offset='0x1170' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_DOFF_CITER' offset='0x1174' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_DLASTSGA' offset='0x1178' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD11_CSR_BITER' offset='0x117c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_SADDR' offset='0x1180' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_SOFF_ATTR' offset='0x1184' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_NBYTES' offset='0x1188' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_SLAST' offset='0x118c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_DADDR' offset='0x1190' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_DOFF_CITER' offset='0x1194' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_DLASTSGA' offset='0x1198' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD12_CSR_BITER' offset='0x119c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_SADDR' offset='0x11a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_SOFF_ATTR' offset='0x11a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_NBYTES' offset='0x11a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_SLAST' offset='0x11ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_DADDR' offset='0x11b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_DOFF_CITER' offset='0x11b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_DLASTSGA' offset='0x11b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD13_CSR_BITER' offset='0x11bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_SADDR' offset='0x11c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_SOFF_ATTR' offset='0x11c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_NBYTES' offset='0x11c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_SLAST' offset='0x11cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_DADDR' offset='0x11d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_DOFF_CITER' offset='0x11d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_DLASTSGA' offset='0x11d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD14_CSR_BITER' offset='0x11dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_SADDR' offset='0x11e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_SOFF_ATTR' offset='0x11e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_NBYTES' offset='0x11e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_SLAST' offset='0x11ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_DADDR' offset='0x11f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_DOFF_CITER' offset='0x11f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_DLASTSGA' offset='0x11f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD15_CSR_BITER' offset='0x11fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_SADDR' offset='0x1200' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_SOFF_ATTR' offset='0x1204' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_NBYTES' offset='0x1208' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_SLAST' offset='0x120c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_DADDR' offset='0x1210' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_DOFF_CITER' offset='0x1214' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_DLASTSGA' offset='0x1218' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD16_CSR_BITER' offset='0x121c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_SADDR' offset='0x1220' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_SOFF_ATTR' offset='0x1224' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_NBYTES' offset='0x1228' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_SLAST' offset='0x122c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_DADDR' offset='0x1230' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_DOFF_CITER' offset='0x1234' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_DLASTSGA' offset='0x1238' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD17_CSR_BITER' offset='0x123c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_SADDR' offset='0x1240' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_SOFF_ATTR' offset='0x1244' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_NBYTES' offset='0x1248' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_SLAST' offset='0x124c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_DADDR' offset='0x1250' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_DOFF_CITER' offset='0x1254' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_DLASTSGA' offset='0x1258' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD18_CSR_BITER' offset='0x125c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_SADDR' offset='0x1260' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_SOFF_ATTR' offset='0x1264' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_NBYTES' offset='0x1268' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_SLAST' offset='0x126c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_DADDR' offset='0x1270' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_DOFF_CITER' offset='0x1274' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_DLASTSGA' offset='0x1278' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD19_CSR_BITER' offset='0x127c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_SADDR' offset='0x1280' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_SOFF_ATTR' offset='0x1284' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_NBYTES' offset='0x1288' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_SLAST' offset='0x128c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_DADDR' offset='0x1290' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_DOFF_CITER' offset='0x1294' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_DLASTSGA' offset='0x1298' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD20_CSR_BITER' offset='0x129c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_SADDR' offset='0x12a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_SOFF_ATTR' offset='0x12a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_NBYTES' offset='0x12a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_SLAST' offset='0x12ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_DADDR' offset='0x12b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_DOFF_CITER' offset='0x12b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_DLASTSGA' offset='0x12b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD21_CSR_BITER' offset='0x12bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_SADDR' offset='0x12c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_SOFF_ATTR' offset='0x12c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_NBYTES' offset='0x12c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_SLAST' offset='0x12cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_DADDR' offset='0x12d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_DOFF_CITER' offset='0x12d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_DLASTSGA' offset='0x12d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD22_CSR_BITER' offset='0x12dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_SADDR' offset='0x12e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_SOFF_ATTR' offset='0x12e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_NBYTES' offset='0x12e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_SLAST' offset='0x12ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_DADDR' offset='0x12f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_DOFF_CITER' offset='0x12f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_DLASTSGA' offset='0x12f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD23_CSR_BITER' offset='0x12fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_SADDR' offset='0x1300' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_SOFF_ATTR' offset='0x1304' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_NBYTES' offset='0x1308' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_SLAST' offset='0x130c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_DADDR' offset='0x1310' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_DOFF_CITER' offset='0x1314' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_DLASTSGA' offset='0x1318' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD24_CSR_BITER' offset='0x131c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_SADDR' offset='0x1320' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_SOFF_ATTR' offset='0x1324' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_NBYTES' offset='0x1328' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_SLAST' offset='0x132c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_DADDR' offset='0x1330' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_DOFF_CITER' offset='0x1334' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_DLASTSGA' offset='0x1338' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD25_CSR_BITER' offset='0x133c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_SADDR' offset='0x1340' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_SOFF_ATTR' offset='0x1344' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_NBYTES' offset='0x1348' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_SLAST' offset='0x134c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_DADDR' offset='0x1350' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_DOFF_CITER' offset='0x1354' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_DLASTSGA' offset='0x1358' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD26_CSR_BITER' offset='0x135c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_SADDR' offset='0x1360' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_SOFF_ATTR' offset='0x1364' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_NBYTES' offset='0x1368' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_SLAST' offset='0x136c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_DADDR' offset='0x1370' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_DOFF_CITER' offset='0x1374' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_DLASTSGA' offset='0x1378' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD27_CSR_BITER' offset='0x137c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_SADDR' offset='0x1380' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_SOFF_ATTR' offset='0x1384' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_NBYTES' offset='0x1388' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_SLAST' offset='0x138c' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_DADDR' offset='0x1390' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_DOFF_CITER' offset='0x1394' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_DLASTSGA' offset='0x1398' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD28_CSR_BITER' offset='0x139c' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_SADDR' offset='0x13a0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_SOFF_ATTR' offset='0x13a4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_NBYTES' offset='0x13a8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_SLAST' offset='0x13ac' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_DADDR' offset='0x13b0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_DOFF_CITER' offset='0x13b4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_DLASTSGA' offset='0x13b8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD29_CSR_BITER' offset='0x13bc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_SADDR' offset='0x13c0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_SOFF_ATTR' offset='0x13c4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_NBYTES' offset='0x13c8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_SLAST' offset='0x13cc' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_DADDR' offset='0x13d0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_DOFF_CITER' offset='0x13d4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_DLASTSGA' offset='0x13d8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD30_CSR_BITER' offset='0x13dc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_SADDR' offset='0x13e0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Source Address'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_SOFF_ATTR' offset='0x13e4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Source Address Offset'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_NBYTES' offset='0x13e8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt' text='TCD Signed Minor Loop Offset, Minor Loop Disabled'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_SLAST' offset='0x13ec' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_DADDR' offset='0x13f0' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_DOFF_CITER' offset='0x13f4' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_DLASTSGA' offset='0x13f8' readfunction='regReadTCD' width='32' writefunction='regWriteTCD' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TCD31_CSR_BITER' offset='0x13fc' readfunction='regReadTCD16' width='32' writefunction='regWriteTCD16' writemask='4294967295'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunction='DMAReset' updatefunctionargument='0'/> <netport name='eDMARequest' type='input' updatefunction='DMARequest' updatefunctionargument='0'/> <netport name='eDMADone' type='output' updatefunctionargument='0'/> <busmasterport addresswidth='32' name='MREAD'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Master Read of address space'/> </docsection> </busmasterport> <busmasterport addresswidth='32' name='MWRITE'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Master Write of address space'/> </docsection> </busmasterport> <netport name='errorInterrupt' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Error Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch0' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 0 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch1' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 1 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch2' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 2 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch3' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 3 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch4' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 4 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch5' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 5 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch6' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 6 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch7' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 7 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch8' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 8 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch9' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 9 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch10' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 10 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch11' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 11 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch12' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 12 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch13' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 13 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch14' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 14 Interrupt port'/> </docsection> </netport> <netport name='dmaInterrupt_ch15' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Done for channel 15 Interrupt port'/> </docsection> </netport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[134] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/Uart/1.0/pse.igen.xml"
files[134] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='Uart' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Freescale UART - Supports interrupts and fifos.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text=' Error conditions, DMA, ISO7816 mode and Wake up are not supported. '/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Freescale Kinetis Peripheral User Guide'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x20' width='8'> <memorymappedregister access='rw' isvolatile='T' name='bdh' width='8' writefunction='writeBDH' writemask='223'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Baud Rate Registers:High'/> </docsection> <field bitoffset='0' name='sbr' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='bdl' offset='0x1' width='8' writefunction='writeBDL'> <reset mask='255' name='Reset' value='4'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Baud Rate Registers:Low'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='c1' offset='0x2' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 1'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='c2' offset='0x3' width='8' writefunction='writeC2'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 2'/> </docsection> <field bitoffset='7' name='tie' width='1'/> <field bitoffset='6' name='tcie' width='1'/> <field bitoffset='5' name='rie' width='1'/> <field bitoffset='4' name='ilie' width='1'/> <field bitoffset='3' name='te' width='1'/> <field bitoffset='2' name='re' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='s1' offset='0x4' readfunction='readS1' width='8'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Status Register 1'/> </docsection> <field bitoffset='7' name='tdre' width='1'/> <field bitoffset='6' name='tc' width='1'/> <field bitoffset='5' name='rdrf' width='1'/> <field bitoffset='4' name='idle' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='s2' offset='0x5' width='8' writemask='254'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Status Register 2'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='c3' offset='0x6' width='8' writemask='127'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 3'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='d' offset='0x7' readfunction='readD' width='8' writefunction='writeD'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Data Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ma1' offset='0x8' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Match Address Registers 1'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ma2' offset='0x9' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Match Address Registers 2'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='c4' offset='0xa' width='8' writefunction='writeC4'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 4'/> </docsection> <field bitoffset='0' name='brfa' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='c5' offset='0xb' width='8' writemask='160'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Control Register 5'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ed' offset='0xc' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Extended Data Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='modem' offset='0xd' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Modem Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='infrared' offset='0xe' width='8' writemask='7'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART Infrared Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='pfifo' offset='0x10' width='8' writemask='136'> <reset mask='255' name='Reset' value='34'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Parameters Register'/> </docsection> <field bitoffset='7' name='txfe' width='1'/> <field bitoffset='4' name='txfifosize' width='3'/> <field bitoffset='3' name='rxfe' width='1'/> <field name='rxfifosize' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='cfifo' offset='0x11' width='8' writefunction='writeCFIFO' writemask='195'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Control Register'/> </docsection> <field bitoffset='7' name='txflush' width='1'/> <field bitoffset='6' name='rxflush' width='1'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='sfifo' offset='0x12' width='8' writemask='3'> <reset mask='255' name='Reset' value='192'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Status Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='twfifo' offset='0x13' width='8' writefunction='writeTWFIFO'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Transmit Watermark Register'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='tcfifo' offset='0x14' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Transmit Count Register'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='rwfifo' offset='0x15' width='8' writefunction='writeRWFIFO'> <reset mask='255' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Receive Watermark Register'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='rcfifo' offset='0x16' width='8'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UART FIFO Receive Count Register'/> </docsection> </memorymappedregister> </addressblock> </busslaveport> <netport name='DirectWrite' type='output' updatefunctionargument='0'/> <netport name='DirectRead' type='input' updatefunction='directReadCB' updatefunctionargument='0'/> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <netport name='Reset' type='input' updatefunction='resetCB' updatefunctionargument='0'/> <formalattribute name='fifoSize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Size of fifos (default 128)'/> </docsection> </formalattribute> <formalattribute name='moduleClkFreq' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Frequency (in hertz) of module clock used in baud rate calculation (default=10.2 MHz)'/> </docsection> </formalattribute> <formalattribute name='console' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Automatic console'/> </docsection> </formalattribute> <formalattribute name='portnum' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Specify port to open for a connection. A value of zero causes the OS to select the next available port.'/> </docsection> </formalattribute> <formalattribute name='infile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: UART takes input from this serial input source file'/> </docsection> </formalattribute> <formalattribute name='outfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Serial output file'/> </docsection> </formalattribute> <formalattribute name='portFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: When portnum is set to zero, write the assigned port number to this file'/> </docsection> </formalattribute> <formalattribute name='log' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: Report serial output in the simulator log'/> </docsection> </formalattribute> <formalattribute name='finishOnDisconnect' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Standard Serial Socket Parameter: See OVP BHM and PPM API Function Reference: When defined the simulation will be terminated if the port is disconnected'/> </docsection> </formalattribute> <formalattribute name='record' type='string'/> <formalattribute name='replay' type='string'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[135] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/freescale.ovpworld.org/peripheral/KinetisDAC/1.0/pse.igen.xml"
files[135] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='KinetisDAC' releasestatus='4' saveRestore='F' vendor='freescale.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x24' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DAT0L' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT0H' offset='0x1' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT1L' offset='0x2' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT1H' offset='0x3' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT2L' offset='0x4' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT2H' offset='0x5' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT3L' offset='0x6' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT3H' offset='0x7' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT4L' offset='0x8' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT4H' offset='0x9' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT5L' offset='0xa' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT5H' offset='0xb' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT6L' offset='0xc' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT6H' offset='0xd' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT7L' offset='0xe' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT7H' offset='0xf' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT8L' offset='0x10' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT8H' offset='0x11' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT9L' offset='0x12' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT9H' offset='0x13' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT10L' offset='0x14' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT10H' offset='0x15' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT11L' offset='0x16' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT11H' offset='0x17' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT12L' offset='0x18' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT12H' offset='0x19' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT13L' offset='0x1a' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT13H' offset='0x1b' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT14L' offset='0x1c' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT14H' offset='0x1d' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT15L' offset='0x1e' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data Low Register, array offset: 0x0, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DAT15H' offset='0x1f' width='8' writemask='15'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Data High Register, array offset: 0x1, array step: 0x2 '/> </docsection> <field bitoffset='0' name='DATA' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SR' offset='0x20' width='8' writemask='7'> <reset mask='255' name='Reset' value='2'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Status Register, offset: 0x20 '/> </docsection> <field name='DACBFRPBF' width='1'/> <field bitoffset='1' name='DACBFRPTF' width='1'/> <field bitoffset='2' name='DACBFWMF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C0' offset='0x21' width='8' writemask='255'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Control Register, offset: 0x21 '/> </docsection> <field name='DACBBIEN' width='1'/> <field bitoffset='1' name='DACBTIEN' width='1'/> <field bitoffset='2' name='DACBWIEN' width='1'/> <field bitoffset='3' name='LPEN' width='1'/> <field bitoffset='4' name='DACSWTRG' width='1'/> <field bitoffset='5' name='DACTRGSEL' width='1'/> <field bitoffset='6' name='DACRFS' width='1'/> <field bitoffset='7' name='DACEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C1' offset='0x22' width='8' writemask='159'> <reset mask='255' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Control Register 1, offset: 0x22 '/> </docsection> <field name='DACBFEN' width='1'/> <field bitoffset='1' name='DACBFMD' width='2'/> <field bitoffset='3' name='DACBFWM' width='2'/> <field bitoffset='7' name='DMAEN' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='C2' offset='0x23' width='8' writemask='255'> <reset mask='255' name='Reset' value='15'/> <docsection name='doc' text='Description'> <doctext name='txt' text='DAC Control Register 2, offset: 0x23 '/> </docsection> <field name='DACBFUP' width='4'/> <field bitoffset='4' name='DACBFRP' width='4'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='Reset' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[136] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/smsc.ovpworld.org/peripheral/LAN91C111/1.0/pse.igen.xml"
files[136] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='LAN91C111' releasestatus='4' saveRestore='F' vendor='smsc.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='SMSC LAN91C111'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Not all registers and device features are implemented. Only 16-bit bus interface currently supported.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='SMSC LAN91C111 10/100 Non-PCI Ethernet Single Chip MAC + PHY Datasheet Revision 1.91 (06-01-09)'/> </docsection> <netport name='irq' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ Pin'/> </docsection> </netport> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='16'> <memorymappedregister access='rw' isvolatile='T' name='BANK_SEL' offset='0xe' readfunction='readReg16' userdata='0xe' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_0' readfunction='readReg16' userdata='0x0' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_2' offset='0x2' readfunction='readReg16' userdata='0x2' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_4' offset='0x4' readfunction='readReg16' userdata='0x4' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_6' offset='0x6' readfunction='readReg16' userdata='0x6' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_8' offset='0x8' readfunction='readReg16' userdata='0x8' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_10' offset='0xa' readfunction='readReg16' userdata='0xa' width='16' writefunction='writeReg16'/> <memorymappedregister access='rw' isvolatile='T' name='REG_12' offset='0xc' readfunction='readReg16' userdata='0xc' width='16' writefunction='writeReg16'/> </addressblock> </busslaveport> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalattribute name='pollDelay' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Read pollDelay'/> </docsection> </formalattribute> <formalattribute name='tftpPrefix' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Prefix for tftp'/> </docsection> </formalattribute> <formalattribute name='redir' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Port redir string'/> </docsection> </formalattribute> <formalattribute name='outfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Wireshark capture file'/> </docsection> </formalattribute> <formalattribute name='tapDevice' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tap Device name'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[137] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/smsc.ovpworld.org/peripheral/LAN9118/1.0/pse.igen.xml"
files[137] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='LAN9118' releasestatus='4' saveRestore='F' vendor='smsc.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Fully functional Model of SMSC LAN9118 for Arm Versatile Express platforms. For full details please consult README-EMAC.txt'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='See README-EMAC.txt'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='SMSC LAN9118 High Performance single-chip 10/100 Non-PCI Ethernet Controller Datasheet Revision 1.5 (07-11-08)'/> </docsection> <netport name='irq' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='IRQ Pin'/> </docsection> </netport> <busslaveport addresswidth='32' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO' readfunction='rxFifoRd' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_1' offset='0x4' readfunction='rxFifoRd' userdata='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_2' offset='0x8' readfunction='rxFifoRd' userdata='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_3' offset='0xc' readfunction='rxFifoRd' userdata='0xc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_4' offset='0x10' readfunction='rxFifoRd' userdata='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_5' offset='0x14' readfunction='rxFifoRd' userdata='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_6' offset='0x18' readfunction='rxFifoRd' userdata='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DATA_FIFO_7' offset='0x1c' readfunction='rxFifoRd' userdata='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO' offset='0x20' userdata='0x20' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_1' offset='0x24' userdata='0x24' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_2' offset='0x28' userdata='0x28' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_3' offset='0x2c' userdata='0x2c' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_4' offset='0x30' userdata='0x30' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_5' offset='0x34' userdata='0x34' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_6' offset='0x38' userdata='0x38' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TX_DATA_FIFO_7' offset='0x3c' userdata='0x3c' width='32' writefunction='txFifoWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_STATUS_FIFO' offset='0x40' readfunction='rxStatusFifoRd' userdata='0x40' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_STATUS_FIFO_PEEK' offset='0x44' readfunction='rxStatusFifoPeek' userdata='0x44' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TX_STATUS_FIFO' offset='0x48' readfunction='txStatusFifoRd' userdata='0x48' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TX_STATUS_FIFO_PEEK' offset='0x4c' readfunction='txStatusFifoPeek' userdata='0x4c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ID_REV' offset='0x50' readfunction='idRev' userdata='0x50' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='16' name='ID' width='16'/> <field access='r' name='REV' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IRQ_CFG' offset='0x54' readfunction='irqCfgRd' userdata='0x54' width='32' writefunction='irqCfgWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='24' name='INT_DEAS' width='8'/> <field access='rw' bitoffset='14' name='INT_DEAS_CLR' width='1'/> <field access='rw' bitoffset='13' name='INT_DEAS_STS' width='1'/> <field access='r' bitoffset='12' name='IRQ_INT' width='1'/> <field access='rw' bitoffset='8' name='IRQ_EN' width='1'/> <field access='rw' bitoffset='4' name='IRQ_POL' width='1'/> <field access='rw' name='IRQ_TYPE' width='1'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='9' name='__pad9' width='3'/> <field bitoffset='15' name='__pad15' width='9'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INT_STS' offset='0x58' readfunction='intStsRd' userdata='0x58' width='32' writefunction='intStsWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='31' name='SW_INT' width='1'/> <field access='rw' bitoffset='25' name='TXSTOP_INT' width='1'/> <field access='rw' bitoffset='24' name='RXSTOP_INT' width='1'/> <field access='rw' bitoffset='23' name='RXDFH_INT' width='1'/> <field access='rw' bitoffset='21' name='TX_IOC' width='1'/> <field access='rw' bitoffset='20' name='RXD_INT' width='1'/> <field access='rw' bitoffset='19' name='GPT_INT' width='1'/> <field access='rw' bitoffset='18' name='PHY_INT' width='1'/> <field access='rw' bitoffset='17' name='PME_INT' width='1'/> <field access='rw' bitoffset='16' name='TXSO' width='1'/> <field access='rw' bitoffset='15' name='RWT' width='1'/> <field access='rw' bitoffset='14' name='RXE' width='1'/> <field access='rw' bitoffset='13' name='TXE' width='1'/> <field access='rw' bitoffset='10' name='TDFO' width='1'/> <field access='rw' bitoffset='9' name='TDFA' width='1'/> <field access='rw' bitoffset='8' name='TSFF' width='1'/> <field access='rw' bitoffset='7' name='TSFL' width='1'/> <field access='rw' bitoffset='6' name='RXDF_INT' width='1'/> <field access='rw' bitoffset='4' name='RSFF' width='1'/> <field access='rw' bitoffset='3' name='RSFL' width='1'/> <field access='rw' name='GPIOx_INT' width='3'/> <field bitoffset='5' name='__pad5' width='1'/> <field bitoffset='11' name='__pad11' width='2'/> <field bitoffset='22' name='__pad22' width='1'/> <field bitoffset='26' name='__pad26' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INT_EN' offset='0x5c' readfunction='intEnRd' userdata='0x5c' width='32' writefunction='intEnWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='31' name='SW_INT_EN' width='1'/> <field access='rw' bitoffset='25' name='TXSTOP_INT_EN' width='1'/> <field access='rw' bitoffset='24' name='RXSTOP_INT_EN' width='1'/> <field access='rw' bitoffset='23' name='RXDFH_INT_EN' width='1'/> <field access='rw' bitoffset='21' name='TIOC_INT_EN' width='1'/> <field access='rw' bitoffset='20' name='RXD_INT' width='1'/> <field access='rw' bitoffset='19' name='GPT_INT_EN' width='1'/> <field access='rw' bitoffset='18' name='PHY_INT_EN' width='1'/> <field access='rw' bitoffset='17' name='PME_INT_EN' width='1'/> <field access='rw' bitoffset='16' name='TXSO_EN' width='1'/> <field access='rw' bitoffset='15' name='RWT_INT_EN' width='1'/> <field access='rw' bitoffset='14' name='RXE_INT_EN' width='1'/> <field access='rw' bitoffset='13' name='TXE_INT_EN' width='1'/> <field access='rw' bitoffset='10' name='TDFO_INT_EN' width='1'/> <field access='rw' bitoffset='9' name='TDFA_INT_EN' width='1'/> <field access='rw' bitoffset='8' name='TSFF_INT_EN' width='1'/> <field access='rw' bitoffset='7' name='TSFL_INT_EN' width='1'/> <field access='rw' bitoffset='6' name='RXDF_INT_EN' width='1'/> <field access='rw' bitoffset='4' name='RSFF_INT_EN' width='1'/> <field access='rw' bitoffset='3' name='RSFL_INT_EN' width='1'/> <field access='rw' name='GPIOx_INT_EN' width='3'/> <field bitoffset='5' name='__pad5' width='1'/> <field bitoffset='11' name='__pad11' width='2'/> <field bitoffset='22' name='__pad22' width='1'/> <field bitoffset='26' name='__pad26' width='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='BYTE_TEST' offset='0x64' readfunction='byteTest' userdata='0x64' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FIFO_INT' offset='0x68' readfunction='defaultRdCB' userdata='0x68' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='24' name='TXDataAvailL' width='8'/> <field access='rw' bitoffset='16' name='TXStatusL' width='8'/> <field access='rw' name='RXStatusL' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RX_CFG' offset='0x6c' readfunction='rxCfgRd' userdata='0x6c' width='32' writefunction='rxCfgWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='30' name='RXEndAlign' width='2'/> <field access='rw' bitoffset='16' name='RX_DMA_CNT' width='12'/> <field access='rw' bitoffset='15' name='RX_DUMP' width='1'/> <field access='rw' bitoffset='8' name='RXDOFF' width='5'/> <field bitoffset='0' name='__pad0' width='8'/> <field bitoffset='13' name='__pad13' width='2'/> <field bitoffset='28' name='__pad28' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TX_CFG' offset='0x70' readfunction='txCfgRd' userdata='0x70' width='32' writefunction='txCfgWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='15' name='TXS_DUMP' width='1'/> <field access='rw' bitoffset='14' name='TXD_DUMP' width='1'/> <field access='rw' bitoffset='2' name='TXSAO' width='1'/> <field access='rw' bitoffset='1' name='TX_ON' width='1'/> <field access='rw' name='STOP_TX' width='1'/> <field bitoffset='3' name='__pad3' width='11'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HW_CFG' offset='0x74' readfunction='hwCfgRd' userdata='0x74' width='32' writefunction='hwCfgWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='20' name='MBO' width='1'/> <field access='rw' bitoffset='16' name='TX_FIF_SZ' width='4'/> <field access='r' bitoffset='2' name='MODE1632' width='1'/> <field access='r' bitoffset='1' name='SRST_TO' width='1'/> <field access='rw' name='SRST' width='1'/> <field bitoffset='3' name='__pad3' width='13'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RX_DP_CTRL' offset='0x78' readfunction='defaultRdCB' userdata='0x78' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='31' name='RX_FFWD' width='1'/> <field bitoffset='0' name='__pad0' width='31'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_FIFO_INF' offset='0x7c' readfunction='rxFifoInfRd' userdata='0x7c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='16' name='RXSUSED' width='8'/> <field access='rw' name='RXDUSED' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TX_FIFO_INF' offset='0x80' readfunction='txFifoInfRd' userdata='0x80' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='16' name='TXSUSED' width='8'/> <field access='rw' name='TXDFREE' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMT_CTRL' offset='0x84' readfunction='defaultRdCB' userdata='0x84' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='12' name='PM_MODE' width='2'/> <field access='rw' bitoffset='10' name='PHY_RST' width='1'/> <field access='rw' bitoffset='9' name='WOL_EN' width='1'/> <field access='rw' bitoffset='8' name='ED_EN' width='1'/> <field access='rw' bitoffset='6' name='PME_TYPE' width='1'/> <field access='rw' bitoffset='4' name='WUPS' width='2'/> <field access='rw' bitoffset='3' name='PME_IND' width='1'/> <field access='rw' bitoffset='2' name='PME_POL' width='1'/> <field access='rw' bitoffset='1' name='PME_EN' width='1'/> <field access='r' name='READY' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPIO_CFG' offset='0x88' readfunction='defaultRdCB' userdata='0x88' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='28' name='LEDx_EN' width='3'/> <field access='rw' bitoffset='24' name='GPIO_INT_POL' width='3'/> <field access='rw' bitoffset='20' name='EEPR_EN' width='3'/> <field access='rw' bitoffset='16' name='GPIOBUFn' width='3'/> <field access='rw' bitoffset='8' name='GPDIRn' width='3'/> <field access='rw' bitoffset='3' name='GPODn' width='2'/> <field access='rw' name='GPIODn' width='3'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='11' name='__pad11' width='5'/> <field bitoffset='19' name='__pad19' width='1'/> <field bitoffset='23' name='__pad23' width='1'/> <field bitoffset='27' name='__pad27' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GPT_CFG' offset='0x8c' readfunction='defaultRdCB' userdata='0x8c' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='29' name='TIMER_EN' width='1'/> <field access='rw' name='GPT_LOAD' width='16'/> <field bitoffset='16' name='__pad16' width='13'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='GPT_CNT' offset='0x90' readfunction='defaultRdCB' userdata='0x90' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='GPT_CNT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WORD_SWAP' offset='0x98' readfunction='defaultRdCB' userdata='0x98' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='FREE_RUN' offset='0x9c' readfunction='defaultRdCB' userdata='0x9c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='0' name='FR_CNT' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='RX_DROP' offset='0xa0' readfunction='rxDropRd' userdata='0xa0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='0' name='RX_DFC' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAC_CSR_CMD' offset='0xa4' readfunction='macCsrCmdRd' userdata='0xa4' width='32' writefunction='macCsrCmdWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='31' name='CSRBusy' width='1'/> <field access='rw' bitoffset='30' name='RnW' width='1'/> <field access='rw' name='CSRAddress' width='8'/> <field bitoffset='8' name='__pad8' width='22'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAC_CSR_DATA' offset='0xa8' readfunction='macCsrDataRd' userdata='0xa8' width='32' writefunction='macCsrDataWr'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='MACCSRData' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AFC_CFG' offset='0xac' readfunction='defaultRdCB' userdata='0xac' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='16' name='AFC_HI' width='8'/> <field access='rw' bitoffset='8' name='AFC_LO' width='8'/> <field access='rw' bitoffset='4' name='BACK_DUR' width='4'/> <field access='rw' bitoffset='3' name='FCMULT' width='1'/> <field access='rw' bitoffset='2' name='FCBRD' width='1'/> <field access='rw' bitoffset='1' name='FCADD' width='1'/> <field access='rw' name='FCANY' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='E2P_CMD' offset='0xb0' readfunction='defaultRdCB' userdata='0xb0' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='31' name='EPCBusy' width='1'/> <field access='rw' bitoffset='28' name='EPCcommand' width='3'/> <field access='rw' bitoffset='9' name='EPCTimeout' width='1'/> <field access='rw' bitoffset='8' name='MACAddrLoaded' width='1'/> <field access='rw' name='EPCAddr' width='8'/> <field bitoffset='10' name='__pad10' width='18'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='E2P_DATA' offset='0xb4' readfunction='defaultRdCB' userdata='0xb4' width='32' writefunction='defaultWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='EEPROMData' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalmacro name='BHM_ETHERNET_OPEN_AUTO_FORMALS'/> <formalattribute name='pollDelay' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Read pollDelay'/> </docsection> </formalattribute> <formalattribute name='outfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Wireshark capture file'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[138] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.imperas.com/semihosting/x86Newlib/1.0/semihosting.igen.xml"
files[138] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='x86Newlib' releasestatus='0' vendor='intel.imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting libc newlib.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='x86'> <vlnvreference library='processor' name='x86' vendor='internal' version='1.0'/> </supportedprocessor> <supportedprocessor name='x86mini'> <vlnvreference library='processor' name='x86mini' vendor='intel.imperas.com' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[139] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/intel.imperas.com/processor/x86mini/1.0/x86mini.igen.xml"
files[139] = "<?xml version='1.0' encoding='UTF-8'?> <processor defaultsemihostlibrary='semihosting' defaultsemihostname='x86Newlib' defaultsemihostvendor='intel.imperas.com' defaultsemihostversion='1.0' elfcode='3' endian='little' family='X86' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/i386-elf-gdb' imagefile='model' library='processor' name='x86mini' procdoc='$IMPERAS_HOME/ImperasLib/source/intel.imperas.com/processor/x86mini/1.0/doc/OVP_Model_Specific_Information_x86mini_generic.pdf' releasestatus='3' useindefaultplatform='T' vendor='intel.imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Intel X86 Processor Model'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This is a preliminary model.'/> <doctext name='txt_1' text='It implements the basic x86 instruction set.'/> <doctext name='txt_2' text='It does not implement protected mode.'/> <doctext name='txt_3' text='It has no MMU.'/> </docsection> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <registers name='registers'> <register name='eax' readonly='F' type='0' width='32'/> <register name='ecx' readonly='F' type='0' width='32'/> <register name='edx' readonly='F' type='0' width='32'/> <register name='ebx' readonly='F' type='0' width='32'/> <register name='esp' readonly='F' type='2' width='32'/> <register name='ebp' readonly='F' type='3' width='32'/> <register name='esi' readonly='F' type='0' width='32'/> <register name='edi' readonly='F' type='0' width='32'/> <register name='eip' readonly='F' type='1' width='32'/> <register name='eflags' readonly='F' type='0' width='32'/> <register name='cs' readonly='F' type='0' width='32'/> <register name='ss' readonly='F' type='0' width='32'/> <register name='ds' readonly='F' type='0' width='32'/> <register name='es' readonly='F' type='0' width='32'/> <register name='fs' readonly='F' type='0' width='32'/> <register name='gs' readonly='F' type='0' width='32'/> <register name='st0' readonly='F' type='0' width='80'/> <register name='st1' readonly='F' type='0' width='80'/> <register name='st2' readonly='F' type='0' width='80'/> <register name='st3' readonly='F' type='0' width='80'/> <register name='st4' readonly='F' type='0' width='80'/> <register name='st5' readonly='F' type='0' width='80'/> <register name='st6' readonly='F' type='0' width='80'/> <register name='st7' readonly='F' type='0' width='80'/> <register name='fctrl' readonly='F' type='0' width='32'/> <register name='fstat' readonly='F' type='0' width='32'/> <register name='ftag' readonly='F' type='0' width='32'/> <register name='fiseg' readonly='F' type='0' width='32'/> <register name='fioff' readonly='F' type='0' width='32'/> <register name='foseg' readonly='F' type='0' width='32'/> <register name='fooff' readonly='F' type='0' width='32'/> <register name='fop' readonly='F' type='0' width='32'/> <register name='xmm0' readonly='F' type='0' width='128'/> <register name='xmm1' readonly='F' type='0' width='128'/> <register name='xmm2' readonly='F' type='0' width='128'/> <register name='xmm3' readonly='F' type='0' width='128'/> <register name='xmm4' readonly='F' type='0' width='128'/> <register name='xmm5' readonly='F' type='0' width='128'/> <register name='xmm6' readonly='F' type='0' width='128'/> <register name='xmm7' readonly='F' type='0' width='128'/> <register name='mxcsr' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[140] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/semihosting/mips64Newlib/1.0/semihosting.igen.xml"
files[140] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='mips64Newlib' releasestatus='0' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting MIPS64 Newlib toolchains.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='MIPS64'> <vlnvreference library='processor' name='mips64' vendor='mips.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[141] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/semihosting/mips32Newlib/1.0/semihosting.igen.xml"
files[141] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='mips32Newlib' releasestatus='0' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting libc newlib.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='MIPS32'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[142] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/semihosting/mips32SDE/1.0/semihosting.igen.xml"
files[142] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='mips32SDE' releasestatus='0' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting libc SDE.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='MIPS32'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[143] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMipsSingle_TLM2.0/1.0/platform.igen.xml"
files[143] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalMipsSingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS32 Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single MIPS32 processor instance, using big endian data ordering. It creates a variety of sections of memories to satisfy various tool chain&apos;s linker scripts. (Because DMI implementations may not do on-demand allocation of memory, TLM2.0 platforms should not have full memory mappings) The TLM2.0 platform can be passed any application compiled to a MIPS elf format as the argument platform.OS.exe application.CROSS.elf Where OS is Linux or Windows. 		 		If this platform is not part of your installation, then it is available for download from www.OVPworld.org.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS32 binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='stack1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1fffff' loaddress='0x100000' name='sp1'/> </memoryinstance> <memoryinstance name='stack2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x5fffff' loaddress='0x500000' name='sp1'/> </memoryinstance> <memoryinstance name='stack3'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x7fff0000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x400fffff' loaddress='0x40000000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8017ffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[144] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMips64Single/1.0/platform.igen.xml"
files[144] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalMips64Single' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an MIPS64 Processor. The bare metal platform instantiates a single MIPS64 processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an MIPS64 elf format. ./platform.exe application.elf If this platform is not part of your installation, then it is available for download from www.OVPworld.org.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS64 binary files compiled with MIPS SDK CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu0'> <vlnvreference library='processor' name='mips64' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips64Newlib_0'> <vlnvreference library='semihosting' name='mips64Newlib' vendor='mips.ovpworld.org' version='1.0'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xfffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xfffffffff' name='DATA'/> </processorinstance> <bus addresswidth='36' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[145] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMips64Single_TLM2.0/1.0/platform.igen.xml"
files[145] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalMips64Single_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS64 Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single MIPS64 processor instance, using big endian data ordering. It creates a variety of sections of memories to satisfy various tool chain&apos;s linker scripts. (Because DMI implementations may not do on-demand allocation of memory, TLM2.0 platforms should not have full memory mappings) The TLM2.0 platform can be passed any application compiled to a MIPS elf format as the argument platform.OS.exe application.CROSS.elf Where OS is Linux or Windows. 		 		If this platform is not part of your installation, then it is available for download from www.OVPworld.org.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS64 binary files compiled with MIPS SDK CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='mips64' vendor='mips.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='stack1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1fffff' loaddress='0x100000' name='sp1'/> </memoryinstance> <memoryinstance name='stack2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x5fffff' loaddress='0x500000' name='sp1'/> </memoryinstance> <memoryinstance name='stack3'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x7fff0000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x400fffff' loaddress='0x40000000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8017ffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[146] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/MipsMaltaLinux_TLM2.0/1.0/platform.igen.xml"
files[146] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='MipsMaltaLinux_TLM2.0' purpose='2' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This is a platform representing a MIPS Malta development board. It provides the peripherals required to boot and run a Linux Operating System. A single MIPS32 architecture processor is instantiated in this platform. This instance could be duplicated to instantiate further processors to easily create an SMP platform. Attributes are provided for configuration of the generic ISA model for a specific processor. The processor model is configured to operate as a MIPS32 4KEc. The main SDRAM and Flash memory is modeled using RAM models. Both are initialised in places by the &apos;SmartLoaderLinux&apos;. The SmartLoaderLinux allows ease of use of changing kernel command lines, loading an initial ram disk and creating the boot flash(s). The operation of the SmartloaderLinux is configured using a number of attributes. The kernel attribute of the SmartLoaderLinux and the imagefile of the processor must be consistent. NOTE: a non Mips Malta peripheral &apos;AlphaDisplay16x2&apos; has been defined in this platform definition to be used for demo purposes. It should be removed if there is a memory error in the address space 0x18000100-0x18000103 If this platform is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Verification has only been carried out using Little Endian memory ordering.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='MIPS Malta User&apos;s Manual MD00048-2B-MALTA-USM-1.07.pdf 	 CoreFPGA User&apos;s Manual MD00116-2B-COREFPGA-USM-01.00.pdf 	 Linux for the MIPS Malta Development Platform Useer&apos;s Guide MD00646-2B-LINUXMALTA-USM-01.03.pdf'/> </docsection> <bus addresswidth='32' name='bus1'/> <bus addresswidth='16' name='PCIconfigBus'/> <bus addresswidth='1' name='PCIackBus'/> <bus addresswidth='3' name='cascadeBus'/> <processorinstance endian='little' mips='100.000000' name='mipsle1' simulateexceptions='T' startaddress='0xbfc00000'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <attribute content='24KEf' name='variant'/> <attribute content='disable' name='vectoredinterrupt'/> <attribute content='63' name='config1MMUSizeM1'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='i8259Int' name='hwint0'/> </processorinstance> <memoryinstance name='Core_Board_SDRAM'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <peripheralinstance name='Core_Board_SDRAM_promInit'> <vlnvreference library='peripheral' name='SmartLoaderLinux' vendor='mips.ovpworld.org' version='1.0'/> <busmasterportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x0' name='mport'/> <busslaveportconnection connection='bus1' hiaddress='0x1fc00013' loaddress='0x1fc00010' name='idport'/> <attribute content='vmlinux' name='kernel'/> <attribute content='0x00000420' name='boardid'/> <attribute content='initrd.gz' name='initrd'/> <attribute name='root'/> <attribute name='nonelinux'/> <attribute name='bootimage'/> <attribute content='console=ttyS0' name='command'/> </peripheralinstance> <bus addresswidth='32' name='flashBus'/> <memoryinstance name='Monitor_Flash'> <vlnvreference name='ram'/> <busslaveportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='sp1'/> </memoryinstance> <bridge name='map'> <busslaveportconnection connection='bus1' hiaddress='0x1e0fffff' loaddress='0x1e000000' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e0fffff' loaddress='0x1e000000' name='mp1'/> </bridge> <bridge name='remap1'> <busslaveportconnection connection='bus1' hiaddress='0x1fc0000f' loaddress='0x1fc00000' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e00000f' loaddress='0x1e000000' name='mp1'/> </bridge> <bridge name='remap2'> <busslaveportconnection connection='bus1' hiaddress='0x1fffffff' loaddress='0x1fc00014' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000014' name='mp1'/> </bridge> <peripheralinstance name='PIIX4'> <vlnvreference library='peripheral' name='82371EB' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <attribute content='10' name='PCIslot'/> </peripheralinstance> <peripheralinstance name='PIIX4-IDE'> <vlnvreference library='peripheral' name='PciIDE' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='1' name='PCIfunction'/> <attribute content='mipsel_hda' name='Drive0Name'/> <attribute content='mipsel_hdb' name='Drive1Name'/> <attribute content='mipsel_cd' name='Drive2Name'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='bus1' name='busPort'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='dmaPort'/> <netportconnection connection='intCtl_ir14' name='intOut0'/> <netportconnection connection='intCtl_ir15' name='intOut1'/> </peripheralinstance> <peripheralinstance name='PCI_USB'> <vlnvreference library='peripheral' name='PciUSB' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='2' name='PCIfunction'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='bus1' name='busPort'/> </peripheralinstance> <peripheralinstance name='PCI_PM'> <vlnvreference library='peripheral' name='PciPM' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='3' name='PCIfunction'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='bus1' name='busPort'/> </peripheralinstance> <peripheralinstance name='PCI_NET'> <vlnvreference library='peripheral' name='79C970' vendor='amd.ovpworld.org' version='1.0'/> <attribute content='11' name='PCIslot'/> <attribute content='0' name='PCIfunction'/> <attribute content='1000' name='pollDelay'/> <attribute name='redir'/> <attribute name='tftpPrefix'/> <attribute name='ethereal'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='bus1' name='busPort'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='dmaPort'/> <netportconnection connection='intCtl_ir10' name='intOut0'/> </peripheralinstance> <peripheralinstance name='intCtrlMaster'> <vlnvreference library='peripheral' name='8259A' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' hiaddress='0x18000021' loaddress='0x18000020' name='io'/> <busslaveportconnection connection='bus1' hiaddress='0x180004d0' loaddress='0x180004d0' name='elcr'/> <busmasterportconnection connection='cascadeBus' hiaddress='0x7' name='cascade'/> <busslaveportconnection connection='PCIackBus' hiaddress='0x0' loaddress='0x0' name='PCIackS'/> <netportconnection connection='i8259Int' name='intp'/> <netportconnection connection='intCtl_ir1' name='ir1'/> <netportconnection connection='intCtl_ir3' name='ir3'/> <netportconnection connection='intCtl_ir4' name='ir4'/> <netportconnection connection='i8259Cascade' name='ir2'/> <attribute content='master' name='spen'/> </peripheralinstance> <peripheralinstance name='intCtrlSlave'> <vlnvreference library='peripheral' name='8259A' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' hiaddress='0x180000a1' loaddress='0x180000a0' name='io'/> <busslaveportconnection connection='bus1' hiaddress='0x180004d1' loaddress='0x180004d1' name='elcr'/> <busslaveportconnection connection='cascadeBus' hiaddress='0x2' loaddress='0x2' name='PCIackS'/> <netportconnection connection='intCtl_ir8' name='ir0'/> <netportconnection connection='intCtl_ir10' name='ir2'/> <netportconnection connection='intCtl_ir12' name='ir4'/> <netportconnection connection='intCtl_ir14' name='ir6'/> <netportconnection connection='intCtl_ir15' name='ir7'/> <netportconnection connection='i8259Cascade' name='intp'/> <attribute content='slave' name='spen'/> </peripheralinstance> <peripheralinstance name='Ps2'> <vlnvreference library='peripheral' name='Ps2Control' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='50000' name='pollPeriod'/> <attribute name='disableInput'/> <attribute content='1' name='grabDisable'/> <busslaveportconnection connection='bus1' hiaddress='0x18000067' loaddress='0x18000060' name='config'/> <netportconnection connection='intCtl_ir1' name='kbdInterrupt'/> <netportconnection connection='intCtl_ir12' name='mouseInterrupt'/> </peripheralinstance> <peripheralinstance name='pit'> <vlnvreference library='peripheral' name='8253' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' hiaddress='0x18000043' loaddress='0x18000040' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc'> <vlnvreference library='peripheral' name='MC146818' vendor='motorola.ovpworld.org' version='1.0'/> <attribute name='timefromhost'/> <busslaveportconnection connection='bus1' hiaddress='0x18000071' loaddress='0x18000070' name='busPort'/> <netportconnection connection='intCtl_ir8' name='timerInt'/> </peripheralinstance> <peripheralinstance name='uartTTY0'> <vlnvreference library='peripheral' name='16550' vendor='national.ovpworld.org' version='1.0'/> <attribute name='infile'/> <attribute content='uartTTY0.log' name='outfile'/> <attribute name='portnum'/> <attribute content='enable' name='console'/> <attribute content='y' name='finishOnDisconnect'/> <busslaveportconnection connection='bus1' hiaddress='0x180003ff' loaddress='0x180003f8' name='bport1'/> <netportconnection connection='intCtl_ir4' name='intOut'/> </peripheralinstance> <peripheralinstance name='uartTTY1'> <vlnvreference library='peripheral' name='16550' vendor='national.ovpworld.org' version='1.0'/> <attribute name='infile'/> <attribute content='uartTTY1.log' name='outfile'/> <attribute name='portnum'/> <busslaveportconnection connection='bus1' hiaddress='0x180002ff' loaddress='0x180002f8' name='bport1'/> <netportconnection connection='intCtl_ir3' name='intOut'/> </peripheralinstance> <peripheralinstance name='uartCBUS'> <vlnvreference library='peripheral' name='16450C' vendor='mips.ovpworld.org' version='1.0'/> <attribute name='infile'/> <attribute name='outfile'/> <attribute name='portnum'/> <busslaveportconnection connection='bus1' hiaddress='0x1f00093f' loaddress='0x1f000900' name='bport1'/> </peripheralinstance> <peripheralinstance name='fd0'> <vlnvreference library='peripheral' name='82077AA' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' hiaddress='0x180003f7' loaddress='0x180003f0' name='bport1'/> </peripheralinstance> <peripheralinstance name='maltaFpga'> <vlnvreference library='peripheral' name='MaltaFPGA' vendor='mips.ovpworld.org' version='1.0'/> <attribute content='1' name='stoponsoftreset'/> <busslaveportconnection connection='bus1' hiaddress='0x1f0008ff' loaddress='0x1f000000' name='busPort1'/> <busslaveportconnection connection='bus1' hiaddress='0x1f000fff' loaddress='0x1f000a00' name='busPort2'/> </peripheralinstance> <peripheralinstance name='alphaDisplay'> <vlnvreference name='Alpha2x16Display' vendor='ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x18000103' loaddress='0x18000100' name='busPort'/> </peripheralinstance> <peripheralinstance name='sysControl'> <vlnvreference library='peripheral' name='GT6412x' vendor='marvell.ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' name='busPort'/> <busmasterportconnection connection='PCIconfigBus' hiaddress='0xffff' name='PCIconfigM'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busmasterportconnection connection='PCIackBus' hiaddress='0x1' name='PCIackM'/> <busslaveportconnection connection='PCIconfigBus' hiaddress='0xffff' loaddress='0x0' name='PCIconfigS'/> </peripheralinstance> <nets name='nets'> <net name='i8259Int'/> <net name='intCtl_ir14'/> <net name='intCtl_ir15'/> <net name='intCtl_ir10'/> <net name='intCtl_ir1'/> <net name='intCtl_ir3'/> <net name='intCtl_ir4'/> <net name='i8259Cascade'/> <net name='intCtl_ir8'/> <net name='intCtl_ir12'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[147] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/MipsMalta/1.0/platform.igen.xml"
files[147] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpMessage='Basic Usage. Linux MipsMalta executable --kernel &lt;kernel image&gt; --console &lt;Linux boot console&gt; --ramdisk &lt;initial ramdisk&gt; --disk &lt;disk file&gt; --root &lt;root partition to boot from disk' clpStdArgs='T' enableintercepts='F' library='platform' name='MipsMalta' purpose='2' releasestatus='4' stoponctrlc='T' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This is a platform representing a MIPS Malta development board. It provides the peripherals required to boot and run a Linux Operating System. A single MIPS32 architecture processor is instantiated in this platform. This instance could be duplicated to instantiate further processors to easily create an SMP platform. Attributes are provided for configuration of the generic ISA model for a specific processor. The processor model is configured to operate as a MIPS32 4KEc. The main SDRAM and Flash memory is modeled using RAM models. Both are initialised in places by the &apos;SmartLoaderLinux&apos;. The SmartLoaderLinux allows ease of use of changing kernel command lines, loading an initial ram disk and creating the boot flash(s). The operation of the SmartloaderLinux is configured using a number of attributes. The kernel attribute of the SmartLoaderLinux and the imagefile of the processor must be consistent. NOTE: a non Mips Malta peripheral &apos;AlphaDisplay16x2&apos; has been defined in this platform definition to be used for demo purposes. It should be removed if there is a memory error in the address space 0x18000100-0x18000103 If this platform is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Verification has only been carried out using Little Endian memory ordering.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='MIPS Malta User&apos;s Manual MD00048-2B-MALTA-USM-1.07.pdf MIPS Malta-R Development Platform User&apos;s Manual MD00627-2B-MALTA_R-USM-01.01.pdf CoreFPGA User&apos;s Manual MD00116-2B-COREFPGA-USM-01.00.pdf Linux for the MIPS Malta Development Platform Useer&apos;s Guide MD00646-2B-LINUXMALTA-USM-01.03.pdf'/> </docsection> <bus addresswidth='32' name='bus1'/> <bus addresswidth='32' name='busPCI'/> <bridge name='pciBr'> <busslaveportconnection connection='bus1' hiaddress='0x1bdfffff' loaddress='0x10000000' name='sp1'/> <busmasterportconnection connection='busPCI' hiaddress='0x1bdfffff' loaddress='0x10000000' name='mp1'/> </bridge> <bridge name='pciMBr'> <busslaveportconnection connection='busPCI' hiaddress='0xfffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='bus1' hiaddress='0xfffffff' loaddress='0x0' name='mp1'/> </bridge> <bus addresswidth='32' name='busPCIReMap'/> <peripheralinstance name='pciBrD'> <vlnvreference name='DynamicBridge' vendor='ovpworld.org'/> <busslaveportconnection connection='busPCI' name='sp'/> <busmasterportconnection connection='busPCIReMap' hiaddress='0xffffffff' name='mp'/> <attribute content='0x18000000' name='spLoAddress'/> <attribute content='0' name='mpLoAddress'/> <attribute content='0x4ff' name='portSize'/> <attribute content='1' name='enableBridge'/> </peripheralinstance> <bus addresswidth='16' name='PCIconfigBus'/> <bus addresswidth='1' name='PCIackBus'/> <bus addresswidth='3' name='cascadeBus'/> <processorinstance endian='little' mips='100.000000' name='mipsle1' simulateexceptions='T'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <attribute content='24KEf' name='variant'/> <attribute content='0' name='vectoredinterrupt'/> <attribute content='63' name='config1MMUSizeM1'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='i8259Int' name='hwint0'/> </processorinstance> <memoryinstance name='Core_Board_SDRAM'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Core_Board_SDRAM2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x5fffffff' loaddress='0x20000000' name='sp1'/> </memoryinstance> <peripheralinstance name='Core_Board_SDRAM_promInit'> <vlnvreference library='peripheral' name='SmartLoaderLinux' vendor='mips.ovpworld.org' version='1.0'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <busslaveportconnection connection='bus1' hiaddress='0x1fc00013' loaddress='0x1fc00010' name='idport'/> </peripheralinstance> <bus addresswidth='32' name='flashBus'/> <memoryinstance name='Monitor_Flash'> <vlnvreference name='ram'/> <busslaveportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='sp1'/> </memoryinstance> <bridge name='map'> <busslaveportconnection connection='bus1' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='mp1'/> </bridge> <bridge name='remap1'> <busslaveportconnection connection='bus1' hiaddress='0x1fc0000f' loaddress='0x1fc00000' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e00000f' loaddress='0x1e000000' name='mp1'/> </bridge> <bridge name='remap2'> <busslaveportconnection connection='bus1' hiaddress='0x1fffffff' loaddress='0x1fc00014' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000014' name='mp1'/> </bridge> <peripheralinstance name='sysControl'> <vlnvreference library='peripheral' name='GT6412x' vendor='marvell.ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' name='busPort'/> <busmasterportconnection connection='PCIconfigBus' hiaddress='0xffff' name='PCIconfigM'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='PCIconfigBus' hiaddress='0xffff' loaddress='0x0' name='PCIconfigS'/> <busmasterportconnection connection='PCIackBus' hiaddress='0x1' name='PCIackM'/> </peripheralinstance> <peripheralinstance name='PIIX4'> <vlnvreference library='peripheral' name='82371EB' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <attribute content='10' name='PCIslot'/> </peripheralinstance> <peripheralinstance name='PIIX4-IDE'> <vlnvreference library='peripheral' name='PciIDE' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='1' name='PCIfunction'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='busPCI' name='busPort'/> <busmasterportconnection connection='busPCI' hiaddress='0xffffffff' name='dmaPort'/> <netportconnection connection='intCtl_ir14' name='intOut0'/> <netportconnection connection='intCtl_ir15' name='intOut1'/> </peripheralinstance> <peripheralinstance name='PCI_PM'> <vlnvreference library='peripheral' name='PciPM' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='3' name='PCIfunction'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='busPCI' name='busPort'/> </peripheralinstance> <peripheralinstance name='PCI_NET'> <vlnvreference library='peripheral' name='79C970' vendor='amd.ovpworld.org' version='1.0'/> <attribute content='11' name='PCIslot'/> <attribute content='0' name='PCIfunction'/> <attribute content='1000' name='pollDelay'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='busPCI' name='busPort'/> <busmasterportconnection connection='busPCI' hiaddress='0xffffffff' name='dmaPort'/> <netportconnection connection='intCtl_ir10' name='intOut0'/> </peripheralinstance> <peripheralinstance name='intCtrlMaster'> <vlnvreference library='peripheral' name='8259A' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x21' loaddress='0x20' name='io'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x4d0' loaddress='0x4d0' name='elcr'/> <busmasterportconnection connection='cascadeBus' hiaddress='0x7' name='cascade'/> <busslaveportconnection connection='PCIackBus' hiaddress='0x0' loaddress='0x0' name='PCIackS'/> <netportconnection connection='i8259Int' name='intp'/> <netportconnection connection='intCtl_ir1' name='ir1'/> <netportconnection connection='intCtl_ir3' name='ir3'/> <netportconnection connection='intCtl_ir4' name='ir4'/> <netportconnection connection='i8259Cascade' name='ir2'/> <attribute content='master' name='spen'/> </peripheralinstance> <peripheralinstance name='intCtrlSlave'> <vlnvreference library='peripheral' name='8259A' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0xa1' loaddress='0xa0' name='io'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x4d1' loaddress='0x4d1' name='elcr'/> <busslaveportconnection connection='cascadeBus' hiaddress='0x2' loaddress='0x2' name='PCIackS'/> <netportconnection connection='intCtl_ir8' name='ir0'/> <netportconnection connection='intCtl_ir10' name='ir2'/> <netportconnection connection='intCtl_ir12' name='ir4'/> <netportconnection connection='intCtl_ir14' name='ir6'/> <netportconnection connection='intCtl_ir15' name='ir7'/> <netportconnection connection='i8259Cascade' name='intp'/> <attribute content='slave' name='spen'/> </peripheralinstance> <peripheralinstance name='_SUPERIO_REG_'> <vlnvreference name='SerInt' vendor='ovpworld.org'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0xb3' loaddress='0xb0' name='bport1'/> </peripheralinstance> <peripheralinstance name='vga'> <vlnvreference library='peripheral' name='GD5446' vendor='cirrus.ovpworld.org' version='1.0'/> <attribute content='50000' name='scanDelay'/> <attribute content='18' name='PCIslot'/> <attribute content='Imperas MIPS32 Malta' name='title'/> <busslaveportconnection connection='PCIconfigBus' name='PCIconfig'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x3df' loaddress='0x3b0' name='config'/> <busslaveportconnection connection='busPCI' name='memory'/> </peripheralinstance> <memoryinstance name='vgaMemRegion'> <vlnvreference name='rom'/> <busslaveportconnection connection='busPCI' hiaddress='0x100bffff' loaddress='0x100a0000' name='sp1'/> </memoryinstance> <peripheralinstance name='Ps2Control'> <vlnvreference library='peripheral' name='Ps2Control' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='50000' name='pollPeriod'/> <attribute content='1' name='grabDisable'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x67' loaddress='0x60' name='config'/> <netportconnection connection='intCtl_ir1' name='kbdInterrupt'/> <netportconnection connection='intCtl_ir12' name='mouseInterrupt'/> </peripheralinstance> <peripheralinstance name='pit'> <vlnvreference library='peripheral' name='8253' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x43' loaddress='0x40' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc'> <vlnvreference library='peripheral' name='MC146818' vendor='motorola.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x71' loaddress='0x70' name='busPort'/> <netportconnection connection='intCtl_ir8' name='timerInt'/> </peripheralinstance> <peripheralinstance name='uartTTY0'> <vlnvreference library='peripheral' name='16550' vendor='national.ovpworld.org' version='1.0'/> <attribute content='uartTTY0.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x3ff' loaddress='0x3f8' name='bport1'/> <netportconnection connection='intCtl_ir4' name='intOut'/> </peripheralinstance> <peripheralinstance name='uartTTY1'> <vlnvreference library='peripheral' name='16550' vendor='national.ovpworld.org' version='1.0'/> <attribute content='uartTTY1.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x2ff' loaddress='0x2f8' name='bport1'/> <netportconnection connection='intCtl_ir3' name='intOut'/> </peripheralinstance> <peripheralinstance name='fd0'> <vlnvreference library='peripheral' name='82077AA' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x3f7' loaddress='0x3f0' name='bport1'/> </peripheralinstance> <peripheralinstance name='uartCBUS'> <vlnvreference library='peripheral' name='16450C' vendor='mips.ovpworld.org' version='1.0'/> <attribute content='uartCBUS.log' name='outfile'/> <busslaveportconnection connection='bus1' hiaddress='0x1f00093f' loaddress='0x1f000900' name='bport1'/> </peripheralinstance> <peripheralinstance name='maltaFpga'> <vlnvreference library='peripheral' name='MaltaFPGA' vendor='mips.ovpworld.org' version='1.0'/> <attribute content='1' name='stoponsoftreset'/> <busslaveportconnection connection='bus1' hiaddress='0x1f0008ff' loaddress='0x1f000000' name='busPort1'/> <busslaveportconnection connection='bus1' hiaddress='0x1f000fff' loaddress='0x1f000a00' name='busPort2'/> </peripheralinstance> <bridge name='high2low'> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x80000000' name='sp1'/> <busmasterportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x0' name='mp1'/> </bridge> <peripheralinstance name='alphaDisplay'> <vlnvreference name='Alpha2x16Display' vendor='ovpworld.org'/> <busslaveportconnection connection='busPCIReMap' hiaddress='0x103' loaddress='0x100' name='busPort'/> </peripheralinstance> <formalarg description='The Linux Kernel image e.g. vmlinux' group='user platform config Linux' mustbespecified='F' name='kernel' type='stringvar'/> <formalarg description='Boot Linux Kernel from the specified ramdisk image e.g. initrd.gz' group='user platform config Linux' mustbespecified='F' name='ramdisk' type='stringvar'/> <formalarg description='Boot Linux Kernel from the root partition on the disk image e.g. mipsle_hda1' group='user platform config Linux' mustbespecified='F' name='disk' type='stringvar'/> <formalarg description='Specify the root partition on the disk image e.g. /dev/sda1' group='user platform config Linux' mustbespecified='F' name='root' type='stringvar'/> <formalarg description='Specify the page bits used by a Linux Kernel' group='user platform config Linux' mustbespecified='F' name='pagebits' type='uns64var'/> <formalarg description='Specify the command line console entry of the Linux Kernel command line, for example tty0' group='user platform config Linux' mustbespecified='F' name='console' type='stringvar'/> <formalarg description='Finish simulation when Malta Soft reset asserted' group='user platform config' mustbespecified='F' name='finishonhalt' type='boolvar'/> <formalarg description='Enable re-direction of IP address' group='user platform config' mustbespecified='F' name='redir' type='boolvar'/> <formalarg description='Disable the VGA graphics window.' group='user platform config' mustbespecified='F' name='nographics' type='boolvar'/> <formalarg description='Enable TFTP and specify the tftp root on the host machine.' group='user platform config' mustbespecified='F' name='tftproot' type='stringvar'/> <formalarg description='Specify a boot image to use. This replaces the default image generated by the SmartLoader.' group='user platform config' mustbespecified='F' name='bootimage' type='stringvar'/> <nets name='nets'> <net name='i8259Int'/> <net name='intCtl_ir14'/> <net name='intCtl_ir15'/> <net name='intCtl_ir10'/> <net name='intCtl_ir1'/> <net name='intCtl_ir3'/> <net name='intCtl_ir4'/> <net name='i8259Cascade'/> <net name='intCtl_ir8'/> <net name='intCtl_ir12'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[148] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMips32Single_TLM2.0/1.0/platform.igen.xml"
files[148] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalMips32Single_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS32 Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single MIPS32 processor instance, using big endian data ordering. It creates a variety of sections of memories to satisfy various tool chain&apos;s linker scripts. (Because DMI implementations may not do on-demand allocation of memory, TLM2.0 platforms should not have full memory mappings) The TLM2.0 platform can be passed any application compiled to a MIPS elf format as the argument platform.OS.exe application.CROSS.elf Where OS is Linux or Windows. 		 		If this platform is not part of your installation, then it is available for download from www.OVPworld.org.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS32 binary files compiled with MIPS SDE CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='stack1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1fffff' loaddress='0x100000' name='sp1'/> </memoryinstance> <memoryinstance name='stack2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x5fffff' loaddress='0x500000' name='sp1'/> </memoryinstance> <memoryinstance name='stack3'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x7fff0000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x400fffff' loaddress='0x40000000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8017ffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[149] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalM14KSingle_TLM2.0/1.0/platform.igen.xml"
files[149] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalM14KSingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS M14K Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single M14K processor instance, using big endian data ordering. It creates a variety of sections of memories to satisfy various tool chain&apos;s linker scripts. (Because DMI implementations may not do on-demand allocation of memory, TLM2.0 platforms should not have full memory mappings) The TLM2.0 platform can be passed any application compiled to a MIPS elf format as the argument It will also allow a port number to be specified to allow the connection of a remote GDB debugger. platform.OS.exe application.CROSS.elf &apos;gdb port&apos; Where OS is Linux or Windows The platform is rebuilt using Makefile.TLM.platform.&apos;Operating System&apos; found in the directory IMPERAS_HOME/ImperasLib/buildutils and with argument PLATFORM=OVPsim_M14K_tlm2.0 You can find the SystemC TLM2.0 example components used to build the TLM2.0 infrastructure that is used in this platform in IMPERAS_HOME/ImperasLib/source/ovpworld.org/modelSupport. 		 		If this platform is not part of your installation, then it is available for download from www.OVPworld.org'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS M14K binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <attribute content='M14K' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='stack1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1fffff' loaddress='0x100000' name='sp1'/> </memoryinstance> <memoryinstance name='stack2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x5fffff' loaddress='0x500000' name='sp1'/> </memoryinstance> <memoryinstance name='stack3'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x7fff0000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x400fffff' loaddress='0x40000000' name='sp1'/> </memoryinstance> <memoryinstance name='high_mem2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8017ffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[150] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMips32Single/1.0/platform.igen.xml"
files[150] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalMips32Single' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an MIPS32 Processor (variant 4Km). The bare metal platform instantiates a single MIPS32 processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an MIPS32 elf format. ./platform.exe application.elf If this platform is not part of your installation, then it is available for download from www.OVPworld.org.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS32 binary files compiled with MIPS SDE CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu0'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips32SDE_0'> <vlnvreference name='mips32SDE' vendor='mips.ovpworld.org'/> </extlibrary> <attribute content='4Km' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[151] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalM14KSingle/1.0/platform.igen.xml"
files[151] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalM14KSingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS M14K Processor. The bare metal platform instantiates a single M14K processor instance, using big endian data ordering. The ICM platform can be passed any application compiled to a MIPS elf format as the argument It will also allow a port number to be specified to allow the connection of a remote GDB debugger. platform.OS.exe application.CROSS.elf &apos;gdb port&apos; Where OS is Linux or Windows'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS M14K binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu0'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips32Newlib_0'> <vlnvreference library='semihosting' name='mips32Newlib' vendor='mips.ovpworld.org' version='1.0'/> </extlibrary> <attribute content='M14K' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[152] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMipsSingle/1.0/platform.igen.xml"
files[152] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalMipsSingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS Processor. The bare metal platform instantiates a single MIPS processor instance, using big endian data ordering. It creates memory across the full address space 0x00000000 to 0xffffffff. The platform can be passed any application compiled to a MIPS elf format as the argument, select the variant of processor that should be used platform.OS.exe application.CROSS.elf &apos;port number for connecting GDB&apos; Where OS is Linux or Windows and CROSS is the CrossCompiler toolchain used A further option may be added to the command line to specify the port to attach the debugger.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS32 binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu0'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org' version='1.0'/> <extlibrary directLoad='T' name='mips32Newlib_0'> <vlnvreference library='semihosting' name='mips32Newlib' vendor='mips.ovpworld.org' version='1.0'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[153] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMipsDual/1.0/platform.igen.xml"
files[153] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='T' library='platform' name='BareMetalMipsDual' purpose='0' releasestatus='4' stoponctrlc='T' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS32 Processor (default 74Kc). The bare metal platform instantiates two MIPS32 processor instances. The processor operates using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to a MIPS elf format. The same application executes on each processor. There is no sharing of data. It may also be passed a new variant to be used (default 74Kc) ./platform.OS.exe --program application.CROSS.elf [--variant &lt;model variant&gt;]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS32 binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' id='0' mips='100.000000' name='cpu0'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips32Newlib_0'> <vlnvreference name='mips32Newlib' vendor='mips.ovpworld.org'/> </extlibrary> <attribute content='74Kc' name='variant'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus0'/> <memoryinstance name='memory0'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus0' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <processorinstance endian='big' id='1' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips32Newlib_1'> <vlnvreference name='mips32Newlib' vendor='mips.ovpworld.org'/> </extlibrary> <attribute content='74Kc' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[154] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/platform/BareMetalMips32Dual/1.0/platform.igen.xml"
files[154] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='T' library='platform' name='BareMetalMips32Dual' purpose='0' releasestatus='4' stoponctrlc='T' vendor='mips.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for a MIPS32 Processor (default 4Km). The bare metal platform instantiates two MIPS32 processor instances. The processor operates using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to a MIPS elf format. The same application executes on each processor. There is no sharing of data. It may also be passed a new variant to be used (default 4Km) ./platform.OS.exe --program application.CROSS.elf [--variant &lt;model variant&gt;]'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of MIPS MIPS32 binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' id='0' mips='100.000000' name='cpu0'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips32SDE_0'> <vlnvreference name='mips32SDE' vendor='mips.ovpworld.org'/> </extlibrary> <attribute content='4Km' name='variant'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus0'/> <memoryinstance name='memory0'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus0' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <processorinstance endian='big' id='1' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org'/> <extlibrary directLoad='T' name='mips32SDE_1'> <vlnvreference name='mips32SDE' vendor='mips.ovpworld.org'/> </extlibrary> <attribute content='4Km' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[155] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/processor/mips64/1.0/mips64.igen.xml"
files[155] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='mips64Newlib' defaultsemihostvendor='mips.ovpworld.org' defaultsemihostversion='1.0' elfcode='8' endian='either' family='MIPS64' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/mips-sde-elf-gdb' groupH='Classic' groupL='5K' imagefile='model' library='processor' name='mips64' procdoc='$IMPERAS_HOME/ImperasLib/source/mips.ovpworld.org/processor/mips64/1.0/doc/OVP_Model_Specific_Information_mips64_generic.pdf' releasestatus='4' useindefaultplatform='F' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='MIPS64 Configurable Processor Model'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Cache model not implemented on mips64 variants'/> <doctext name='txt_1' text='If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='MIPS64 Instruction set implemented'/> <doctext name='txt_1' text='MMU Type: Standard TLB'/> <doctext name='txt_2' text='FPU implemented'/> <doctext name='txt_3' text='Vectored interrupts implemented'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor variant'/> </docsection> <enum name='5Kf' value='0'/> <enum name='5Kc' value='1'/> <enum name='5KEf' value='2'/> <enum name='5KEc' value='3'/> </formalattribute> <formalattribute name='mipsHexFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Load a MIPS hex file (test-mode)'/> </docsection> </formalattribute> <formalattribute name='IMPERAS_MIPS_AVP_OPCODES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)'/> </docsection> </formalattribute> <formalattribute name='cacheIndexBypassTLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='When set, cache index ops do not generate TLB exceptions'/> </docsection> </formalattribute> <formalattribute name='MIPS_TRACE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-format trace output'/> </docsection> </formalattribute> <formalattribute name='supervisorMode' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override whether processor implements supervisor mode'/> </docsection> </formalattribute> <formalattribute name='busErrors' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions'/> </docsection> </formalattribute> <formalattribute name='fixedMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)'/> </docsection> </formalattribute> <formalattribute name='removeDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)'/> </docsection> </formalattribute> <formalattribute name='removeCMP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)'/> </docsection> </formalattribute> <formalattribute name='removeFP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the FP-Present configuration when true (sets Config1.FP to 0)'/> </docsection> </formalattribute> <formalattribute name='isISA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify ISA model (reset address from ELF, all coprocessors enabled)'/> </docsection> </formalattribute> <formalattribute name='hiddenTLBentries' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance'/> </docsection> </formalattribute> <formalattribute name='ITCNumEntries' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC cells present (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='ITCNumFIFO' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='MTFPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)'/> </docsection> </formalattribute> <formalattribute name='supportDenormals' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify that the FPU supports denormal operands and results'/> </docsection> </formalattribute> <formalattribute name='VPE0MaxTC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the maximum TCs initially on VPE0'/> </docsection> </formalattribute> <formalattribute name='segBits' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the number of address bits implemented for 64 bit segments (MIPS64 Only)'/> </docsection> </formalattribute> <formalattribute name='mpuRegions' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of regions for memory protection unit'/> </docsection> </formalattribute> <formalattribute name='mvpconf0vpe' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PVPE'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tc' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PTC'/> </docsection> </formalattribute> <formalattribute name='mvpconf0pcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PCP'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.TCP'/> </docsection> </formalattribute> <formalattribute name='configDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.DSP (data scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configISP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.ISP (instruction scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configK0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K0 (set Kseg0 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configKU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.KU (set Useg cacheability)'/> </docsection> </formalattribute> <formalattribute name='configK23' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K23 (set Kseg23 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configMDU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MDU (iterative multiply/divide unit)'/> </docsection> </formalattribute> <formalattribute name='configMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MM (merging mode for write)'/> </docsection> </formalattribute> <formalattribute name='configMT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MT'/> </docsection> </formalattribute> <formalattribute name='configSB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.SB (simple bus transfers only)'/> </docsection> </formalattribute> <formalattribute name='MIPS16eASE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.CA (enables the MIPS16e ASE)'/> </docsection> </formalattribute> <formalattribute name='config1DA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DA (Dcache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1DL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DL (Dcache line size)'/> </docsection> </formalattribute> <formalattribute name='config1DS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DS (Dcache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1EP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.EP (EJTag present)'/> </docsection> </formalattribute> <formalattribute name='config1IA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IA (Icache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1IL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IL (Icache line size)'/> </docsection> </formalattribute> <formalattribute name='config1IS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IS (Icache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1MMUSizeM1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.MMUSizeM1 (number of MMU entries-1)'/> </docsection> </formalattribute> <formalattribute name='config1WR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.WR (watchpoint registers present)'/> </docsection> </formalattribute> <formalattribute name='config1FP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.FP (FPU present)'/> </docsection> </formalattribute> <formalattribute name='config3BI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BI'/> </docsection> </formalattribute> <formalattribute name='config3BP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BP'/> </docsection> </formalattribute> <formalattribute name='config3CDMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CDMM'/> </docsection> </formalattribute> <formalattribute name='config3CTXTC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CTXTC'/> </docsection> </formalattribute> <formalattribute name='config3DSPP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSPP'/> </docsection> </formalattribute> <formalattribute name='config3DSP2P' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSP2P'/> </docsection> </formalattribute> <formalattribute name='config3IPLW' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.IPLW'/> </docsection> </formalattribute> <formalattribute name='config3ISA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISA'/> </docsection> </formalattribute> <formalattribute name='config3ISAOnExc' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISAOnExc'/> </docsection> </formalattribute> <formalattribute name='config3ITL' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ITL'/> </docsection> </formalattribute> <formalattribute name='config3LPA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.LPA'/> </docsection> </formalattribute> <formalattribute name='config3MCU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MCU'/> </docsection> </formalattribute> <formalattribute name='config3MMAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MMAR'/> </docsection> </formalattribute> <formalattribute name='config3RXI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.RXI'/> </docsection> </formalattribute> <formalattribute name='config3SC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.SC'/> </docsection> </formalattribute> <formalattribute name='config3ULRI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ULRI'/> </docsection> </formalattribute> <formalattribute name='externalinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VEIC (enables the use of an external interrupt controller)'/> </docsection> </formalattribute> <formalattribute name='vectoredinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VInt (enables vectored interrupts)'/> </docsection> </formalattribute> <formalattribute name='config3VZ' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VZ'/> </docsection> </formalattribute> <formalattribute name='config4AE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.AE'/> </docsection> </formalattribute> <formalattribute name='config4IE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.IE'/> </docsection> </formalattribute> <formalattribute name='config4MMUConfig' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)'/> </docsection> </formalattribute> <formalattribute name='config4MMUExtDef' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUExtDef'/> </docsection> </formalattribute> <formalattribute name='config4VTLBSizeExt' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.VTLBSizeExt'/> </docsection> </formalattribute> <formalattribute name='config5EVA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.EVA'/> </docsection> </formalattribute> <formalattribute name='config5NFExists' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.NFExists'/> </docsection> </formalattribute> <formalattribute name='config5MSAEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MSAEn'/> </docsection> </formalattribute> <formalattribute name='config6FTLBEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config6.FTLBEn'/> </docsection> </formalattribute> <formalattribute name='config7AR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.AR (Alias removed Data cache)'/> </docsection> </formalattribute> <formalattribute name='config7DCIDX_MODE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.DCIDX_MODE'/> </docsection> </formalattribute> <formalattribute name='config7HCI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.HCI (Hardware Cache Initialization)'/> </docsection> </formalattribute> <formalattribute name='config7IAR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.IAR (Alias removed Instruction cache)'/> </docsection> </formalattribute> <formalattribute name='config7WII' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.WII (wait IE/IXMT ignore)'/> </docsection> </formalattribute> <formalattribute name='fcsrABS2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.ABS2008 (ABS/NEG compliant with IEEE 754-2008)'/> </docsection> </formalattribute> <formalattribute name='fcsrNAN2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.NAN2008 (QNaN/SNaN encodings match IEEE 754-2008 recommendation)'/> </docsection> </formalattribute> <formalattribute name='firPS' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FIR.PS (PS floating point type implemented)'/> </docsection> </formalattribute> <formalattribute name='firHas2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FIR.Has2008 (one or more IEEE 754-2008 features present)'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override IntCtl.IPFDC'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override IntCtl.IPTI'/> </docsection> </formalattribute> <formalattribute name='pridRevision' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override PRId.Revision'/> </docsection> </formalattribute> <formalattribute name='srsctlHSS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SRSCtl.HSS (number of shadow register sets)'/> </docsection> </formalattribute> <formalattribute name='ExceptionBase' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)'/> </docsection> </formalattribute> <formalattribute name='UseExceptionBase' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits'/> </docsection> </formalattribute> <formalattribute name='EIC_OPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the external interrupt controller EIC_OPTION'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Core reset'/> </docsection> </netport> <netport mustbeconnected='F' name='dint' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <command name='mipsCOP0'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;register&gt; &lt;select&gt;'/> </docsection> </command> <command name='mipsCacheDisable'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheEnable'> <docsection name='doc' text='Description'> <doctext name='txt' text='-tag|-full'/> </docsection> </command> <command name='mipsCacheRatio'> <docsection name='doc' text='Description'> <doctext name='txt' text='-icache|-dcache'/> </docsection> </command> <command name='mipsCacheReport'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheReset'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheTrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='-on|-off [-nocached|-nouncached] [-noicache|-nodcache] [-noartifact|-notrue]'/> </docsection> </command> <command name='mipsDebugFlags'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;value&gt;'/> </docsection> </command> <command name='mipsReadRegister'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;resource&gt; &lt;offset&gt;'/> </docsection> </command> <command name='mipsReadTLBEntry'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;index&gt;'/> </docsection> </command> <command name='mipsTLBDump'/> <command name='mipsTLBGetPhys'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;virtual address&gt; &lt;ASID&gt;'/> </docsection> </command> <command name='mipsWriteRegister'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;resource&gt; &lt;offset&gt; &lt;value&gt;'/> </docsection> </command> <command name='mipsWriteTLBEntry'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;index&gt; &lt;lo0&gt; &lt;lo1&gt; &lt;hi0&gt; &lt;mask&gt;'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Int'/> <exception code='1' name='Mod'/> <exception code='2' name='TLBL'/> <exception code='3' name='TLBS'/> <exception code='4' name='AdEL'/> <exception code='5' name='AdES'/> <exception code='6' name='IBE'/> <exception code='7' name='DBE'/> <exception code='8' name='Sys'/> <exception code='9' name='Bp'/> <exception code='10' name='RI'/> <exception code='11' name='CpU'/> <exception code='12' name='Ov'/> <exception code='13' name='Tr'/> <exception code='15' name='FPE'/> <exception code='16' name='Impl1'/> <exception code='17' name='Impl2'/> <exception code='18' name='C2E'/> <exception code='19' name='TLBRI'/> <exception code='20' name='TLBXI'/> <exception code='22' name='MDMX'/> <exception code='23' name='WATCH'/> <exception code='24' name='MCheck'/> <exception code='25' name='Thread'/> <exception code='26' name='DSPDis'/> <exception code='29' name='Prot'/> <exception code='30' name='CacheErr'/> </exceptions> <modes name='Modes'> <mode code='0' name='KERNEL'/> <mode code='1' name='DEBUG'/> <mode code='2' name='SUPERVISOR'/> <mode code='3' name='USER'/> </modes> <registers name='Core'> <register name='zero' readonly='T' type='0' width='64'/> <register name='at' readonly='F' type='0' width='64'/> <register name='v0' readonly='F' type='0' width='64'/> <register name='v1' readonly='F' type='0' width='64'/> <register name='a0' readonly='F' type='0' width='64'/> <register name='a1' readonly='F' type='0' width='64'/> <register name='a2' readonly='F' type='0' width='64'/> <register name='a3' readonly='F' type='0' width='64'/> <register name='t0' readonly='F' type='0' width='64'/> <register name='t1' readonly='F' type='0' width='64'/> <register name='t2' readonly='F' type='0' width='64'/> <register name='t3' readonly='F' type='0' width='64'/> <register name='t4' readonly='F' type='0' width='64'/> <register name='t5' readonly='F' type='0' width='64'/> <register name='t6' readonly='F' type='0' width='64'/> <register name='t7' readonly='F' type='0' width='64'/> <register name='s0' readonly='F' type='0' width='64'/> <register name='s1' readonly='F' type='0' width='64'/> <register name='s2' readonly='F' type='0' width='64'/> <register name='s3' readonly='F' type='0' width='64'/> <register name='s4' readonly='F' type='0' width='64'/> <register name='s5' readonly='F' type='0' width='64'/> <register name='s6' readonly='F' type='0' width='64'/> <register name='s7' readonly='F' type='0' width='64'/> <register name='t8' readonly='F' type='0' width='64'/> <register name='t9' readonly='F' type='0' width='64'/> <register name='k0' readonly='F' type='0' width='64'/> <register name='k1' readonly='F' type='0' width='64'/> <register name='gp' readonly='F' type='0' width='64'/> <register name='sp' readonly='F' type='2' width='64'/> <register name='s8' readonly='F' type='3' width='64'/> <register name='ra' readonly='F' type='0' width='64'/> <register name='pc' readonly='F' type='1' width='64'/> </registers> <registers name='FPU'> <register name='f0' readonly='F' type='0' width='64'/> <register name='f1' readonly='F' type='0' width='64'/> <register name='f2' readonly='F' type='0' width='64'/> <register name='f3' readonly='F' type='0' width='64'/> <register name='f4' readonly='F' type='0' width='64'/> <register name='f5' readonly='F' type='0' width='64'/> <register name='f6' readonly='F' type='0' width='64'/> <register name='f7' readonly='F' type='0' width='64'/> <register name='f8' readonly='F' type='0' width='64'/> <register name='f9' readonly='F' type='0' width='64'/> <register name='f10' readonly='F' type='0' width='64'/> <register name='f11' readonly='F' type='0' width='64'/> <register name='f12' readonly='F' type='0' width='64'/> <register name='f13' readonly='F' type='0' width='64'/> <register name='f14' readonly='F' type='0' width='64'/> <register name='f15' readonly='F' type='0' width='64'/> <register name='f16' readonly='F' type='0' width='64'/> <register name='f17' readonly='F' type='0' width='64'/> <register name='f18' readonly='F' type='0' width='64'/> <register name='f19' readonly='F' type='0' width='64'/> <register name='f20' readonly='F' type='0' width='64'/> <register name='f21' readonly='F' type='0' width='64'/> <register name='f22' readonly='F' type='0' width='64'/> <register name='f23' readonly='F' type='0' width='64'/> <register name='f24' readonly='F' type='0' width='64'/> <register name='f25' readonly='F' type='0' width='64'/> <register name='f26' readonly='F' type='0' width='64'/> <register name='f27' readonly='F' type='0' width='64'/> <register name='f28' readonly='F' type='0' width='64'/> <register name='f29' readonly='F' type='0' width='64'/> <register name='f30' readonly='F' type='0' width='64'/> <register name='f31' readonly='F' type='0' width='64'/> <register name='fsr' readonly='F' type='0' width='64'/> <register name='fir' readonly='T' type='0' width='64'/> </registers> <registers name='DSP'> <register name='lo' readonly='F' type='0' width='64'/> <register name='hi' readonly='F' type='0' width='64'/> <register name='lo1' readonly='F' type='0' width='64'/> <register name='hi1' readonly='F' type='0' width='64'/> <register name='lo2' readonly='F' type='0' width='64'/> <register name='hi2' readonly='F' type='0' width='64'/> <register name='lo3' readonly='F' type='0' width='64'/> <register name='hi3' readonly='F' type='0' width='64'/> <register name='dspctl' readonly='F' type='0' width='64'/> </registers> <registers name='COP0'> <register name='sr' readonly='F' type='0' width='64'/> <register name='bad' readonly='F' type='0' width='64'/> <register name='cause' readonly='F' type='0' width='64'/> <register name='index' readonly='F' type='0' width='64'/> <register name='random' readonly='F' type='0' width='64'/> <register name='entrylo0' readonly='F' type='0' width='64'/> <register name='entrylo1' readonly='F' type='0' width='64'/> <register name='context' readonly='F' type='0' width='64'/> <register name='pagemask' readonly='F' type='0' width='64'/> <register name='wired' readonly='F' type='0' width='64'/> <register name='hwrena' readonly='F' type='0' width='64'/> <register name='badvaddr' readonly='F' type='0' width='64'/> <register name='count' readonly='F' type='0' width='64'/> <register name='entryhi' readonly='F' type='0' width='64'/> <register name='compare' readonly='F' type='0' width='64'/> <register name='status' readonly='F' type='0' width='64'/> <register name='intctl' readonly='F' type='0' width='64'/> <register name='srsctl' readonly='F' type='0' width='64'/> <register name='srsmap' readonly='F' type='0' width='64'/> <register name='epc' readonly='F' type='0' width='64'/> <register name='prid' readonly='F' type='0' width='64'/> <register name='ebase' readonly='F' type='0' width='64'/> <register name='config' readonly='F' type='0' width='64'/> <register name='config1' readonly='F' type='0' width='64'/> <register name='config2' readonly='F' type='0' width='64'/> <register name='config3' readonly='F' type='0' width='64'/> <register name='lladdr' readonly='F' type='0' width='64'/> <register name='xcontext' readonly='F' type='0' width='64'/> <register name='debug' readonly='F' type='0' width='64'/> <register name='depc' readonly='F' type='0' width='64'/> <register name='errorepc' readonly='F' type='0' width='64'/> <register name='desave' readonly='F' type='0' width='64'/> </registers> <registers name='Integration_support'> <register name='stop' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[156] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/processor/mips32/1.0/mips32.igen.xml"
files[156] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='mips32SDE' defaultsemihostvendor='mips.ovpworld.org' defaultsemihostversion='1.0' elfcode='8' endian='either' family='MIPS32' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/mips-sde-elf-gdb' imagefile='model' library='processor' name='mips32' procdoc='$IMPERAS_HOME/ImperasLib/source/mips.ovpworld.org/processor/mips32/1.0/doc/OVP_Model_Specific_Information_mips32_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='MIPS32 Configurable Processor Model'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='If this model is not part of your installation, then it is available for download from www.OVPworld.org/MIPSuser.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='ISA model - generic instruction set, minimal COP0 implementation'/> <doctext name='txt_1' text='MIPS32 Instruction set implemented'/> <doctext name='txt_2' text='FPU implemented'/> <doctext name='txt_3' text='DSP ASE Rev 2 implemented'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor variant'/> </docsection> <enum name='ISA' value='0'/> <enum name='M14K' value='1'/> <enum name='M14KcTLB' value='2'/> <enum name='M14KcFMM' value='3'/> <enum name='4KEc' value='4'/> <enum name='4KEm' value='5'/> <enum name='4KEp' value='6'/> <enum name='M4K' value='7'/> <enum name='4Kc' value='8'/> <enum name='4Km' value='9'/> <enum name='4Kp' value='10'/> <enum name='24Kc' value='11'/> <enum name='24Kf' value='12'/> <enum name='24KEc' value='13'/> <enum name='24KEf' value='14'/> <enum name='34Kc' value='15'/> <enum name='34Kf' value='16'/> <enum name='34Kn' value='17'/> <enum name='74Kc' value='18'/> <enum name='74Kf' value='19'/> <enum name='1004Kc' value='20'/> <enum name='1004Kf' value='21'/> <enum name='1074Kc' value='22'/> <enum name='1074Kf' value='23'/> <enum name='microAptivC' value='24'/> <enum name='microAptivP' value='25'/> <enum name='microAptivCF' value='26'/> <enum name='interAptiv' value='27'/> <enum name='interAptivUP' value='28'/> <enum name='proAptiv' value='29'/> </formalattribute> <formalattribute name='cacheenable' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select cache model mode'/> </docsection> <enum name='default' value='0'/> <enum name='tag' value='1'/> <enum name='full' value='2'/> </formalattribute> <formalattribute name='cachedebug' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Cache debug flags'/> </docsection> </formalattribute> <formalattribute name='cacheextbiuinfo' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Pointer to platform-provided BIU cache info structure'/> </docsection> </formalattribute> <formalattribute name='mipsHexFile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Load a MIPS hex file (test-mode)'/> </docsection> </formalattribute> <formalattribute name='IMPERAS_MIPS_AVP_OPCODES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)'/> </docsection> </formalattribute> <formalattribute name='cacheIndexBypassTLB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='When set, cache index ops do not generate TLB exceptions'/> </docsection> </formalattribute> <formalattribute name='MIPS_TRACE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable MIPS-format trace output'/> </docsection> </formalattribute> <formalattribute name='supervisorMode' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override whether processor implements supervisor mode'/> </docsection> </formalattribute> <formalattribute name='busErrors' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions'/> </docsection> </formalattribute> <formalattribute name='fixedMMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)'/> </docsection> </formalattribute> <formalattribute name='removeDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)'/> </docsection> </formalattribute> <formalattribute name='removeCMP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)'/> </docsection> </formalattribute> <formalattribute name='removeFP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the FP-Present configuration when true (sets Config1.FP to 0)'/> </docsection> </formalattribute> <formalattribute name='isISA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify ISA model (reset address from ELF, all coprocessors enabled)'/> </docsection> </formalattribute> <formalattribute name='hiddenTLBentries' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance'/> </docsection> </formalattribute> <formalattribute name='ITCNumEntries' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC cells present (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='ITCNumFIFO' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)'/> </docsection> </formalattribute> <formalattribute name='MTFPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)'/> </docsection> </formalattribute> <formalattribute name='supportDenormals' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable to specify that the FPU supports denormal operands and results'/> </docsection> </formalattribute> <formalattribute name='VPE0MaxTC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the maximum TCs initially on VPE0'/> </docsection> </formalattribute> <formalattribute name='mpuRegions' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of regions for memory protection unit'/> </docsection> </formalattribute> <formalattribute name='mvpconf0vpe' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PVPE'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tc' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PTC'/> </docsection> </formalattribute> <formalattribute name='mvpconf0pcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.PCP'/> </docsection> </formalattribute> <formalattribute name='mvpconf0tcp' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override MVPConf0.TCP'/> </docsection> </formalattribute> <formalattribute name='configDSP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.DSP (data scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configISP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.ISP (instruction scratchpad RAM present)'/> </docsection> </formalattribute> <formalattribute name='configK0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K0 (set Kseg0 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configKU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.KU (set Useg cacheability)'/> </docsection> </formalattribute> <formalattribute name='configK23' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config.K23 (set Kseg23 cacheability)'/> </docsection> </formalattribute> <formalattribute name='configMDU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MDU (iterative multiply/divide unit)'/> </docsection> </formalattribute> <formalattribute name='configMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MM (merging mode for write)'/> </docsection> </formalattribute> <formalattribute name='configMT' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.MT'/> </docsection> </formalattribute> <formalattribute name='configSB' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config.SB (simple bus transfers only)'/> </docsection> </formalattribute> <formalattribute name='MIPS16eASE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.CA (enables the MIPS16e ASE)'/> </docsection> </formalattribute> <formalattribute name='config1DA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DA (Dcache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1DL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DL (Dcache line size)'/> </docsection> </formalattribute> <formalattribute name='config1DS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.DS (Dcache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1EP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.EP (EJTag present)'/> </docsection> </formalattribute> <formalattribute name='config1IA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IA (Icache associativity)'/> </docsection> </formalattribute> <formalattribute name='config1IL' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IL (Icache line size)'/> </docsection> </formalattribute> <formalattribute name='config1IS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.IS (Icache sets per way)'/> </docsection> </formalattribute> <formalattribute name='config1MMUSizeM1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.MMUSizeM1 (number of MMU entries-1)'/> </docsection> </formalattribute> <formalattribute name='config1WR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.WR (watchpoint registers present)'/> </docsection> </formalattribute> <formalattribute name='config1FP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config1.FP (FPU present)'/> </docsection> </formalattribute> <formalattribute name='config3BI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BI'/> </docsection> </formalattribute> <formalattribute name='config3BP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.BP'/> </docsection> </formalattribute> <formalattribute name='config3CDMM' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CDMM'/> </docsection> </formalattribute> <formalattribute name='config3CTXTC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.CTXTC'/> </docsection> </formalattribute> <formalattribute name='config3DSPP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSPP'/> </docsection> </formalattribute> <formalattribute name='config3DSP2P' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.DSP2P'/> </docsection> </formalattribute> <formalattribute name='config3IPLW' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.IPLW'/> </docsection> </formalattribute> <formalattribute name='config3ISA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISA'/> </docsection> </formalattribute> <formalattribute name='config3ISAOnExc' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ISAOnExc'/> </docsection> </formalattribute> <formalattribute name='config3ITL' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ITL'/> </docsection> </formalattribute> <formalattribute name='config3MCU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MCU'/> </docsection> </formalattribute> <formalattribute name='config3MMAR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.MMAR'/> </docsection> </formalattribute> <formalattribute name='config3RXI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.RXI'/> </docsection> </formalattribute> <formalattribute name='config3SC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.SC'/> </docsection> </formalattribute> <formalattribute name='config3ULRI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.ULRI'/> </docsection> </formalattribute> <formalattribute name='externalinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VEIC (enables the use of an external interrupt controller)'/> </docsection> </formalattribute> <formalattribute name='vectoredinterrupt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VInt (enables vectored interrupts)'/> </docsection> </formalattribute> <formalattribute name='config3VZ' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config3.VZ'/> </docsection> </formalattribute> <formalattribute name='config4AE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.AE'/> </docsection> </formalattribute> <formalattribute name='config4IE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.IE'/> </docsection> </formalattribute> <formalattribute name='config4MMUConfig' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)'/> </docsection> </formalattribute> <formalattribute name='config4MMUExtDef' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.MMUExtDef'/> </docsection> </formalattribute> <formalattribute name='config4VTLBSizeExt' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config4.VTLBSizeExt'/> </docsection> </formalattribute> <formalattribute name='config5EVA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.EVA'/> </docsection> </formalattribute> <formalattribute name='config5NFExists' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.NFExists'/> </docsection> </formalattribute> <formalattribute name='config5MSAEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config5.MSAEn'/> </docsection> </formalattribute> <formalattribute name='config6FTLBEn' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override power on value of Config6.FTLBEn'/> </docsection> </formalattribute> <formalattribute name='config7AR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.AR (Alias removed Data cache)'/> </docsection> </formalattribute> <formalattribute name='config7DCIDX_MODE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.DCIDX_MODE'/> </docsection> </formalattribute> <formalattribute name='config7HCI' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.HCI (Hardware Cache Initialization)'/> </docsection> </formalattribute> <formalattribute name='config7IAR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.IAR (Alias removed Instruction cache)'/> </docsection> </formalattribute> <formalattribute name='config7WII' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override Config7.WII (wait IE/IXMT ignore)'/> </docsection> </formalattribute> <formalattribute name='fcsrABS2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.ABS2008 (ABS/NEG compliant with IEEE 754-2008)'/> </docsection> </formalattribute> <formalattribute name='fcsrNAN2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FCSR.NAN2008 (QNaN/SNaN encodings match IEEE 754-2008 recommendation)'/> </docsection> </formalattribute> <formalattribute name='firPS' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FIR.PS (PS floating point type implemented)'/> </docsection> </formalattribute> <formalattribute name='firHas2008' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override FIR.Has2008 (one or more IEEE 754-2008 features present)'/> </docsection> </formalattribute> <formalattribute name='intctlIPFDC' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override IntCtl.IPFDC'/> </docsection> </formalattribute> <formalattribute name='intctlIPTI' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override IntCtl.IPTI'/> </docsection> </formalattribute> <formalattribute name='pridRevision' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override PRId.Revision'/> </docsection> </formalattribute> <formalattribute name='srsctlHSS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override SRSCtl.HSS (number of shadow register sets)'/> </docsection> </formalattribute> <formalattribute name='ExceptionBase' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)'/> </docsection> </formalattribute> <formalattribute name='UseExceptionBase' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits'/> </docsection> </formalattribute> <formalattribute name='firstBEVExceptionBaseMaskBit' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify LSB position of GCR_Cx_RESET_EXT_BASE.BEVExceptionBaseMask field. Only used when SegCtl present'/> </docsection> </formalattribute> <formalattribute name='EVAReset' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set to one to reset into non-legacy address map and BEV location. Only used when non-CMP and SegCtl present'/> </docsection> </formalattribute> <formalattribute name='ExceptionBaseMask' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the ExceptionBaseMask value used for bits [27:firstBEVExceptionBaseMaskBit]. Only used when non-CMP and SegCtl present'/> </docsection> </formalattribute> <formalattribute name='ExceptionBasePA' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bits [35:29] of the physical address for the BEV overlays. Only used when non-CMP and SegCtl present'/> </docsection> </formalattribute> <formalattribute name='GIC_EX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GIC unit present'/> </docsection> </formalattribute> <formalattribute name='CPC_EX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: CPC unit present'/> </docsection> </formalattribute> <formalattribute name='TIMER_ROUTABLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: cpu timer interrupt routable within cluster'/> </docsection> </formalattribute> <formalattribute name='SWINT_ROUTABLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: software interrupt routable within cluster'/> </docsection> </formalattribute> <formalattribute name='GCR_PCORES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CONFIG.PCORES (number of cores-1)'/> </docsection> </formalattribute> <formalattribute name='GCR_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)'/> </docsection> </formalattribute> <formalattribute name='GCR_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_CACHE_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CACHE_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_CACHE_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_CACHE_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_IOCU1_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_IOCU1_REV.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_IOCU1_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GCR_IOCU1_REV.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_NUMINTERRUPTS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS'/> </docsection> </formalattribute> <formalattribute name='GIC_COUNTBITS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.COUNTBITS'/> </docsection> </formalattribute> <formalattribute name='GIC_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_REVISION.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_REVISION.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GIC_PVPES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override GIC_SH_CONFIG.PVPE'/> </docsection> </formalattribute> <formalattribute name='CPC_MICROSTEP' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_SEQDEL.MICROSTEP'/> </docsection> </formalattribute> <formalattribute name='CPC_RAILDELAY' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_RAIL.RAILDELAY'/> </docsection> </formalattribute> <formalattribute name='CPC_RESETLEN' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_RESETLEN.RESETLEN'/> </docsection> </formalattribute> <formalattribute name='CPC_MINOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_REVISION.MINOR_REV'/> </docsection> </formalattribute> <formalattribute name='CPC_MAJOR_REV' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: override CPC_REVISION.MAJOR_REV'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 0'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 1'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 2'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_RESET_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_BASE for core 3'/> </docsection> </formalattribute> <formalattribute name='GCR_C0_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 0. Only used when SegCtl present'/> </docsection> </formalattribute> <formalattribute name='GCR_C1_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 1. Only used when SegCtl present'/> </docsection> </formalattribute> <formalattribute name='GCR_C2_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 2. Only used when SegCtl present'/> </docsection> </formalattribute> <formalattribute name='GCR_C3_RESET_EXT_BASE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CMP system only: GCR_CL_RESET_EXT_BASE for core 3. Only used when SegCtl present'/> </docsection> </formalattribute> <formalattribute name='EIC_OPTION' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the external interrupt controller EIC_OPTION'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Core reset'/> </docsection> </netport> <netport mustbeconnected='F' name='dint' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Debug external interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint1' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint2' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint3' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint4' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='hwint5' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-maskable external interrupt'/> </docsection> </netport> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <command name='mipsCOP0'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;register&gt; &lt;select&gt;'/> </docsection> </command> <command name='mipsCacheDisable'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheEnable'> <docsection name='doc' text='Description'> <doctext name='txt' text='-tag|-full'/> </docsection> </command> <command name='mipsCacheRatio'> <docsection name='doc' text='Description'> <doctext name='txt' text='-icache|-dcache'/> </docsection> </command> <command name='mipsCacheReport'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheReset'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </command> <command name='mipsCacheTrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='-on|-off [-nocached|-nouncached] [-noicache|-nodcache] [-noartifact|-notrue]'/> </docsection> </command> <command name='mipsDebugFlags'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;value&gt;'/> </docsection> </command> <command name='mipsReadRegister'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;resource&gt; &lt;offset&gt;'/> </docsection> </command> <command name='mipsWriteRegister'> <docsection name='doc' text='Description'> <doctext name='txt' text='&lt;resource&gt; &lt;offset&gt; &lt;value&gt;'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Int'/> <exception code='1' name='Mod'/> <exception code='2' name='TLBL'/> <exception code='3' name='TLBS'/> <exception code='4' name='AdEL'/> <exception code='5' name='AdES'/> <exception code='6' name='IBE'/> <exception code='7' name='DBE'/> <exception code='8' name='Sys'/> <exception code='9' name='Bp'/> <exception code='10' name='RI'/> <exception code='11' name='CpU'/> <exception code='12' name='Ov'/> <exception code='13' name='Tr'/> <exception code='15' name='FPE'/> <exception code='16' name='Impl1'/> <exception code='17' name='Impl2'/> <exception code='18' name='C2E'/> <exception code='19' name='TLBRI'/> <exception code='20' name='TLBXI'/> <exception code='22' name='MDMX'/> <exception code='23' name='WATCH'/> <exception code='24' name='MCheck'/> <exception code='25' name='Thread'/> <exception code='26' name='DSPDis'/> <exception code='29' name='Prot'/> <exception code='30' name='CacheErr'/> </exceptions> <modes name='Modes'> <mode code='0' name='KERNEL'/> <mode code='1' name='DEBUG'/> <mode code='2' name='SUPERVISOR'/> <mode code='3' name='USER'/> </modes> <registers name='Core'> <register name='zero' readonly='T' type='0' width='32'/> <register name='at' readonly='F' type='0' width='32'/> <register name='v0' readonly='F' type='0' width='32'/> <register name='v1' readonly='F' type='0' width='32'/> <register name='a0' readonly='F' type='0' width='32'/> <register name='a1' readonly='F' type='0' width='32'/> <register name='a2' readonly='F' type='0' width='32'/> <register name='a3' readonly='F' type='0' width='32'/> <register name='t0' readonly='F' type='0' width='32'/> <register name='t1' readonly='F' type='0' width='32'/> <register name='t2' readonly='F' type='0' width='32'/> <register name='t3' readonly='F' type='0' width='32'/> <register name='t4' readonly='F' type='0' width='32'/> <register name='t5' readonly='F' type='0' width='32'/> <register name='t6' readonly='F' type='0' width='32'/> <register name='t7' readonly='F' type='0' width='32'/> <register name='s0' readonly='F' type='0' width='32'/> <register name='s1' readonly='F' type='0' width='32'/> <register name='s2' readonly='F' type='0' width='32'/> <register name='s3' readonly='F' type='0' width='32'/> <register name='s4' readonly='F' type='0' width='32'/> <register name='s5' readonly='F' type='0' width='32'/> <register name='s6' readonly='F' type='0' width='32'/> <register name='s7' readonly='F' type='0' width='32'/> <register name='t8' readonly='F' type='0' width='32'/> <register name='t9' readonly='F' type='0' width='32'/> <register name='k0' readonly='F' type='0' width='32'/> <register name='k1' readonly='F' type='0' width='32'/> <register name='gp' readonly='F' type='0' width='32'/> <register name='sp' readonly='F' type='2' width='32'/> <register name='s8' readonly='F' type='3' width='32'/> <register name='ra' readonly='F' type='0' width='32'/> <register name='pc' readonly='F' type='1' width='32'/> </registers> <registers name='FPU'> <register name='f0' readonly='F' type='0' width='32'/> <register name='f1' readonly='F' type='0' width='32'/> <register name='f2' readonly='F' type='0' width='32'/> <register name='f3' readonly='F' type='0' width='32'/> <register name='f4' readonly='F' type='0' width='32'/> <register name='f5' readonly='F' type='0' width='32'/> <register name='f6' readonly='F' type='0' width='32'/> <register name='f7' readonly='F' type='0' width='32'/> <register name='f8' readonly='F' type='0' width='32'/> <register name='f9' readonly='F' type='0' width='32'/> <register name='f10' readonly='F' type='0' width='32'/> <register name='f11' readonly='F' type='0' width='32'/> <register name='f12' readonly='F' type='0' width='32'/> <register name='f13' readonly='F' type='0' width='32'/> <register name='f14' readonly='F' type='0' width='32'/> <register name='f15' readonly='F' type='0' width='32'/> <register name='f16' readonly='F' type='0' width='32'/> <register name='f17' readonly='F' type='0' width='32'/> <register name='f18' readonly='F' type='0' width='32'/> <register name='f19' readonly='F' type='0' width='32'/> <register name='f20' readonly='F' type='0' width='32'/> <register name='f21' readonly='F' type='0' width='32'/> <register name='f22' readonly='F' type='0' width='32'/> <register name='f23' readonly='F' type='0' width='32'/> <register name='f24' readonly='F' type='0' width='32'/> <register name='f25' readonly='F' type='0' width='32'/> <register name='f26' readonly='F' type='0' width='32'/> <register name='f27' readonly='F' type='0' width='32'/> <register name='f28' readonly='F' type='0' width='32'/> <register name='f29' readonly='F' type='0' width='32'/> <register name='f30' readonly='F' type='0' width='32'/> <register name='f31' readonly='F' type='0' width='32'/> <register name='fsr' readonly='F' type='0' width='32'/> <register name='fir' readonly='T' type='0' width='32'/> </registers> <registers name='DSP'> <register name='lo' readonly='F' type='0' width='32'/> <register name='hi' readonly='F' type='0' width='32'/> <register name='lo1' readonly='F' type='0' width='32'/> <register name='hi1' readonly='F' type='0' width='32'/> <register name='lo2' readonly='F' type='0' width='32'/> <register name='hi2' readonly='F' type='0' width='32'/> <register name='lo3' readonly='F' type='0' width='32'/> <register name='hi3' readonly='F' type='0' width='32'/> <register name='dspctl' readonly='F' type='0' width='32'/> </registers> <registers name='COP0'> <register name='sr' readonly='F' type='0' width='32'/> <register name='bad' readonly='F' type='0' width='32'/> <register name='cause' readonly='F' type='0' width='32'/> <register name='hwrena' readonly='F' type='0' width='32'/> <register name='badvaddr' readonly='F' type='0' width='32'/> <register name='count' readonly='F' type='0' width='32'/> <register name='compare' readonly='F' type='0' width='32'/> <register name='status' readonly='F' type='0' width='32'/> <register name='intctl' readonly='F' type='0' width='32'/> <register name='srsctl' readonly='F' type='0' width='32'/> <register name='srsmap' readonly='F' type='0' width='32'/> <register name='epc' readonly='F' type='0' width='32'/> <register name='prid' readonly='F' type='0' width='32'/> <register name='ebase' readonly='F' type='0' width='32'/> <register name='config' readonly='F' type='0' width='32'/> <register name='config1' readonly='F' type='0' width='32'/> <register name='config2' readonly='F' type='0' width='32'/> <register name='config3' readonly='F' type='0' width='32'/> <register name='debug' readonly='F' type='0' width='32'/> <register name='depc' readonly='F' type='0' width='32'/> <register name='errorepc' readonly='F' type='0' width='32'/> <register name='desave' readonly='F' type='0' width='32'/> </registers> <registers name='Integration_support'> <register name='stop' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[157] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/peripheral/MaltaFPGA/1.0/pse.igen.xml"
files[157] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='MaltaFPGA' releasestatus='4' saveRestore='F' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='MIPS MALTA FPGA. Drives Development board functions.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='MIPS Malta User Manual.'/> </docsection> <busslaveport addresswidth='32' name='busPort1' size='0x900'/> <busslaveport addresswidth='32' name='busPort2' size='0x600'/> <formalattribute name='stoponsoftreset' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If non:zero, when the software reset register is written the simulation will terminate. By Default the software reset register has no effect.'/> </docsection> </formalattribute> <formalattribute name='switches' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='This value is used to initialise the set on input switches to the Malta FPGA.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[158] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/peripheral/SmartLoaderLinux/1.0/pse.igen.xml"
files[158] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='SmartLoaderLinux' releasestatus='4' saveRestore='F' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Smart peripheral creates memory initialisation for a MIPS32 based Linux kernel boot. Performs the generation of boot code at the reset vector (virtual address 0xbfc00000) of the MIPS32 processor. Loads both the linux kernel and initial ramdisk into memory and patches the boot code to jump to the kernel start. Initialises the MIPS32 registers and Linux command line.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='MIPS Malta User Manual. MIPS Boot code reference.'/> </docsection> <docsection name='doc_3' text='Limitations'> <doctext name='txt' text='None'/> </docsection> <busmasterport addresswidth='32' name='mport'> <docsection name='doc' text='Description'> <doctext name='txt' text='This is a master port to access the memory in the system for initalisation of initrd and writing boot code to the reset vector'/> </docsection> </busmasterport> <busslaveport addresswidth='32' name='idport' size='0x4'> <docsection name='doc' text='Description'> <doctext name='txt' text='This is a slave port that provides the boardId for Malta (default 0x420)'/> </docsection> </busslaveport> <formalattribute name='kernel' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='This must specify the name of the Linux kernel that is being loaded. This must be consistent with the imagefile loaded and specified by the imagefile attribute on the processor.'/> </docsection> </formalattribute> <formalattribute name='envpaddress' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='The hex address in virtual memory that contains the command line. Default 0x80002000.'/> </docsection> </formalattribute> <formalattribute name='initrd' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify a compressed initial ram disk file file for loading.'/> </docsection> </formalattribute> <formalattribute name='root' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the root filesystem for booting. This is a string of the form &apos;/dev/hda1&apos;.'/> </docsection> </formalattribute> <formalattribute name='boardid' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Allows the boardID to be configured. Defaults to 0x420 for Malta with CoreLV.'/> </docsection> </formalattribute> <formalattribute name='memsize' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='The decimal size of the available memory. For Example 128MBytes is 134217728.'/> </docsection> </formalattribute> <formalattribute name='command' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='This attribute allows an additional kernal command(s) to be added.'/> </docsection> </formalattribute> <formalattribute name='nonelinux' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='This attribute allows a non linux program to be loaded onto the Malta platform. The program elf should be passed as though it was the kernel file.'/> </docsection> </formalattribute> <formalattribute name='bootimage' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='This attribute is used to pass a new boot image for the non:volatile memory that contains the reset vector from which the procesor starts execution.'/> </docsection> </formalattribute> <formalattribute name='endian' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the system endian, &quot;big&quot; or &quot;little&quot;; used for writing boot code. Without this attribute the default is &quot;little&quot; endian.'/> </docsection> </formalattribute> <formalattribute name='goldfish' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='This attribute is used to indicate that the peripheral is being used to configure the Android Goldfish platform.'/> </docsection> </formalattribute> <formalattribute name='writebootimage' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='This attribute is used to control the writing of a file of the boot code containing the reset vector from which the procesor starts execution.'/> </docsection> </formalattribute> <formalattribute name='fixuplinuxstart' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='This attribute is used to set the address at which the the code should be &apos;fixed&apos; to add the setup required for booting a linux kernel a0 = number of kernel arguments a1 = command table start a2 = command line arguments start a3 = size fo physical ram'/> </docsection> </formalattribute> <formalattribute name='disablebootgen' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the generation of boot code.'/> </docsection> </formalattribute> <formalattribute name='disable' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable this peripheral. Only provides the boardId in this case.'/> </docsection> </formalattribute> <formalattribute name='PCIslot' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the PCI slot.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the PCI function number.'/> </docsection> </formalattribute> <formalattribute name='pagebits' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the number of bits to be used when aligning the initrd data (should match page size configured into kernel). default=12.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[159] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/mips.ovpworld.org/peripheral/16450C/1.0/pse.igen.xml"
files[159] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='16450C' releasestatus='4' saveRestore='F' vendor='mips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Model of 16550/16450 UART. Special version with register addresses for MIPS MALTA C-BUS. Connects to a bus by a slave port and optionally to a processor by an interrupt signal. The serial input/output ports are modelled by socket connection which must be attached to a process outside the simulation environment. Note that on start:up, the UART model will block the simulator, pending a connection to the socket.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No modelling of baud:rate. No modem support (DTR etc). No support for parity. No means to simulate errors.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='MIPS Malta Datasheet'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x40'> <docsection name='doc' text='Description'> <doctext name='txt' text='Byte:wide access to control and status registers.'/> </docsection> </busslaveport> <netport name='intOut' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Intetrupt output.'/> </docsection> </netport> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalattribute name='uart16550' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable 16550 mode (with FIFOS)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[160] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/intercept/loader/1.0/intercept.igen.xml"
files[160] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='loader' releasestatus='0' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Simple bootloader load boot rom image into memory'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <formalattribute name='bootrom' type='string'/> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[161] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/platform/AtmelAT91SAM7/1.0/platform.igen.xml"
files[161] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpMessage='Basic Usage. &lt;Atmel AT91SAM7 executable&gt; --kernel &lt;uCLinux kernel image&gt;' clpStdArgs='T' enableintercepts='F' library='platform' name='AtmelAT91SAM7' purpose='2' releasestatus='4' stoponctrlc='F' vendor='atmel.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' Simple platform of Atmel AT91 ARM7TDMI based system '/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='This platform is sufficient to boot Linux'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <bus addresswidth='32' name='mainbus'/> <processorinstance endian='little' mips='100.000000' name='ARM7TDMICore' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='loader_0'> <vlnvreference library='intercept' name='loader' vendor='atmel.ovpworld.org'/> </extlibrary> <attribute content='ARM7TDMI' name='variant'/> <busmasterportconnection connection='mainbus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='mainbus' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='NFIQ' name='fiq'/> <netportconnection connection='NIRQ' name='irq'/> </processorinstance> <memoryinstance name='extDev'> <vlnvreference name='ram'/> <busslaveportconnection connection='mainbus' hiaddress='0xffbfffff' loaddress='0x400000' name='sp1'/> </memoryinstance> <memoryinstance name='ram0'> <vlnvreference name='ram'/> <busslaveportconnection connection='mainbus' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <peripheralinstance name='AIC'> <vlnvreference name='AdvancedInterruptController' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xffffffff' loaddress='0xfffff000' name='bp1'/> <netportconnection connection='US0IRQ' name='US0IRQ'/> <netportconnection connection='US1IRQ' name='US1IRQ'/> <netportconnection connection='TC0IRQ' name='TC0IRQ'/> <netportconnection connection='TC1IRQ' name='TC1IRQ'/> <netportconnection connection='TC2IRQ' name='TC2IRQ'/> <netportconnection connection='WDIRQ' name='WDIRQ'/> <netportconnection connection='PIOIRQ' name='PIOIRQ'/> <netportconnection connection='NFIQ' name='NFIQ'/> <netportconnection connection='NIRQ' name='NIRQ'/> </peripheralinstance> <peripheralinstance name='WD'> <vlnvreference name='WatchdogTimer' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xffffbfff' loaddress='0xffff8000' name='bp1'/> <netportconnection connection='WDIRQ' name='IRQ'/> </peripheralinstance> <peripheralinstance name='PS'> <vlnvreference name='PowerSaving' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xffff7fff' loaddress='0xffff4000' name='bp1'/> </peripheralinstance> <peripheralinstance name='PIO'> <vlnvreference name='ParallelIOController' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xffff3fff' loaddress='0xffff0000' name='bp1'/> <netportconnection connection='PIOIRQ' name='IRQ'/> </peripheralinstance> <peripheralinstance name='TC'> <vlnvreference name='TimerCounter' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xfffe3fff' loaddress='0xfffe0000' name='bp1'/> <netportconnection connection='TC0IRQ' name='IRQ0'/> <netportconnection connection='TC1IRQ' name='IRQ1'/> <netportconnection connection='TC2IRQ' name='IRQ2'/> </peripheralinstance> <peripheralinstance name='USART0'> <vlnvreference name='UsartInterface' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xfffd3fff' loaddress='0xfffd0000' name='apb'/> <busmasterportconnection connection='mainbus' hiaddress='0xffffffff' name='asb'/> <netportconnection connection='US0IRQ' name='IRQ'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='USART1'> <vlnvreference name='UsartInterface' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xfffcffff' loaddress='0xfffcc000' name='apb'/> <busmasterportconnection connection='mainbus' hiaddress='0xffffffff' name='asb'/> <netportconnection connection='US1IRQ' name='IRQ'/> </peripheralinstance> <peripheralinstance name='SF'> <vlnvreference name='SpecialFunction' vendor='atmel.ovpworld.org'/> <busslaveportconnection connection='mainbus' hiaddress='0xfff03fff' loaddress='0xfff00000' name='bp1'/> </peripheralinstance> <formalarg description='The Linux Kernel image e.g. linux' group='user platform config' mustbespecified='F' name='kernel' type='stringvar'/> <formalarg description='Set the port number to open on the UART and wait for connection' group='user platform config' mustbespecified='F' name='uartport' type='uns64var'/> <nets name='nets'> <net name='NFIQ'/> <net name='NIRQ'/> <net name='US0IRQ'/> <net name='US1IRQ'/> <net name='TC0IRQ'/> <net name='TC1IRQ'/> <net name='TC2IRQ'/> <net name='WDIRQ'/> <net name='PIOIRQ'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[162] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/ParallelIOController/1.0/pse.igen.xml"
files[162] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='ParallelIOController' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' PIO: Parallel I/O Controller This model contains an accurate Register set interface. The functionality has only been implemented to sufficiently boot uClinux The Parallel I/O Controller has 32 programmable I/O lines. Six pins are dedicated as general-purpose I/O pins. Other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins. The PIO controller enables generation of an interrupt on input change and insertion of a simple input glitch filter on any of the PIO pins. for more information visit http://www.atmel.com/products/at91 '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bp1' size='0x4000'> <addressblock name='REG' size='0x4000' width='32'> <memorymappedregister access='w' isvolatile='T' name='PIO_PER' width='32' writefunction='PIO_PER_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_PDR' offset='0x4' width='32' writefunction='PIO_PDR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_PSR' offset='0x8' width='32'> <reset mask='4294967295' name='resetNet' value='33554431'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_OER' offset='0x10' width='32' writefunction='PIO_OER_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_ODR' offset='0x14' width='32' writefunction='PIO_ODR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_OSR' offset='0x18' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_IFER' offset='0x20' width='32' writefunction='PIO_IFER_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_IFDR' offset='0x24' width='32' writefunction='PIO_IFDR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_IFSR' offset='0x28' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_SODR' offset='0x30' width='32' writefunction='PIO_SODR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_CODR' offset='0x34' width='32' writefunction='PIO_CODR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_ODSR' offset='0x38' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_PDSR' offset='0x3c' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_IER' offset='0x40' width='32' writefunction='PIO_IER_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PIO_IDR' offset='0x44' width='32' writefunction='PIO_IDR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_IMR' offset='0x48' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PIO_ISR' offset='0x4c' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='P0' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P1' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P2' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P3' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P4' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P5' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P6' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P7' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P8' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P9' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P10' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P11' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P12' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P13' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P14' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P15' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P16' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P17' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P18' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P19' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P20' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P21' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P22' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P23' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P24' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P25' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P26' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P27' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P28' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P29' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P30' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='P31' type='inout' updatefunction='P_wcb' updatefunctionargument='0'/> <netport name='IRQ' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[163] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/WatchdogTimer/1.0/pse.igen.xml"
files[163] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='WatchdogTimer' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' WD: Watchdog The Watchdog is built around a 16-bit counter and is used to prevent system lock-up if the software becomes trapped in a deadlock. It can generate an internal reset or interrupt, or assert an active level on the dedicated pin NWDOVF. All programming registers are password-protected to prevent unintentional programming. for more information visit http://www.atmel.com/products/at91 '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bp1' size='0x4000'> <addressblock name='REG' size='0x4000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='WD_OMR' offset='0x0' width='32' writefunction='WD_OMR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='4' name='OKEY' width='12'/> <field bitoffset='3' name='EXTEN' width='1'/> <field bitoffset='2' name='IRQEN' width='1'/> <field bitoffset='1' name='RSTEN' width='1'/> <field name='WDEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='WD_CMR' offset='0x4' width='32' writefunction='WD_CMR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='CKEY' width='9'/> <field bitoffset='2' name='HPCV' width='4'/> <field name='WDCLKS' width='2'/> <field bitoffset='6' name='__pad6' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='WD_CR' offset='0x8' width='32' writefunction='WD_CR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RSTKEY' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='WD_SR' offset='0xc' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='WDOVF' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='IRQ' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[164] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/UsartInterface/1.0/pse.igen.xml"
files[164] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='UsartInterface' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' USART: Universal Synchronous/Asynchronous Receiver Transmitter This model contains an accurate Register set interface. The functionality has only been implemented to sufficiently boot uClinux The USART has its own baud rate generator, and two dedicated Peripheral Data Controller channels. The data format includes a start bit, up to 8 data bits, an optional programmable parity bit and up to 2 stop bits. The USART also features a Receiver Timeout register, facilitating variable length frame support when it is working with the PDC, and a Time-guard register, used when interfacing with slow remote equipment. for more information visit http://www.atmel.com/products/at91 '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='apb' size='0x4000'> <addressblock name='REG' size='0x4000' width='32'> <memorymappedregister access='w' isvolatile='T' name='US_CR' width='32' writefunction='US_CR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='12' name='SENDA' width='1'/> <field bitoffset='11' name='STTTO' width='1'/> <field bitoffset='10' name='STPBRK' width='1'/> <field bitoffset='9' name='STTBRK' width='1'/> <field bitoffset='8' name='RSTSTA' width='1'/> <field bitoffset='7' name='TXDIS' width='1'/> <field bitoffset='6' name='TXEN' width='1'/> <field bitoffset='5' name='RXDIS' width='1'/> <field bitoffset='4' name='RXEN' width='1'/> <field bitoffset='3' name='RSTTX' width='1'/> <field bitoffset='2' name='RSTRX' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_MR' offset='0x4' width='32' writefunction='US_MR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='CLKO' width='1'/> <field bitoffset='17' name='MODE9' width='1'/> <field bitoffset='14' name='CHMODE' width='2'/> <field bitoffset='12' name='NBSTOP' width='2'/> <field bitoffset='9' name='PAR' width='3'/> <field bitoffset='8' name='SYNC' width='1'/> <field bitoffset='6' name='CHRL' width='2'/> <field bitoffset='4' name='HSCLKS' width='2'/> <field bitoffset='0' name='__pad0' width='4'/> <field bitoffset='16' name='__pad16' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='US_IER' offset='0x8' width='32' writefunction='US_IER_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='9' name='TXEMPTY' width='1'/> <field bitoffset='8' name='TIMEOUT' width='1'/> <field bitoffset='7' name='PARE' width='1'/> <field bitoffset='6' name='FRAME' width='1'/> <field bitoffset='5' name='OVRE' width='1'/> <field bitoffset='4' name='ENDTX' width='1'/> <field bitoffset='3' name='ENDRX' width='1'/> <field bitoffset='2' name='RXBRK' width='1'/> <field bitoffset='1' name='TXRDY' width='1'/> <field name='RXRDY' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='US_IDR' offset='0xc' width='32' writefunction='US_IDR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='9' name='TXEMPTY' width='1'/> <field bitoffset='8' name='TIMEOUT' width='1'/> <field bitoffset='7' name='PARE' width='1'/> <field bitoffset='6' name='FRAME' width='1'/> <field bitoffset='5' name='OVRE' width='1'/> <field bitoffset='4' name='ENDTX' width='1'/> <field bitoffset='3' name='ENDRX' width='1'/> <field bitoffset='2' name='RXBRK' width='1'/> <field bitoffset='1' name='TXRDY' width='1'/> <field name='RXRDY' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='US_IMR' offset='0x10' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='9' name='TXEMPTY' width='1'/> <field bitoffset='8' name='TIMEOUT' width='1'/> <field bitoffset='7' name='PARE' width='1'/> <field bitoffset='6' name='FRAME' width='1'/> <field bitoffset='5' name='OVRE' width='1'/> <field bitoffset='4' name='ENDTX' width='1'/> <field bitoffset='3' name='ENDRX' width='1'/> <field bitoffset='2' name='RXBRK' width='1'/> <field bitoffset='1' name='TXRDY' width='1'/> <field name='RXRDY' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='US_CSR' offset='0x14' readfunction='US_RHR_rcb' width='32'> <reset mask='4294967295' name='resetNet' value='24'/> <field bitoffset='9' name='TXEMPTY' width='1'/> <field bitoffset='8' name='TIMEOUT' width='1'/> <field bitoffset='7' name='PARE' width='1'/> <field bitoffset='6' name='FRAME' width='1'/> <field bitoffset='5' name='OVRE' width='1'/> <field bitoffset='4' name='ENDTX' width='1'/> <field bitoffset='3' name='ENDRX' width='1'/> <field bitoffset='2' name='RXBRK' width='1'/> <field bitoffset='1' name='TXRDY' width='1'/> <field name='RXRDY' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='US_RHR' offset='0x18' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RXCHR' width='8'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='US_THR' offset='0x1c' width='32' writefunction='US_THR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='TXCHR' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_BRGR' offset='0x20' width='32' writefunction='US_BRGR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='CD' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_RTOR' offset='0x24' width='32' writefunction='US_RTOR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='TO' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_TTGR' offset='0x28' width='32' writefunction='US_TTGR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='TG' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_RPR' offset='0x30' width='32' writefunction='US_RPR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RXPTR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_RCR' offset='0x34' width='32' writefunction='US_RCR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RXCTR' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_TPR' offset='0x38' width='32' writefunction='US_TPR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='TXPTR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='US_TCR' offset='0x3c' width='32' writefunction='US_TCR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='TXCTR' width='16'/> </memorymappedregister> </addressblock> </busslaveport> <busmasterport addresswidth='32' mustbeconnected='T' name='asb'/> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <netport name='IRQ' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[165] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/PowerSaving/1.0/pse.igen.xml"
files[165] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='PowerSaving' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' This model contains an accurate Register set interface. The functionality has only been implemented to sufficiently boot uClinux for more information visit http://www.atmel.com/products/at91 '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bp1' size='0x4000'> <addressblock name='REG' size='0x4000' width='32'> <memorymappedregister access='w' isvolatile='T' name='PS_CR' offset='0x0' width='32' writefunction='PS_CR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='CPU' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PS_PCER' offset='0x4' width='32' writefunction='PS_PCER_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='8' name='PIO' width='1'/> <field bitoffset='6' name='TC2' width='1'/> <field bitoffset='5' name='TC1' width='1'/> <field bitoffset='4' name='TC0' width='1'/> <field bitoffset='3' name='US1' width='1'/> <field bitoffset='2' name='US0' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> <field bitoffset='7' name='__pad7' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='PS_PCDR' offset='0x8' width='32' writefunction='PS_PCDR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='8' name='PIO' width='1'/> <field bitoffset='6' name='TC2' width='1'/> <field bitoffset='5' name='TC1' width='1'/> <field bitoffset='4' name='TC0' width='1'/> <field bitoffset='3' name='US1' width='1'/> <field bitoffset='2' name='US0' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> <field bitoffset='7' name='__pad7' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='PS_PCSR' offset='0xc' width='32'> <reset mask='4294967295' name='resetNet' value='380'/> <field bitoffset='8' name='PIO' width='1'/> <field bitoffset='6' name='TC2' width='1'/> <field bitoffset='5' name='TC1' width='1'/> <field bitoffset='4' name='TC0' width='1'/> <field bitoffset='3' name='US1' width='1'/> <field bitoffset='2' name='US0' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> <field bitoffset='7' name='__pad7' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[166] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/SpecialFunction/1.0/pse.igen.xml"
files[166] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='SpecialFunction' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' This model contains an accurate Register set interface. The functionality has only been implemented to sufficiently boot uClinux The AT91FR40162SB provides registers that implement the following special functions. Chip Identification RESET Status Protect Mode for more information visit http://www.atmel.com/products/at91 '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bp1' size='0x4000'> <addressblock name='REG' size='0x4000' width='32'> <memorymappedregister access='r' isvolatile='T' name='SF_CIDR' width='32'> <reset mask='4294967295' name='resetNet' value='335544384'/> <field bitoffset='31' name='EXT' width='1'/> <field bitoffset='20' name='ARCH' width='8'/> <field bitoffset='16' name='VDSIZ' width='4'/> <field bitoffset='12' name='NVDSIZ' width='4'/> <field bitoffset='8' name='NVPSIZ' width='4'/> <field name='VERSION' width='5'/> <field bitoffset='5' name='__pad5' width='3'/> <field bitoffset='28' name='__pad28' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SF_EXID' offset='0x4' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RESET' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SF_RSR' offset='0x8' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SF_PMR' offset='0x18' width='32' writefunction='SF_PMR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='16' name='PMRKEY' width='16'/> <field bitoffset='5' name='AIC' width='1'/> <field bitoffset='0' name='__pad0' width='5'/> <field bitoffset='6' name='__pad6' width='10'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[167] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/TimerCounter/1.0/pse.igen.xml"
files[167] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='TimerCounter' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' TC: Timer Counter This model contains an accurate Register set interface. The functionality has only been implemented to sufficiently boot uClinux The Timer Counter block includes three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation. The Timer Counter can be used in Capture or Waveform mode, and all three counter channels can be started simultaneously and chained together. for more information visit http://www.atmel.com/products/at91 '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bp1' size='0x4000'> <addressblock name='REG' size='0x4000' width='32'> <memorymappedregister access='w' isvolatile='T' name='TC_CCR0' width='32' writefunction='TC_CCR_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='2' name='SWTRG' width='1'/> <field bitoffset='1' name='CLKDIS' width='1'/> <field name='CLKEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_CMR0' offset='0x4' width='32' writefunction='TC_CMR_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='LDRB' width='2'/> <field bitoffset='16' name='LDRA' width='2'/> <field bitoffset='15' name='WAVE' width='1'/> <field bitoffset='14' name='CPCTRG' width='1'/> <field bitoffset='10' name='ABETRG' width='1'/> <field bitoffset='8' name='ETRGEDG' width='2'/> <field bitoffset='7' name='LDBDIS' width='1'/> <field bitoffset='6' name='LDBSTOP' width='1'/> <field bitoffset='4' name='BURST' width='2'/> <field bitoffset='3' name='CLKI' width='1'/> <field name='TCCLKS' width='3'/> <field bitoffset='11' name='__pad11' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_CVR0' offset='0x10' width='32' writefunction='TC_CVR_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='CV' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RA0' offset='0x14' width='32' writefunction='TC_RA_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RA' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RB0' offset='0x18' width='32' writefunction='TC_RB_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RB' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RC0' offset='0x1c' width='32' writefunction='TC_RC_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RC' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TC_SR0' offset='0x20' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='MTIOB' width='1'/> <field bitoffset='17' name='MTIOA' width='1'/> <field bitoffset='16' name='CLKSTA' width='1'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_IER0' offset='0x24' width='32' writefunction='TC_IER_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_IDR0' offset='0x28' width='32' writefunction='TC_IDR_wcb0'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TC_IMR0' offset='0x2c' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_CCR1' offset='0x40' width='32' writefunction='TC_CCR_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='2' name='SWTRG' width='1'/> <field bitoffset='1' name='CLKDIS' width='1'/> <field name='CLKEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_CMR1' offset='0x44' width='32' writefunction='TC_CMR_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='LDRB' width='2'/> <field bitoffset='16' name='LDRA' width='2'/> <field bitoffset='15' name='WAVE' width='1'/> <field bitoffset='14' name='CPCTRG' width='1'/> <field bitoffset='10' name='ABETRG' width='1'/> <field bitoffset='8' name='ETRGEDG' width='2'/> <field bitoffset='7' name='LDBDIS' width='1'/> <field bitoffset='6' name='LDBSTOP' width='1'/> <field bitoffset='4' name='BURST' width='2'/> <field bitoffset='3' name='CLKI' width='1'/> <field name='TCCLKS' width='3'/> <field bitoffset='11' name='__pad11' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_CVR1' offset='0x50' width='32' writefunction='TC_CVR_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='CV' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RA1' offset='0x54' width='32' writefunction='TC_RA_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RA' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RB1' offset='0x58' width='32' writefunction='TC_RB_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RB' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RC1' offset='0x5c' width='32' writefunction='TC_RC_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RC' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TC_SR1' offset='0x60' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='MTIOB' width='1'/> <field bitoffset='17' name='MTIOA' width='1'/> <field bitoffset='16' name='CLKSTA' width='1'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_IER1' offset='0x64' width='32' writefunction='TC_IER_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_IDR1' offset='0x68' width='32' writefunction='TC_IDR_wcb1'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TC_IMR1' offset='0x6c' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_CCR2' offset='0x80' width='32' writefunction='TC_CCR_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='2' name='SWTRG' width='1'/> <field bitoffset='1' name='CLKDIS' width='1'/> <field name='CLKEN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_CMR2' offset='0x84' width='32' writefunction='TC_CMR_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='LDRB' width='2'/> <field bitoffset='16' name='LDRA' width='2'/> <field bitoffset='15' name='WAVE' width='1'/> <field bitoffset='14' name='CPCTRG' width='1'/> <field bitoffset='10' name='ABETRG' width='1'/> <field bitoffset='8' name='ETRGEDG' width='2'/> <field bitoffset='7' name='LDBDIS' width='1'/> <field bitoffset='6' name='LDBSTOP' width='1'/> <field bitoffset='4' name='BURST' width='2'/> <field bitoffset='3' name='CLKI' width='1'/> <field name='TCCLKS' width='3'/> <field bitoffset='11' name='__pad11' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_CVR2' offset='0x90' width='32' writefunction='TC_CVR_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='CV' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RA2' offset='0x94' width='32' writefunction='TC_RA_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RA' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RB2' offset='0x98' width='32' writefunction='TC_RB_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RB' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TC_RC2' offset='0x9c' width='32' writefunction='TC_RC_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='RC' width='16'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TC_SR2' offset='0xa0' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='MTIOB' width='1'/> <field bitoffset='17' name='MTIOA' width='1'/> <field bitoffset='16' name='CLKSTA' width='1'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_IER2' offset='0xa4' width='32' writefunction='TC_IER_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_IDR2' offset='0xa8' width='32' writefunction='TC_IDR_wcb2'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='TC_IMR2' offset='0xac' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='7' name='ETRGS' width='1'/> <field bitoffset='6' name='LDRBS' width='1'/> <field bitoffset='5' name='LDRAS' width='1'/> <field bitoffset='4' name='CPCS' width='1'/> <field bitoffset='3' name='CPBS' width='1'/> <field bitoffset='2' name='CPAS' width='1'/> <field bitoffset='1' name='LOVRS' width='1'/> <field name='COVFS' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_BCR' offset='0xc0' width='32' writefunction='TC_BCR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='SYNC' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='TC_BMR' offset='0xc4' width='32' writefunction='TC_BMR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='4' name='TC2X2CS' width='2'/> <field bitoffset='2' name='TC1X1CS' width='2'/> <field name='TC0X0CS' width='2'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='IRQ0' type='output' updatefunctionargument='0'/> <netport name='IRQ1' type='output' updatefunctionargument='0'/> <netport name='IRQ2' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[168] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/atmel.ovpworld.org/peripheral/AdvancedInterruptController/1.0/pse.igen.xml"
files[168] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='AdvancedInterruptController' releasestatus='0' saveRestore='F' vendor='atmel.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' AIC: Advanced Interrupt Controller This model contains an accurate Register set interface. The functionality has only been implemented to sufficiently boot uClinux The Advanced Interrupt Controller has an 8-level priority, individually maskable, vectored interrupt controller, and drives the NIRQ and NFIQ pins of the ARM7TDMI from: The external fast interrupt line (FIQ) The three external interrupt request lines (IRQ0 - IRQ2) The interrupt signals from the on-chip peripherals The AIC is extensively programmable offering maximum flexibility, and its vectoring features reduce the real-time overhead in handling interrupts. The AIC also features a spurious vector detection feature, which reduces spurious interrupt handling to a minimum, and a protect mode that facilitates the debug capabilities. '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is sufficient to boot Linux'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Rev. 1354D–ATARM–08/02'/> </docsection> <netport name='NFIQ' type='output' updatefunctionargument='0'/> <netport name='NIRQ' type='output' updatefunctionargument='0'/> <netport name='FIQ' type='input' updatefunction='FIQ_wcb' updatefunctionargument='0'/> <netport name='SWIRQ' type='input' updatefunction='SWIRQ_wcb' updatefunctionargument='0'/> <netport name='US0IRQ' type='input' updatefunction='US0IRQ_wcb' updatefunctionargument='0'/> <netport name='US1IRQ' type='input' updatefunction='US1IRQ_wcb' updatefunctionargument='0'/> <netport name='TC0IRQ' type='input' updatefunction='TC0IRQ_wcb' updatefunctionargument='0'/> <netport name='TC1IRQ' type='input' updatefunction='TC1IRQ_wcb' updatefunctionargument='0'/> <netport name='TC2IRQ' type='input' updatefunction='TC2IRQ_wcb' updatefunctionargument='0'/> <netport name='WDIRQ' type='input' updatefunction='WDIRQ_wcb' updatefunctionargument='0'/> <netport name='PIOIRQ' type='input' updatefunction='PIOIRQ_wcb' updatefunctionargument='0'/> <netport name='IRQ0' type='input' updatefunction='IRQ0_wcb' updatefunctionargument='0'/> <netport name='IRQ1' type='input' updatefunction='IRQ1_wcb' updatefunctionargument='0'/> <netport name='IRQ2' type='input' updatefunction='IRQ2_wcb' updatefunctionargument='0'/> <busslaveport addresswidth='32' mustbeconnected='T' name='bp1' size='0x1000'> <addressblock name='REG' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR0' width='32' writefunction='AIC_SMR_wcb0'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR1' offset='0x4' width='32' writefunction='AIC_SMR_wcb1'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR2' offset='0x8' width='32' writefunction='AIC_SMR_wcb2'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR3' offset='0xc' width='32' writefunction='AIC_SMR_wcb3'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR4' offset='0x10' width='32' writefunction='AIC_SMR_wcb4'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR5' offset='0x14' width='32' writefunction='AIC_SMR_wcb5'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR6' offset='0x18' width='32' writefunction='AIC_SMR_wcb6'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR7' offset='0x1c' width='32' writefunction='AIC_SMR_wcb7'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR8' offset='0x20' width='32' writefunction='AIC_SMR_wcb8'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR9' offset='0x24' width='32' writefunction='AIC_SMR_wcb9'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR10' offset='0x28' width='32' writefunction='AIC_SMR_wcb10'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR11' offset='0x2c' width='32' writefunction='AIC_SMR_wcb11'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR12' offset='0x30' width='32' writefunction='AIC_SMR_wcb12'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR13' offset='0x34' width='32' writefunction='AIC_SMR_wcb13'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR14' offset='0x38' width='32' writefunction='AIC_SMR_wcb14'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR15' offset='0x3c' width='32' writefunction='AIC_SMR_wcb15'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR16' offset='0x40' width='32' writefunction='AIC_SMR_wcb16'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR17' offset='0x44' width='32' writefunction='AIC_SMR_wcb17'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR18' offset='0x48' width='32' writefunction='AIC_SMR_wcb18'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR19' offset='0x4c' width='32' writefunction='AIC_SMR_wcb19'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR20' offset='0x50' width='32' writefunction='AIC_SMR_wcb20'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR21' offset='0x54' width='32' writefunction='AIC_SMR_wcb21'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR22' offset='0x58' width='32' writefunction='AIC_SMR_wcb22'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR23' offset='0x5c' width='32' writefunction='AIC_SMR_wcb23'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR24' offset='0x60' width='32' writefunction='AIC_SMR_wcb24'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR25' offset='0x64' width='32' writefunction='AIC_SMR_wcb25'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR26' offset='0x68' width='32' writefunction='AIC_SMR_wcb26'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR27' offset='0x6c' width='32' writefunction='AIC_SMR_wcb27'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR28' offset='0x70' width='32' writefunction='AIC_SMR_wcb28'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR29' offset='0x74' width='32' writefunction='AIC_SMR_wcb29'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR30' offset='0x78' width='32' writefunction='AIC_SMR_wcb30'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SMR31' offset='0x7c' width='32' writefunction='AIC_SMR_wcb31'> <field name='PRIOR' width='2'/> <field bitoffset='5' name='SRCTYPE' width='2'/> <field bitoffset='2' name='__pad2' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR0' offset='0x80' width='32' writefunction='AIC_SVR_wcb0'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR1' offset='0x84' width='32' writefunction='AIC_SVR_wcb1'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR2' offset='0x88' width='32' writefunction='AIC_SVR_wcb2'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR3' offset='0x8c' width='32' writefunction='AIC_SVR_wcb3'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR4' offset='0x90' width='32' writefunction='AIC_SVR_wcb4'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR5' offset='0x94' width='32' writefunction='AIC_SVR_wcb5'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR6' offset='0x98' width='32' writefunction='AIC_SVR_wcb6'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR7' offset='0x9c' width='32' writefunction='AIC_SVR_wcb7'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR8' offset='0xa0' width='32' writefunction='AIC_SVR_wcb8'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR9' offset='0xa4' width='32' writefunction='AIC_SVR_wcb9'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR10' offset='0xa8' width='32' writefunction='AIC_SVR_wcb10'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR11' offset='0xac' width='32' writefunction='AIC_SVR_wcb11'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR12' offset='0xb0' width='32' writefunction='AIC_SVR_wcb12'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR13' offset='0xb4' width='32' writefunction='AIC_SVR_wcb13'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR14' offset='0xb8' width='32' writefunction='AIC_SVR_wcb14'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR15' offset='0xbc' width='32' writefunction='AIC_SVR_wcb15'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR16' offset='0xc0' width='32' writefunction='AIC_SVR_wcb16'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR17' offset='0xc4' width='32' writefunction='AIC_SVR_wcb17'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR18' offset='0xc8' width='32' writefunction='AIC_SVR_wcb18'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR19' offset='0xcc' width='32' writefunction='AIC_SVR_wcb19'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR20' offset='0xd0' width='32' writefunction='AIC_SVR_wcb20'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR21' offset='0xd4' width='32' writefunction='AIC_SVR_wcb21'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR22' offset='0xd8' width='32' writefunction='AIC_SVR_wcb22'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR23' offset='0xdc' width='32' writefunction='AIC_SVR_wcb23'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR24' offset='0xe0' width='32' writefunction='AIC_SVR_wcb24'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR25' offset='0xe4' width='32' writefunction='AIC_SVR_wcb25'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR26' offset='0xe8' width='32' writefunction='AIC_SVR_wcb26'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR27' offset='0xec' width='32' writefunction='AIC_SVR_wcb27'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR28' offset='0xf0' width='32' writefunction='AIC_SVR_wcb28'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR29' offset='0xf4' width='32' writefunction='AIC_SVR_wcb29'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR30' offset='0xf8' width='32' writefunction='AIC_SVR_wcb30'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SVR31' offset='0xfc' width='32' writefunction='AIC_SVR_wcb31'> <field bitoffset='0' name='VECTOR' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AIC_IVR' offset='0x100' readfunction='AIC_IVR_rcb' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AIC_FVR' offset='0x104' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AIC_ISR' offset='0x108' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='IRQID' width='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AIC_IPR' offset='0x10c' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='IRQ2' width='1'/> <field bitoffset='17' name='IRQ1' width='1'/> <field bitoffset='16' name='IRQ0' width='1'/> <field bitoffset='8' name='PIOIRQ' width='1'/> <field bitoffset='7' name='WDIRQ' width='1'/> <field bitoffset='6' name='TC2IRQ' width='1'/> <field bitoffset='5' name='TC1IRQ' width='1'/> <field bitoffset='4' name='TC0IRQ' width='1'/> <field bitoffset='3' name='US1IRQ' width='1'/> <field bitoffset='2' name='US0IRQ' width='1'/> <field bitoffset='1' name='SWIRQ' width='1'/> <field name='FIQ' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AIC_IMR' offset='0x110' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='IRQ2' width='1'/> <field bitoffset='17' name='IRQ1' width='1'/> <field bitoffset='16' name='IRQ0' width='1'/> <field bitoffset='8' name='PIOIRQ' width='1'/> <field bitoffset='7' name='WDIRQ' width='1'/> <field bitoffset='6' name='TC2IRQ' width='1'/> <field bitoffset='5' name='TC1IRQ' width='1'/> <field bitoffset='4' name='TC0IRQ' width='1'/> <field bitoffset='3' name='US1IRQ' width='1'/> <field bitoffset='2' name='US0IRQ' width='1'/> <field bitoffset='1' name='SWIRQ' width='1'/> <field name='FIQ' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='AIC_CISR' offset='0x114' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='1' name='NIRQ' width='1'/> <field name='NFIQ' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='AIC_IECR' offset='0x120' width='32' writefunction='AIC_IECR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='IRQ2' width='1'/> <field bitoffset='17' name='IRQ1' width='1'/> <field bitoffset='16' name='IRQ0' width='1'/> <field bitoffset='8' name='PIOIRQ' width='1'/> <field bitoffset='7' name='WDIRQ' width='1'/> <field bitoffset='6' name='TC2IRQ' width='1'/> <field bitoffset='5' name='TC1IRQ' width='1'/> <field bitoffset='4' name='TC0IRQ' width='1'/> <field bitoffset='3' name='US1IRQ' width='1'/> <field bitoffset='2' name='US0IRQ' width='1'/> <field bitoffset='1' name='SWIRQ' width='1'/> <field name='FIQ' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='AIC_IDCR' offset='0x124' width='32' writefunction='AIC_IDCR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='IRQ2' width='1'/> <field bitoffset='17' name='IRQ1' width='1'/> <field bitoffset='16' name='IRQ0' width='1'/> <field bitoffset='8' name='PIOIRQ' width='1'/> <field bitoffset='7' name='WDIRQ' width='1'/> <field bitoffset='6' name='TC2IRQ' width='1'/> <field bitoffset='5' name='TC1IRQ' width='1'/> <field bitoffset='4' name='TC0IRQ' width='1'/> <field bitoffset='3' name='US1IRQ' width='1'/> <field bitoffset='2' name='US0IRQ' width='1'/> <field bitoffset='1' name='SWIRQ' width='1'/> <field name='FIQ' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='AIC_ICCR' offset='0x128' width='32' writefunction='AIC_ICCR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='IRQ2' width='1'/> <field bitoffset='17' name='IRQ1' width='1'/> <field bitoffset='16' name='IRQ0' width='1'/> <field bitoffset='8' name='PIOIRQ' width='1'/> <field bitoffset='7' name='WDIRQ' width='1'/> <field bitoffset='6' name='TC2IRQ' width='1'/> <field bitoffset='5' name='TC1IRQ' width='1'/> <field bitoffset='4' name='TC0IRQ' width='1'/> <field bitoffset='3' name='US1IRQ' width='1'/> <field bitoffset='2' name='US0IRQ' width='1'/> <field bitoffset='1' name='SWIRQ' width='1'/> <field name='FIQ' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='AIC_ISCR' offset='0x12c' width='32' writefunction='AIC_ISCR_wcb'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='18' name='IRQ2' width='1'/> <field bitoffset='17' name='IRQ1' width='1'/> <field bitoffset='16' name='IRQ0' width='1'/> <field bitoffset='8' name='PIOIRQ' width='1'/> <field bitoffset='7' name='WDIRQ' width='1'/> <field bitoffset='6' name='TC2IRQ' width='1'/> <field bitoffset='5' name='TC1IRQ' width='1'/> <field bitoffset='4' name='TC0IRQ' width='1'/> <field bitoffset='3' name='US1IRQ' width='1'/> <field bitoffset='2' name='US0IRQ' width='1'/> <field bitoffset='1' name='SWIRQ' width='1'/> <field name='FIQ' width='1'/> <field bitoffset='9' name='__pad9' width='7'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='AIC_EOICR' offset='0x130' width='32' writefunction='AIC_EOICR_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AIC_SPU' offset='0x134' width='32' writefunction='AIC_SPU_wcb'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[169] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/power.ovpworld.org/semihosting/powerpc32Newlib/1.0/semihosting.igen.xml"
files[169] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='powerpc32Newlib' releasestatus='0' vendor='power.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of LibC (newlib version) for powerpc processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='powerpc32'> <vlnvreference library='processor' name='powerpc32' vendor='power.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='powerpc32_400'> <vlnvreference library='processor' name='powerpc32_400' vendor='power.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[170] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/power.ovpworld.org/semihosting/powerpc32WindRiver/1.0/semihosting.igen.xml"
files[170] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='powerpc32WindRiver' releasestatus='0' vendor='power.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of WindRiver LibC for powerpc processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='powerpc32_e200'> <vlnvreference library='processor' name='powerpc32_e200' vendor='power.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[171] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/power.ovpworld.org/platform/BareMetalPowerPc32Single/1.0/platform.igen.xml"
files[171] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalPowerPc32Single' purpose='0' releasestatus='4' stoponctrlc='F' vendor='power.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an PowerPc32 Processor. The bare metal platform instantiates a single PowerPc32 processor instance. The processor operates using big and little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an PowerPc32 elf format. ./platform.&lt;OS&gt;exe --program application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of PowerPc32 binary files.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None, baremetal platform definition'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference name='powerpc32' vendor='power.ovpworld.org'/> <extlibrary directLoad='T' name='powerpc32Newlib_0'> <vlnvreference name='powerpc32Newlib'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[172] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/power.ovpworld.org/platform/BareMetalPowerPc32Single_TLM2.0/1.0/platform.igen.xml"
files[172] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalPowerPc32Single_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='power.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an PowerPc32 Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single PowerPc32 processor instance, using big endian data ordering. It creates three memories; program memory from 0x10000000 to 0x10FFFFF. stack memory from 0xffff0000 to 0xffffffff. memory from 0x00000000 to 0x000fffff. 			 The TLM2.0 platform can be passed any application compiled to a PowerPc32 elf format as the argument platform.OS.exe application.CROSS.elf Where OS is Linux or Windows'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of PowerPc32 binary files compiled with PowerPc CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference name='powerpc32' vendor='power.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x100fffff' loaddress='0x10000000' name='sp1'/> </memoryinstance> <memoryinstance name='stack'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[173] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/power.ovpworld.org/processor/powerpc32_400/1.0/powerpc32_400.igen.xml"
files[173] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='powerpc32Newlib' defaultsemihostvendor='power.ovpworld.org' defaultsemihostversion='1.0' elfcode='20' endian='either' family='powerpc' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/powerpc-elf-gdb' imagefile='model' library='processor' name='powerpc32_400' procdoc='$IMPERAS_HOME/ImperasLib/source/power.ovpworld.org/processor/powerpc32_400/1.0/doc/OVP_Model_Specific_Information_powerpc32_400_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='power.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='PPC32 Family Processor Model. Providing PPC 400 family variants.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is currently under development'/> <doctext name='txt_1' text='The FPU is incomplete'/> <doctext name='txt_2' text='FPU exceptions are not implemented'/> <doctext name='txt_3' text='Some Single Floating Point FPU instructions are not implemented'/> <doctext name='txt_4' text='The MMU is not implemented'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Basic verification of ISA against golden reference has been performed'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic UISA or a specific model)'/> </docsection> <enum name='m476' value='0'/> <enum name='m470' value='1'/> <enum name='m460' value='2'/> <enum name='m440' value='3'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbose output messages'/> </docsection> </formalattribute> <formalattribute name='UISA_I_B' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_B'/> </docsection> </formalattribute> <formalattribute name='UISA_I_BCDA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_BCDA'/> </docsection> </formalattribute> <formalattribute name='UISA_I_S' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_S'/> </docsection> </formalattribute> <formalattribute name='UISA_I_E' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_E'/> </docsection> </formalattribute> <formalattribute name='UISA_I_E_PC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_E_PC'/> </docsection> </formalattribute> <formalattribute name='UISA_I_E_PD' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_E_PD'/> </docsection> </formalattribute> <formalattribute name='UISA_I_EC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_EC'/> </docsection> </formalattribute> <formalattribute name='UISA_I_FP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_FP'/> </docsection> </formalattribute> <formalattribute name='UISA_I_DFP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_DFP'/> </docsection> </formalattribute> <formalattribute name='UISA_I_MA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_MA'/> </docsection> </formalattribute> <formalattribute name='UISA_I_SP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_SP'/> </docsection> </formalattribute> <formalattribute name='UISA_I_V' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_V'/> </docsection> </formalattribute> <formalattribute name='UISA_I_LMA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_LMA'/> </docsection> </formalattribute> <formalattribute name='UISA_I_WT' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_WT'/> </docsection> </formalattribute> <formalattribute name='UISA_I_VLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_VLE'/> </docsection> </formalattribute> <formalattribute name='ENABLE_FPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable FPU At Startup'/> </docsection> </formalattribute> <formalattribute name='UNIMP_TO_NOP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Map Unimplemented Instructions to NOP'/> </docsection> </formalattribute> <formalattribute name='WARN_NOP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Warn when executing nop-mapped instructions'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Reset'/> <exception code='1' name='Undefined'/> <exception code='2' name='Arith'/> <exception code='3' name='RdAlign'/> <exception code='4' name='WrAlign'/> <exception code='5' name='RdAbort'/> <exception code='6' name='WrAbort'/> <exception code='7' name='RdPriv'/> <exception code='8' name='WrPriv'/> <exception code='9' name='Fetch'/> </exceptions> <registers name='User'> <register name='GPR0' readonly='F' type='0' width='32'/> <register name='GPR1' readonly='F' type='0' width='32'/> <register name='GPR2' readonly='F' type='0' width='32'/> <register name='GPR3' readonly='F' type='0' width='32'/> <register name='GPR4' readonly='F' type='0' width='32'/> <register name='GPR5' readonly='F' type='0' width='32'/> <register name='GPR6' readonly='F' type='0' width='32'/> <register name='GPR7' readonly='F' type='0' width='32'/> <register name='GPR8' readonly='F' type='0' width='32'/> <register name='GPR9' readonly='F' type='0' width='32'/> <register name='GPR10' readonly='F' type='0' width='32'/> <register name='GPR11' readonly='F' type='0' width='32'/> <register name='GPR12' readonly='F' type='0' width='32'/> <register name='GPR13' readonly='F' type='0' width='32'/> <register name='GPR14' readonly='F' type='0' width='32'/> <register name='GPR15' readonly='F' type='0' width='32'/> <register name='GPR16' readonly='F' type='0' width='32'/> <register name='GPR17' readonly='F' type='0' width='32'/> <register name='GPR18' readonly='F' type='0' width='32'/> <register name='GPR19' readonly='F' type='0' width='32'/> <register name='GPR20' readonly='F' type='0' width='32'/> <register name='GPR21' readonly='F' type='0' width='32'/> <register name='GPR22' readonly='F' type='0' width='32'/> <register name='GPR23' readonly='F' type='0' width='32'/> <register name='GPR24' readonly='F' type='0' width='32'/> <register name='GPR25' readonly='F' type='0' width='32'/> <register name='GPR26' readonly='F' type='0' width='32'/> <register name='GPR27' readonly='F' type='0' width='32'/> <register name='GPR28' readonly='F' type='0' width='32'/> <register name='GPR29' readonly='F' type='0' width='32'/> <register name='GPR30' readonly='F' type='0' width='32'/> <register name='GPR31' readonly='F' type='0' width='32'/> </registers> <registers name='FloatingPoint'> <register name='FPR0' readonly='F' type='0' width='64'/> <register name='FPR1' readonly='F' type='0' width='64'/> <register name='FPR2' readonly='F' type='0' width='64'/> <register name='FPR3' readonly='F' type='0' width='64'/> <register name='FPR4' readonly='F' type='0' width='64'/> <register name='FPR5' readonly='F' type='0' width='64'/> <register name='FPR6' readonly='F' type='0' width='64'/> <register name='FPR7' readonly='F' type='0' width='64'/> <register name='FPR8' readonly='F' type='0' width='64'/> <register name='FPR9' readonly='F' type='0' width='64'/> <register name='FPR10' readonly='F' type='0' width='64'/> <register name='FPR11' readonly='F' type='0' width='64'/> <register name='FPR12' readonly='F' type='0' width='64'/> <register name='FPR13' readonly='F' type='0' width='64'/> <register name='FPR14' readonly='F' type='0' width='64'/> <register name='FPR15' readonly='F' type='0' width='64'/> <register name='FPR16' readonly='F' type='0' width='64'/> <register name='FPR17' readonly='F' type='0' width='64'/> <register name='FPR18' readonly='F' type='0' width='64'/> <register name='FPR19' readonly='F' type='0' width='64'/> <register name='FPR20' readonly='F' type='0' width='64'/> <register name='FPR21' readonly='F' type='0' width='64'/> <register name='FPR22' readonly='F' type='0' width='64'/> <register name='FPR23' readonly='F' type='0' width='64'/> <register name='FPR24' readonly='F' type='0' width='64'/> <register name='FPR25' readonly='F' type='0' width='64'/> <register name='FPR26' readonly='F' type='0' width='64'/> <register name='FPR27' readonly='F' type='0' width='64'/> <register name='FPR28' readonly='F' type='0' width='64'/> <register name='FPR29' readonly='F' type='0' width='64'/> <register name='FPR30' readonly='F' type='0' width='64'/> <register name='FPR31' readonly='F' type='0' width='64'/> </registers> <registers name='System'> <register name='PC' readonly='F' type='1' width='32'/> <register name='MSR' readonly='F' type='0' width='32'/> <register name='CR' readonly='F' type='0' width='32'/> <register name='LR' readonly='F' type='0' width='32'/> <register name='CTR' readonly='F' type='0' width='32'/> <register name='XER' readonly='F' type='0' width='32'/> <register name='FPSCR' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[174] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/power.ovpworld.org/processor/powerpc32/1.0/powerpc32.igen.xml"
files[174] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='powerpc32Newlib' defaultsemihostvendor='power.ovpworld.org' defaultsemihostversion='1.0' elfcode='20' endian='either' family='powerpc' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/powerpc-elf-gdb' imagefile='model' library='processor' name='powerpc32' procdoc='$IMPERAS_HOME/ImperasLib/source/power.ovpworld.org/processor/powerpc32/1.0/doc/OVP_Model_Specific_Information_powerpc32_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='power.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='PPC32 Family Processor Model.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is currently under development. The FPU is incomplete.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Basic verification of ISA against reference has been performed.'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic UISA or a specific model)'/> </docsection> <enum name='mpc82x' value='0'/> <enum name='UISA' value='1'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbose output messages'/> </docsection> </formalattribute> <formalattribute name='UISA_I_B' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_B'/> </docsection> </formalattribute> <formalattribute name='UISA_I_BCDA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_BCDA'/> </docsection> </formalattribute> <formalattribute name='UISA_I_S' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_S'/> </docsection> </formalattribute> <formalattribute name='UISA_I_E' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_E'/> </docsection> </formalattribute> <formalattribute name='UISA_I_E_PC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_E_PC'/> </docsection> </formalattribute> <formalattribute name='UISA_I_E_PD' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_E_PD'/> </docsection> </formalattribute> <formalattribute name='UISA_I_EC' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_EC'/> </docsection> </formalattribute> <formalattribute name='UISA_I_FP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_FP'/> </docsection> </formalattribute> <formalattribute name='UISA_I_DFP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_DFP'/> </docsection> </formalattribute> <formalattribute name='UISA_I_MA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_MA'/> </docsection> </formalattribute> <formalattribute name='UISA_I_SP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_SP'/> </docsection> </formalattribute> <formalattribute name='UISA_I_V' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_V'/> </docsection> </formalattribute> <formalattribute name='UISA_I_LMA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_LMA'/> </docsection> </formalattribute> <formalattribute name='UISA_I_WT' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_WT'/> </docsection> </formalattribute> <formalattribute name='UISA_I_VLE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='UISA Feature UISA_I_VLE'/> </docsection> </formalattribute> <formalattribute name='ENABLE_FPU' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable FPU At Startup'/> </docsection> </formalattribute> <formalattribute name='UNIMP_TO_NOP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Map Unimplemented Instructions to NOP'/> </docsection> </formalattribute> <formalattribute name='WARN_NOP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Warn when executing nop-mapped instructions'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Reset'/> <exception code='1' name='Undefined'/> <exception code='2' name='Arith'/> <exception code='3' name='RdAlign'/> <exception code='4' name='WrAlign'/> <exception code='5' name='RdAbort'/> <exception code='6' name='WrAbort'/> <exception code='7' name='RdPriv'/> <exception code='8' name='WrPriv'/> <exception code='9' name='Fetch'/> </exceptions> <registers name='User'> <register name='GPR0' readonly='F' type='0' width='32'/> <register name='GPR1' readonly='F' type='0' width='32'/> <register name='GPR2' readonly='F' type='0' width='32'/> <register name='GPR3' readonly='F' type='0' width='32'/> <register name='GPR4' readonly='F' type='0' width='32'/> <register name='GPR5' readonly='F' type='0' width='32'/> <register name='GPR6' readonly='F' type='0' width='32'/> <register name='GPR7' readonly='F' type='0' width='32'/> <register name='GPR8' readonly='F' type='0' width='32'/> <register name='GPR9' readonly='F' type='0' width='32'/> <register name='GPR10' readonly='F' type='0' width='32'/> <register name='GPR11' readonly='F' type='0' width='32'/> <register name='GPR12' readonly='F' type='0' width='32'/> <register name='GPR13' readonly='F' type='0' width='32'/> <register name='GPR14' readonly='F' type='0' width='32'/> <register name='GPR15' readonly='F' type='0' width='32'/> <register name='GPR16' readonly='F' type='0' width='32'/> <register name='GPR17' readonly='F' type='0' width='32'/> <register name='GPR18' readonly='F' type='0' width='32'/> <register name='GPR19' readonly='F' type='0' width='32'/> <register name='GPR20' readonly='F' type='0' width='32'/> <register name='GPR21' readonly='F' type='0' width='32'/> <register name='GPR22' readonly='F' type='0' width='32'/> <register name='GPR23' readonly='F' type='0' width='32'/> <register name='GPR24' readonly='F' type='0' width='32'/> <register name='GPR25' readonly='F' type='0' width='32'/> <register name='GPR26' readonly='F' type='0' width='32'/> <register name='GPR27' readonly='F' type='0' width='32'/> <register name='GPR28' readonly='F' type='0' width='32'/> <register name='GPR29' readonly='F' type='0' width='32'/> <register name='GPR30' readonly='F' type='0' width='32'/> <register name='GPR31' readonly='F' type='0' width='32'/> </registers> <registers name='FloatingPoint'> <register name='FPR0' readonly='F' type='0' width='64'/> <register name='FPR1' readonly='F' type='0' width='64'/> <register name='FPR2' readonly='F' type='0' width='64'/> <register name='FPR3' readonly='F' type='0' width='64'/> <register name='FPR4' readonly='F' type='0' width='64'/> <register name='FPR5' readonly='F' type='0' width='64'/> <register name='FPR6' readonly='F' type='0' width='64'/> <register name='FPR7' readonly='F' type='0' width='64'/> <register name='FPR8' readonly='F' type='0' width='64'/> <register name='FPR9' readonly='F' type='0' width='64'/> <register name='FPR10' readonly='F' type='0' width='64'/> <register name='FPR11' readonly='F' type='0' width='64'/> <register name='FPR12' readonly='F' type='0' width='64'/> <register name='FPR13' readonly='F' type='0' width='64'/> <register name='FPR14' readonly='F' type='0' width='64'/> <register name='FPR15' readonly='F' type='0' width='64'/> <register name='FPR16' readonly='F' type='0' width='64'/> <register name='FPR17' readonly='F' type='0' width='64'/> <register name='FPR18' readonly='F' type='0' width='64'/> <register name='FPR19' readonly='F' type='0' width='64'/> <register name='FPR20' readonly='F' type='0' width='64'/> <register name='FPR21' readonly='F' type='0' width='64'/> <register name='FPR22' readonly='F' type='0' width='64'/> <register name='FPR23' readonly='F' type='0' width='64'/> <register name='FPR24' readonly='F' type='0' width='64'/> <register name='FPR25' readonly='F' type='0' width='64'/> <register name='FPR26' readonly='F' type='0' width='64'/> <register name='FPR27' readonly='F' type='0' width='64'/> <register name='FPR28' readonly='F' type='0' width='64'/> <register name='FPR29' readonly='F' type='0' width='64'/> <register name='FPR30' readonly='F' type='0' width='64'/> <register name='FPR31' readonly='F' type='0' width='64'/> </registers> <registers name='System'> <register name='PC' readonly='F' type='1' width='32'/> <register name='MSR' readonly='F' type='0' width='32'/> <register name='CR' readonly='F' type='0' width='32'/> <register name='LR' readonly='F' type='0' width='32'/> <register name='CTR' readonly='F' type='0' width='32'/> <register name='XER' readonly='F' type='0' width='32'/> <register name='FPSCR' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[175] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/semihosting/nios_iiNewlib/1.0/semihosting.igen.xml"
files[175] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='nios_iiNewlib' releasestatus='0' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of LibC (newlib version) for Nios_II processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='Nios_II'> <vlnvreference library='processor' name='nios_ii' vendor='altera.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[176] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/platform/BareMetalNios_IISingle_TLM2.0/1.0/platform.igen.xml"
files[176] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalNios_IISingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='altera.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an Xilinx Nios_II Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single Nios_II processor instance. It creates two memories; program memory from 0x10000000 to 0x000FFFFF. stack memory from 0x17ff0000 to 0x17ffffff. The TLM2.0 platform can be passed any application compiled to an Xilinx Nios_II elf format, an optional second argument argument to specify the execution stop time. platform.OS.exe application.CROSS.elf [stop time milliseconds] Where OS is Linux or Windows.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of Nios_II binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference name='nios_ii' vendor='altera.ovpworld.org'/> <extlibrary directLoad='T' name='nios_iiNewlib_0'> <vlnvreference name='nios_iiNewlib' vendor='altera.ovpworld.org'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x100fffff' loaddress='0x10000000' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x17ffffff' loaddress='0x17ff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[177] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/platform/AlteraCycloneV_HPS_TLM2/1.0/platform.igen.xml"
files[177] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='AlteraCycloneV_HPS_TLM2' purpose='2' releasestatus='4' stoponctrlc='F' vendor='altera.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform models the Altera Cyclone V SOC FPGA chip Hard Processor System.'/> <doctext name='txt_1' text='The processor is an ARM Cortex-A9MPx2.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Peripherals are modeled only to the extent required to boot and run Operating Systems such as Linux.'/> <doctext name='txt_1' text='Only 128MB rather than the full 2GB of SRAM is modeled in this TLM platform to reduce the memory required by the simulation.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Cyclone V Handbook Volume 3: Hard Processor System Technical Reference Manual cv_5v4 2013.12.30.'/> </docsection> <bus addresswidth='32' name='smbus'/> <processorinstance endian='little' mips='100.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <attribute content='Cortex-A9MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <attribute name='override_debugMask'/> <attribute content='0xfffec000' name='override_CBAR'/> <attribute content='6' name='override_GICD_TYPER_ITLines'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='ir199' name='SPI199'/> <netportconnection connection='ir200' name='SPI200'/> <netportconnection connection='ir201' name='SPI201'/> <netportconnection connection='ir202' name='SPI202'/> <netportconnection connection='ir194' name='SPI194'/> <netportconnection connection='ir195' name='SPI195'/> <netportconnection connection='cpu0Reset' name='reset_CPU0'/> <netportconnection connection='cpu1Reset' name='reset_CPU1'/> </processorinstance> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <peripheralinstance diagnosticlevel='0' name='L2'> <vlnvreference name='L2CachePL310' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xfffeffff' loaddress='0xfffef000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer0'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffc08fff' loaddress='0xffc08000' name='bport1'/> <netportconnection connection='ir199' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer1'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffc09fff' loaddress='0xffc09000' name='bport1'/> <netportconnection connection='ir200' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer2'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd00fff' loaddress='0xffd00000' name='bport1'/> <netportconnection connection='ir201' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer3'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd01fff' loaddress='0xffd01000' name='bport1'/> <netportconnection connection='ir202' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='uart0'> <vlnvreference name='dw-apb-uart' vendor='altera.ovpworld.org'/> <attribute name='log'/> <attribute content='uart0.log' name='outfile'/> <attribute name='portnum'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='smbus' hiaddress='0xffc02fff' loaddress='0xffc02000' name='bport1'/> <netportconnection connection='ir194' name='intOut'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='uart1'> <vlnvreference name='dw-apb-uart' vendor='altera.ovpworld.org'/> <attribute name='log'/> <attribute content='uart1.log' name='outfile'/> <attribute name='portnum'/> <attribute content='1' name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='smbus' hiaddress='0xffc03fff' loaddress='0xffc03000' name='bport1'/> <netportconnection connection='ir195' name='intOut'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='RSTMGR0'> <vlnvreference name='RSTMGR' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd05fff' loaddress='0xffd05000' name='bport1'/> <netportconnection connection='cpu0Reset' name='cpu0Reset'/> <netportconnection connection='cpu1Reset' name='cpu1Reset'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='SYSMGR0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd08fff' loaddress='0xffd08000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='CLKMGR0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd04fff' loaddress='0xffd04000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='pdma0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffe01fff' loaddress='0xffe01000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='gmac0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff700fff' loaddress='0xff700000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='emac0_dma'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff701fff' loaddress='0xff701000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='gmac1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff702fff' loaddress='0xff702000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='emac1_dma'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff703fff' loaddress='0xff703000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute content='0xffffffff' name='boardid'/> <attribute content='zImage' name='kernel'/> <attribute name='kerneladdr'/> <attribute content='fs.img' name='initrd'/> <attribute name='initrdaddr'/> <attribute content='mem=128M console=ttyS0' name='command'/> <attribute content='0x0' name='physicalbase'/> <attribute content='0x08000000' name='memsize'/> <attribute name='bootaddr'/> <attribute content='0' name='disable'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' mustbespecified='F' name='ZIMAGE' type='stringvar'/> <formalarg description='Physical address to load zImage file (default 0x04000000)' mustbespecified='F' name='ZIMAGEADDR' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' mustbespecified='F' name='INITRD' type='stringvar'/> <formalarg description='Physical address to load initrd file (default 0x06000000)' mustbespecified='F' name='INITRDADDR' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' mustbespecified='F' name='LINUXSYM' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0xffffffff)' mustbespecified='F' name='BOARDID' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' mustbespecified='F' name='LINUXMEM' type='uns64var'/> <formalarg description='Linux command line (default: &apos;mem=128M console=ttyS0&apos;, with mem value adjusted if LINUXMEM or MEMSIZE specified)' mustbespecified='F' name='LINUXCMD' type='stringvar'/> <formalarg description='ELF file to load on CPU0 instead of Linux (Precludes use of Linux options)' mustbespecified='F' name='APP0' type='stringvar'/> <formalarg description='ELF file to load on CPU1 for AMP' mustbespecified='F' name='APP1' type='stringvar'/> <formalarg description='ELF file with boot code (both processors will start at its entry)' mustbespecified='F' name='BOOT' type='stringvar'/> <formalarg description='Image file to load on cpu0' mustbespecified='F' name='IMAGE0' type='stringvar'/> <formalarg description='Load address for image on cpu0 (IMAGE0 must be specified)' mustbespecified='F' name='IMAGE0ADDR' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' mustbespecified='F' name='IMAGE0SYM' type='stringvar'/> <formalarg description='Image file to load on cpu1' mustbespecified='F' name='IMAGE1' type='stringvar'/> <formalarg description='Load address for image on cpu1 (IMAGE1 must be specified)' mustbespecified='F' name='IMAGE1ADDR' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 (IMAGE1 must be specified, CpuManger only)' mustbespecified='F' name='IMAGE1SYM' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator-chosen port, or number for specific port' mustbespecified='F' name='UART0PORT' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator-chosen port, or number for specific port' mustbespecified='F' name='UART1PORT' type='stringvar'/> <nets name='nets'> <net name='ir199'/> <net name='ir200'/> <net name='ir201'/> <net name='ir202'/> <net name='ir194'/> <net name='ir195'/> <net name='cpu0Reset'/> <net name='cpu1Reset'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[178] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/platform/BareMetalNios_IISingle/1.0/platform.igen.xml"
files[178] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalNios_IISingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='altera.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an Nios_II Processor. The bare metal platform instantiates a single Nios_II processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an Nios_II elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of Nios_II binary files compiled with CodeSourcery CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None, baremetal platform definition'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='nios_ii' vendor='altera.ovpworld.org' version='1.0'/> <extlibrary directLoad='T' name='nios_iiNewlib_0'> <vlnvreference library='semihosting' name='nios_iiNewlib' vendor='altera.ovpworld.org' version='1.0'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference library='memory' name='ram' vendor='ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[179] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/platform/AlteraCycloneIII_3c120/1.0/platform.igen.xml"
files[179] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='AlteraCycloneIII_3c120' purpose='2' releasestatus='4' stoponctrlc='T' vendor='altera.ovpworld.org' verbose='T' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform models the Altera Cyclone III 3c120. The processor is an Altera Nios_II procesor, Nios_II_F.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Peripherals are modeled only to the extent required to boot and run Operating Systems such as Linux.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Altera Cyclone III 3c120 Reference Guide'/> </docsection> <processorinstance endian='little' mips='125.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='nios_ii' vendor='altera.ovpworld.org' version='1.0'/> <attribute content='Nios_II_F' name='variant'/> <attribute content='0xc7fff820' name='BREAK_VECTOR'/> <attribute content='0xd0000020' name='EXCEPTION_VECTOR'/> <attribute content='0xc2800000' name='RESET_VECTOR'/> <attribute content='0xc7fff400' name='FAST_TLB_MISS_EXCEPTION_VECTOR'/> <attribute content='1' name='HW_DIVIDE'/> <attribute content='1' name='HW_MULTIPLY'/> <attribute content='0' name='HW_MULX'/> <attribute content='1' name='INCLUDE_MMU'/> <attribute content='16' name='MMU_TLB_SET_ASSOCIATIVITY'/> <attribute content='128' name='MMU_TLB_ENTRIES'/> <attribute content='8' name='MMU_PID_BITS'/> <attribute content='29' name='DATA_ADDR_WIDTH'/> <attribute content='29' name='INST_ADDR_WIDTH'/> <attribute content='1' name='TEST_HALT_EXIT'/> <attribute content='1' name='EXCEPTION_EXTRA_INFORMATION'/> <busmasterportconnection connection='ibus' hiaddress='0xffffffff' loaddress='0x0' name='INSTRUCTION'/> <busmasterportconnection connection='dbus' hiaddress='0xffffffff' loaddress='0x0' name='DATA'/> <netportconnection connection='irq10' name='d_irq10'/> <netportconnection connection='irq1' name='d_irq1'/> <netportconnection connection='irq11' name='d_irq11'/> </processorinstance> <bus addresswidth='32' name='smbus'/> <bus addresswidth='32' name='iobus'/> <bus addresswidth='32' name='dbus'/> <bus addresswidth='32' name='ibus'/> <bridge name='pb_ibus_to_smbus'> <busslaveportconnection connection='ibus' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' loaddress='0x0' name='mp1'/> </bridge> <bridge name='pb_dbus_to_smbus_1'> <busslaveportconnection connection='dbus' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='smbus' hiaddress='0x7ffffff' loaddress='0x0' name='mp1'/> </bridge> <bridge name='pb_dbus_to_smbus_2'> <busslaveportconnection connection='dbus' hiaddress='0xffffffff' loaddress='0x8800000' name='sp1'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' loaddress='0x8800000' name='mp1'/> </bridge> <memoryinstance name='pb_cpu_to_ddr2_bot'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x17ffffff' loaddress='0x10000000' name='sp1'/> </memoryinstance> <memoryinstance name='tlb_miss_ram_1k'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x7fff7ff' loaddress='0x7fff400' name='sp1'/> </memoryinstance> <memoryinstance name='flash_mem_64m'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='pb_cpu_to_io'> <busslaveportconnection connection='dbus' hiaddress='0x87fffff' loaddress='0x8000000' name='sp1'/> <busmasterportconnection connection='iobus' hiaddress='0x7fffff' loaddress='0x0' name='mp1'/> </bridge> <peripheralinstance diagnosticlevel='0' name='uart_s1'> <vlnvreference name='Uart' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus' hiaddress='0x4c9f' loaddress='0x4c80' name='sp1'/> <netportconnection connection='irq10' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='sysid'> <vlnvreference name='SystemIDCore' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus' hiaddress='0x4d47' loaddress='0x4d40' name='sp1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='jtag_uart'> <vlnvreference name='JtagUart' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus' hiaddress='0x4d57' loaddress='0x4d50' name='sp1'/> <attribute content='8' name='writeIRQThreshold'/> <attribute content='8' name='readIRQThreshold'/> <attribute content='64' name='writeBufferDepth'/> <attribute content='64' name='readBufferDepth'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> <netportconnection connection='irq1' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer_1ms'> <vlnvreference name='IntervalTimer32Core' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus' hiaddress='0x400017' loaddress='0x400000' name='sp1'/> <netportconnection connection='irq11' name='irq'/> </peripheralinstance> <nets name='nets'> <net name='irq10'/> <net name='irq1'/> <net name='irq11'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[180] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/platform/AlteraCycloneV_HPS/1.0/platform.igen.xml"
files[180] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='AlteraCycloneV_HPS' purpose='2' releasestatus='4' stoponctrlc='F' vendor='altera.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform models the Altera Cyclone V SOC FPGA chip Hard Processor System.'/> <doctext name='txt_1' text='The processor is an ARM Cortex-A9MPx2.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Peripherals are modeled only to the extent required to boot and run Operating Systems such as Linux.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Cyclone V Handbook Volume 3: Hard Processor System Technical Reference Manual cv_5v4 2013.12.30.'/> </docsection> <bus addresswidth='32' name='smbus'/> <processorinstance endian='little' mips='100.000000' name='cpu' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <attribute content='Cortex-A9MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <attribute name='override_debugMask'/> <attribute content='0xfffec000' name='override_CBAR'/> <attribute content='6' name='override_GICD_TYPER_ITLines'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='ir199' name='SPI199'/> <netportconnection connection='ir200' name='SPI200'/> <netportconnection connection='ir201' name='SPI201'/> <netportconnection connection='ir202' name='SPI202'/> <netportconnection connection='ir194' name='SPI194'/> <netportconnection connection='ir195' name='SPI195'/> <netportconnection connection='cpu0Reset' name='reset_CPU0'/> <netportconnection connection='cpu1Reset' name='reset_CPU1'/> </processorinstance> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus' hiaddress='0x3fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <peripheralinstance diagnosticlevel='0' name='L2'> <vlnvreference name='L2CachePL310' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xfffeffff' loaddress='0xfffef000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer0'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffc08fff' loaddress='0xffc08000' name='bport1'/> <netportconnection connection='ir199' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer1'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffc09fff' loaddress='0xffc09000' name='bport1'/> <netportconnection connection='ir200' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer2'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd00fff' loaddress='0xffd00000' name='bport1'/> <netportconnection connection='ir201' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer3'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd01fff' loaddress='0xffd01000' name='bport1'/> <netportconnection connection='ir202' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='uart0'> <vlnvreference name='dw-apb-uart' vendor='altera.ovpworld.org'/> <attribute name='log'/> <attribute content='uart0.log' name='outfile'/> <attribute name='portnum'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='smbus' hiaddress='0xffc02fff' loaddress='0xffc02000' name='bport1'/> <netportconnection connection='ir194' name='intOut'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='uart1'> <vlnvreference name='dw-apb-uart' vendor='altera.ovpworld.org'/> <attribute name='log'/> <attribute content='uart1.log' name='outfile'/> <attribute name='portnum'/> <attribute content='1' name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='smbus' hiaddress='0xffc03fff' loaddress='0xffc03000' name='bport1'/> <netportconnection connection='ir195' name='intOut'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='RSTMGR0'> <vlnvreference name='RSTMGR' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd05fff' loaddress='0xffd05000' name='bport1'/> <netportconnection connection='cpu0Reset' name='cpu0Reset'/> <netportconnection connection='cpu1Reset' name='cpu1Reset'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='SYSMGR0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd08fff' loaddress='0xffd08000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='CLKMGR0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffd04fff' loaddress='0xffd04000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='pdma0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xffe01fff' loaddress='0xffe01000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='gmac0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff700fff' loaddress='0xff700000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='emac0_dma'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff701fff' loaddress='0xff701000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='gmac1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff702fff' loaddress='0xff702000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='emac1_dma'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus' hiaddress='0xff703fff' loaddress='0xff703000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='smbus' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute content='0xffffffff' name='boardid'/> <attribute content='zImage' name='kernel'/> <attribute name='kerneladdr'/> <attribute content='fs.img' name='initrd'/> <attribute name='initrdaddr'/> <attribute content='mem=1024M console=ttyS0' name='command'/> <attribute content='0x0' name='physicalbase'/> <attribute content='0x40000000' name='memsize'/> <attribute name='bootaddr'/> <attribute content='0' name='disable'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' mustbespecified='F' name='ZIMAGE' type='stringvar'/> <formalarg description='Physical address to load zImage file (default 0x04000000)' mustbespecified='F' name='ZIMAGEADDR' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' mustbespecified='F' name='INITRD' type='stringvar'/> <formalarg description='Physical address to load initrd file (default 0x06000000)' mustbespecified='F' name='INITRDADDR' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' mustbespecified='F' name='LINUXSYM' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0xffffffff)' mustbespecified='F' name='BOARDID' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' mustbespecified='F' name='LINUXMEM' type='uns64var'/> <formalarg description='Linux command line (default: &apos;mem=1024M console=ttyS0&apos;, with mem value adjusted if LINUXMEM or MEMSIZE specified)' mustbespecified='F' name='LINUXCMD' type='stringvar'/> <formalarg description='ELF file to load on CPU0 instead of Linux (Precludes use of Linux options)' mustbespecified='F' name='APP0' type='stringvar'/> <formalarg description='ELF file to load on CPU1 for AMP' mustbespecified='F' name='APP1' type='stringvar'/> <formalarg description='ELF file with boot code (both processors will start at its entry)' mustbespecified='F' name='BOOT' type='stringvar'/> <formalarg description='Image file to load on cpu0' mustbespecified='F' name='IMAGE0' type='stringvar'/> <formalarg description='Load address for image on cpu0 (IMAGE0 must be specified)' mustbespecified='F' name='IMAGE0ADDR' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' mustbespecified='F' name='IMAGE0SYM' type='stringvar'/> <formalarg description='Image file to load on cpu1' mustbespecified='F' name='IMAGE1' type='stringvar'/> <formalarg description='Load address for image on cpu1 (IMAGE1 must be specified)' mustbespecified='F' name='IMAGE1ADDR' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 (IMAGE1 must be specified, CpuManger only)' mustbespecified='F' name='IMAGE1SYM' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator-chosen port, or number for specific port' mustbespecified='F' name='UART0PORT' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator-chosen port, or number for specific port' mustbespecified='F' name='UART1PORT' type='stringvar'/> <nets name='nets'> <net name='ir199'/> <net name='ir200'/> <net name='ir201'/> <net name='ir202'/> <net name='ir194'/> <net name='ir195'/> <net name='cpu0Reset'/> <net name='cpu1Reset'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[181] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/processor/nios_ii/1.0/nios_ii.igen.xml"
files[181] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='nios_iiNewlib' defaultsemihostvendor='altera.ovpworld.org' defaultsemihostversion='1.0' elfcode='113' endian='either' family='ALTERA' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/nios2-elf-gdb' imagefile='model' library='processor' name='nios_ii' procdoc='$IMPERAS_HOME/ImperasLib/source/altera.ovpworld.org/processor/nios_ii/1.0/doc/OVP_Model_Specific_Information_nios_ii_generic.pdf' releasestatus='4' useindefaultplatform='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Nios_II Family Processor Model.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Custom instructions.'/> <doctext name='txt_1' text='No Cache model.'/> <doctext name='txt_2' text='No JTAG.'/> <doctext name='txt_3'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been extensively tested by Imperas, and validated against tests from Altera.'/> </docsection> <docsection name='doc_4' text='Features'> <doctext name='txt' text='Barrel Shifter.'/> <doctext name='txt_1' text='Configurable MPU.'/> <doctext name='txt_2' text='Configurable MMU.'/> <doctext name='txt_3' text='Shadow Register Sets.'/> <doctext name='txt_4' text='Hardware Multiply.'/> <doctext name='txt_5' text='Hardware Divide.'/> <doctext name='txt_6' text='Hardware Extended Multiply.'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic UISA or a specific model)'/> </docsection> <enum name='Nios_II_F' value='0'/> <enum name='Nios_II_S' value='1'/> <enum name='Nios_II_E' value='2'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbose output messages'/> </docsection> </formalattribute> <formalattribute name='TEST_MODE_EXIT' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Test mode exit for instruction, cmpltui r0, r0, (0xabc1||0xabc2)'/> </docsection> </formalattribute> <formalattribute name='TEST_HALT_EXIT' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable a Halt on &apos;br 0&apos;, branch to self'/> </docsection> </formalattribute> <formalattribute name='INST_ADDR_WIDTH' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction bus Width'/> </docsection> </formalattribute> <formalattribute name='DATA_ADDR_WIDTH' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data bus Width'/> </docsection> </formalattribute> <formalattribute name='HW_MULTIPLY' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware Multiply'/> </docsection> </formalattribute> <formalattribute name='HW_MULX' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware Extended Multiply'/> </docsection> </formalattribute> <formalattribute name='HW_DIVIDE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware Divide'/> </docsection> </formalattribute> <formalattribute name='RESET_VECTOR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset Vector Address'/> </docsection> </formalattribute> <formalattribute name='EXCEPTION_VECTOR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Exception Vector Address'/> </docsection> </formalattribute> <formalattribute name='BREAK_VECTOR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Break Vector Address'/> </docsection> </formalattribute> <formalattribute name='INCLUDE_MMU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU Available'/> </docsection> </formalattribute> <formalattribute name='FAST_TLB_MISS_EXCEPTION_VECTOR' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Fast TLB Exception Vector Address'/> </docsection> </formalattribute> <formalattribute name='INCLUDE_MPU' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='MPU Available'/> </docsection> </formalattribute> <formalattribute name='INCLUDE_CPURESETREQUEST' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CPU Reset Request Signal'/> </docsection> </formalattribute> <formalattribute name='INCLUDE_CPURESETTAKEN' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='CPU Reset Taken Signal'/> </docsection> </formalattribute> <formalattribute name='CPUID_CONTROL_VALUE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='CPUID Control Register Value'/> </docsection> </formalattribute> <formalattribute name='EXCEPTION_ILLEGAL_INSTRUCTION' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generate Illegal Instruction Exception'/> </docsection> </formalattribute> <formalattribute name='EXCEPTION_DIVISION_ERROR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generate Division Error Exception'/> </docsection> </formalattribute> <formalattribute name='EXCEPTION_MISALIGNED_MEMORY_ACCESS' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generate Misaligned Memory Access Exception'/> </docsection> </formalattribute> <formalattribute name='EXCEPTION_EXTRA_INFORMATION' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generate Extra Exception information'/> </docsection> </formalattribute> <formalattribute name='INTERRUPT_CONTROLLER_INTERFACE' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Controller Interface'/> </docsection> <enum name='Internal' value='0'/> <enum name='External' value='1'/> </formalattribute> <formalattribute name='NUMBER_SHADOW_REGISTER_SETS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of Shadow Register Sets'/> </docsection> </formalattribute> <formalattribute name='HARDCOPY_COMPATIBILITY' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardcopy Compatibility'/> </docsection> </formalattribute> <formalattribute name='MMU_PID_BITS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU Process ID (PID) Bits'/> </docsection> </formalattribute> <formalattribute name='MMU_OPTIMIZE_NUMBER_OF_TLB_ENTRIES' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU Optimize Number of TLB Entries based on device family'/> </docsection> </formalattribute> <formalattribute name='MMU_TLB_ENTRIES' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU TLB Entries'/> </docsection> <enum name='128' value='0'/> <enum name='256' value='1'/> <enum name='512' value='2'/> <enum name='1024' value='3'/> </formalattribute> <formalattribute name='MMU_TLB_SET_ASSOCIATIVITY' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU TLB Entries'/> </docsection> <enum name='8' value='0'/> <enum name='16' value='1'/> </formalattribute> <formalattribute name='MMU_MICRO_DTLB_ENTRIES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU Micro data TLB Entries'/> </docsection> </formalattribute> <formalattribute name='MMU_MICRO_ITLB_ENTRIES' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='MMU Micro instruction TLB Entries'/> </docsection> </formalattribute> <formalattribute name='MPU_USE_LIMIT_FOR_REGION_RANGE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Controls Memory'/> </docsection> </formalattribute> <formalattribute name='MPU_NUMBER_DATA_REGIONS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of Data Regions to Allocate'/> </docsection> </formalattribute> <formalattribute name='MPU_MINIMUM_DATA_REGION_SIZE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Minimum Data Region Size 64Bytes to 1MBytes (power of 2)'/> </docsection> </formalattribute> <formalattribute name='MPU_NUMBER_INSTRUCTION_REGIONS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Number of Instruction Regions to Allocate'/> </docsection> </formalattribute> <formalattribute name='MPU_MINIMUM_INSTRUCTION_REGION_SIZE' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Minimum Instruction Region Size 64Bytes to 1MBytes (power of 2)'/> </docsection> </formalattribute> <formalattribute name='CUSTOM_FP_DIVISION' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Custom Hardware for FP Division Instruction'/> </docsection> </formalattribute> <formalattribute name='CUSTOM_BITSWAP' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Custom Hardware for Bit Swap Instruction'/> </docsection> </formalattribute> <formalattribute name='CUSTOM_ENDIAN_CONVERT' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Custom Hardware for Endian Conversion Instruction'/> </docsection> </formalattribute> <formalattribute name='CUSTOM_INTERRUPT_VECTOR' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable Custom Interrupt Vector Instruction'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset_n' type='input'/> <netport mustbeconnected='F' name='d_irq0' type='input'/> <netport mustbeconnected='F' name='d_irq1' type='input'/> <netport mustbeconnected='F' name='d_irq2' type='input'/> <netport mustbeconnected='F' name='d_irq3' type='input'/> <netport mustbeconnected='F' name='d_irq4' type='input'/> <netport mustbeconnected='F' name='d_irq5' type='input'/> <netport mustbeconnected='F' name='d_irq6' type='input'/> <netport mustbeconnected='F' name='d_irq7' type='input'/> <netport mustbeconnected='F' name='d_irq8' type='input'/> <netport mustbeconnected='F' name='d_irq9' type='input'/> <netport mustbeconnected='F' name='d_irq10' type='input'/> <netport mustbeconnected='F' name='d_irq11' type='input'/> <netport mustbeconnected='F' name='d_irq12' type='input'/> <netport mustbeconnected='F' name='d_irq13' type='input'/> <netport mustbeconnected='F' name='d_irq14' type='input'/> <netport mustbeconnected='F' name='d_irq15' type='input'/> <netport mustbeconnected='F' name='d_irq16' type='input'/> <netport mustbeconnected='F' name='d_irq17' type='input'/> <netport mustbeconnected='F' name='d_irq18' type='input'/> <netport mustbeconnected='F' name='d_irq19' type='input'/> <netport mustbeconnected='F' name='d_irq20' type='input'/> <netport mustbeconnected='F' name='d_irq21' type='input'/> <netport mustbeconnected='F' name='d_irq22' type='input'/> <netport mustbeconnected='F' name='d_irq23' type='input'/> <netport mustbeconnected='F' name='d_irq24' type='input'/> <netport mustbeconnected='F' name='d_irq25' type='input'/> <netport mustbeconnected='F' name='d_irq26' type='input'/> <netport mustbeconnected='F' name='d_irq27' type='input'/> <netport mustbeconnected='F' name='d_irq28' type='input'/> <netport mustbeconnected='F' name='d_irq29' type='input'/> <netport mustbeconnected='F' name='d_irq30' type='input'/> <netport mustbeconnected='F' name='d_irq31' type='input'/> <command name='dumpTLB'> <docsection name='doc' text='Description'> <doctext name='txt' text='- no arguments'/> </docsection> </command> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='NONE'/> <exception code='1' name='RESET'/> <exception code='2' name='HARDWARE_BREAK'/> <exception code='4' name='PROCESSOR_ONLY_RESET_REQUEST'/> <exception code='8' name='INTERNAL_INTERRUPT'/> <exception code='16' name='EXTERNAL_NONMASKABLE_INTERRUPT'/> <exception code='32' name='EXTERNAL_MASKABLE_INTERRUPT'/> <exception code='64' name='SUPERVISOR_ONLY_INSTRUCTION_ADDRESS'/> <exception code='128' name='FAST_TLB_MISS_INSTRUCTION'/> <exception code='256' name='DOUBLE_TLB_MISS_INSTRUCTION'/> <exception code='512' name='TLB_PERMISSION_VIOLATION_EXECUTE'/> <exception code='1024' name='MPU_REGION_VIOLATION_INSTRUCTION'/> <exception code='2048' name='SUPERVISOR_ONLY_INSTRUCTION'/> <exception code='4096' name='TRAP_INSTRUCTION'/> <exception code='8192' name='ILLEGAL_INSTRUCTION'/> <exception code='16384' name='UNIMPLEMENTED_INSTRUCTION'/> <exception code='32768' name='BREAK_INSTRUCTION'/> <exception code='65536' name='SUPERVISOR_ONLY_DATA_ADDRESS'/> <exception code='131072' name='MISALIGNED_DATA_ADDRESS'/> <exception code='262144' name='MISALIGNED_DESTINATION_ADDRESS'/> <exception code='524288' name='DIVISION_ERROR'/> <exception code='1048576' name='FAST_TLB_MISS_DATA'/> <exception code='2097152' name='DOUBLE_TLB_MISS_DATA'/> <exception code='4194304' name='TLB_PERMISSION_VIOLATION_READ'/> <exception code='8388608' name='TLB_PERMISSION_VIOLATION_WRITE'/> <exception code='16777216' name='MPU_REGION_VIOLATION_DATA'/> </exceptions> <modes name='Modes'> <mode code='0' name='VM_MODE_KERNEL'> <docsection name='doc' text='Description'> <doctext name='txt' text='Supervisor Mode'/> </docsection> </mode> <mode code='1' name='VM_MODE_USER'> <docsection name='doc' text='Description'> <doctext name='txt' text='User Mode'/> </docsection> </mode> <mode code='2' name='VM_MODE_KERNEL_MPU'> <docsection name='doc' text='Description'> <doctext name='txt' text='Supervisor Mode MPU'/> </docsection> </mode> <mode code='3' name='VM_MODE_USER_MPU'> <docsection name='doc' text='Description'> <doctext name='txt' text='User Mode MPU'/> </docsection> </mode> </modes> <registers name='User'> <register name='zero' readonly='T' type='0' width='32'/> <register name='at' readonly='F' type='0' width='32'/> <register name='r2' readonly='F' type='0' width='32'/> <register name='r3' readonly='F' type='0' width='32'/> <register name='r4' readonly='F' type='0' width='32'/> <register name='r5' readonly='F' type='0' width='32'/> <register name='r6' readonly='F' type='0' width='32'/> <register name='r7' readonly='F' type='0' width='32'/> <register name='r8' readonly='F' type='0' width='32'/> <register name='r9' readonly='F' type='0' width='32'/> <register name='r10' readonly='F' type='0' width='32'/> <register name='r11' readonly='F' type='0' width='32'/> <register name='r12' readonly='F' type='0' width='32'/> <register name='r13' readonly='F' type='0' width='32'/> <register name='r14' readonly='F' type='0' width='32'/> <register name='r15' readonly='F' type='0' width='32'/> <register name='r16' readonly='F' type='0' width='32'/> <register name='r17' readonly='F' type='0' width='32'/> <register name='r18' readonly='F' type='0' width='32'/> <register name='r19' readonly='F' type='0' width='32'/> <register name='r20' readonly='F' type='0' width='32'/> <register name='r21' readonly='F' type='0' width='32'/> <register name='r22' readonly='F' type='0' width='32'/> <register name='r23' readonly='F' type='0' width='32'/> <register name='et' readonly='F' type='0' width='32'/> <register name='bt' readonly='F' type='0' width='32'/> <register name='gp' readonly='F' type='0' width='32'/> <register name='sp' readonly='F' type='0' width='32'/> <register name='fp' readonly='F' type='0' width='32'/> <register name='ea' readonly='F' type='0' width='32'/> <register name='ba' readonly='F' type='0' width='32'/> <register name='ra' readonly='F' type='0' width='32'/> </registers> <registers name='System'> <register name='PC' readonly='F' type='1' width='32'/> <register name='status' readonly='F' type='0' width='32'/> <register name='estatus' readonly='F' type='0' width='32'/> <register name='bstatus' readonly='F' type='0' width='32'/> <register name='ienable' readonly='F' type='0' width='32'/> <register name='ipending' readonly='F' type='0' width='32'/> <register name='cpuid' readonly='F' type='0' width='32'/> <register name='ctl6' readonly='F' type='0' width='32'/> <register name='except' readonly='F' type='0' width='32'/> <register name='pteaddr' readonly='F' type='0' width='32'/> <register name='tlbacc' readonly='F' type='0' width='32'/> <register name='tlbmisc' readonly='F' type='0' width='32'/> <register name='eccinj' readonly='F' type='0' width='32'/> <register name='badaddr' readonly='F' type='0' width='32'/> <register name='config' readonly='F' type='0' width='32'/> <register name='mpubase' readonly='F' type='0' width='32'/> <register name='mpuacc' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[182] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/dw-apb-uart/1.0/pse.igen.xml"
files[182] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='dw-apb-uart' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Model of dw-apb-uart UART for CycloneV platform.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No modelling of baudrate.'/> <doctext name='txt_1' text='No modem support (DTR etc).'/> <doctext name='txt_2' text='No support for parity.'/> <doctext name='txt_3' text='No means to simulate errors.'/> <doctext name='txt_4' text='Derived from national.ovpworld.org 16450 model. Just enough to do basic tty capabilities.'/> <doctext name='txt_5' text='Only first 8 registers implemented.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Cyclone V Device Handbook Volume 3: Hard Processor System Technical Reference Manual cv_5v4 2013.12.30'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x1000'> <docsection name='doc' text='Description'> <doctext name='txt' text='Byte:wide access to control and status registers.'/> </docsection> </busslaveport> <netport name='intOut' type='output' updatefunctionargument='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Intetrupt output.'/> </docsection> </netport> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalattribute name='uart16550' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable 16550 mode (with FIFOS) - not implemented yet.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[183] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/dw-apb-timer/1.0/pse.igen.xml"
files[183] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='dw-apb-timer' releasestatus='4' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Model of dw-apb-timer for CycloneV platform.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only functionality required for Altera Cyclone-V is implemented: single timer, 32 bits, little endian only'/> <doctext name='txt_1' text='Resolution of this timer is limited to the simulation time slice (aka quantum) size'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text='Cyclone V Device Handbook Volume 3: Hard Processor System Technical Reference Manual cv_5v4 2013.12.30'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <formalattribute name='frequency' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify frequency of the counters in Hz (default is 200MHz)'/> </docsection> </formalattribute> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x1000'> <addressblock name='timer1' size='0x14' width='32'> <memorymappedregister access='rw' isvolatile='T' name='loadcount' width='32' writefunction='Writeloadcount'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='currentval' offset='0x4' readfunction='Readcurrentval' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='controlreg' offset='0x8' width='32' writefunction='Writecontrolreg'> <reset mask='4294967295' name='resetNet'/> <field name='enable' width='1'/> <field bitoffset='1' name='mode' width='1'/> <field bitoffset='2' name='interrupt_mask' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='eoi' offset='0xc' readfunction='Readeoi' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='eoi' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='intstat' offset='0x10' readfunction='Readintstat' width='32'> <reset mask='4294967295' name='resetNet'/> <field bitoffset='0' name='intstat' width='1'/> </memorymappedregister> </addressblock> <addressblock name='timers' offset='0xa0' size='0x10' width='32'> <memorymappedregister access='r' isvolatile='T' name='intstat' readfunction='Readintstat' width='32'> <field bitoffset='0' name='intstat' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='eoi' offset='0x4' readfunction='Readeoi' width='32'> <field bitoffset='0' name='eoi' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='rawintstat' offset='0x8' readfunction='Readrawintstat' width='32'> <field bitoffset='0' name='intstat' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='compversion' offset='0xc' width='32'> <reset mask='4294967295' name='resetNet' value='842020138'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[184] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/PerformanceCounterCore/1.0/pse.igen.xml"
files[184] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='PerformanceCounterCore' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Altera Avalon Performance Counter Core'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Embedded Peripherals IP User Guide, UG-01085-11.0 11.0 June 2011'/> </docsection> <formalattribute name='Counters' type='integer'/> <busslaveport addresswidth='32' name='sp1' size='0x80'> <addressblock name='reg0' size='0x80' width='32'> <memorymappedregister access='rw' isvolatile='T' name='t0lo' readfunction='read_lo' userdata='0x0' width='32' writefunction='write_lo'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t0hi' offset='0x4' readfunction='read_hi' userdata='0x0' width='32' writefunction='write_hi'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t0ev' offset='0x8' readfunction='read_ev' userdata='0x0' width='32' writefunction='write_ev'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t1lo' offset='0xc' readfunction='read_lo' userdata='0x1' width='32' writefunction='write_lo'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t1hi' offset='0x10' readfunction='read_hi' userdata='0x1' width='32' writefunction='write_hi'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t1ev' offset='0x14' readfunction='read_ev' userdata='0x1' width='32' writefunction='write_ev'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t2lo' offset='0x18' readfunction='read_lo' userdata='0x2' width='32' writefunction='write_lo'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t2hi' offset='0x1c' readfunction='read_hi' userdata='0x2' width='32' writefunction='write_hi'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t2ev' offset='0x20' readfunction='read_ev' userdata='0x2' width='32' writefunction='write_ev'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t3lo' offset='0x24' readfunction='read_lo' userdata='0x3' width='32' writefunction='write_lo'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t3hi' offset='0x28' readfunction='read_hi' userdata='0x3' width='32' writefunction='write_hi'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t3ev' offset='0x2c' readfunction='read_ev' userdata='0x3' width='32' writefunction='write_ev'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t4lo' offset='0x30' readfunction='read_lo' userdata='0x4' width='32' writefunction='write_lo'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t4hi' offset='0x34' readfunction='read_hi' userdata='0x4' width='32' writefunction='write_hi'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t4ev' offset='0x38' readfunction='read_ev' userdata='0x4' width='32' writefunction='write_ev'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t5lo' offset='0x3c' readfunction='read_lo' userdata='0x5' width='32' writefunction='write_lo'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t5hi' offset='0x40' readfunction='read_hi' userdata='0x5' width='32' writefunction='write_hi'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='t5ev' offset='0x44' readfunction='read_ev' userdata='0x5' width='32' writefunction='write_ev'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[185] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/IntervalTimer32Core/1.0/pse.igen.xml"
files[185] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='IntervalTimer32Core' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Altera Avalon Interval Timer32 Core'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Embedded Peripherals IP User Guide, UG-01085-11.0 11.0 June 2011'/> </docsection> <formalattribute name='timeoutPeriod' type='integer'/> <formalattribute name='timerFrequency' type='integer'/> <formalattribute defaultValue='Simple' name='timeoutConfig' type='enumeration'> <enum name='Simple'/> <enum name='Full'/> <enum name='Watchdog'/> </formalattribute> <formalattribute defaultValue='0' name='writeablePeriod' type='bool'/> <formalattribute defaultValue='0' name='readableSnapshot' type='bool'/> <formalattribute defaultValue='0' name='startStopControlBits' type='bool'/> <formalattribute defaultValue='0' name='timeoutPulse' type='bool'/> <formalattribute defaultValue='0' name='systemResetOnTimeout' type='bool'/> <formalattribute name='frequency' type='uns64'/> <netport name='irq' type='output' updatefunctionargument='0'/> <netport name='resetrequest' type='output' updatefunctionargument='0'/> <netport name='timeout_pulse' type='output' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='sp1' size='0x18'> <addressblock name='reg0' size='0x18' width='16'> <memorymappedregister access='rw' isvolatile='T' name='status' readfunction='read_status' width='16' writefunction='write_status'> <reset mask='65535' name='IRESET'/> <field name='TO' width='1'/> <field bitoffset='1' name='RUN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control' offset='0x4' readfunction='read_control' width='16' writefunction='write_control'> <reset mask='65535' name='IRESET'/> <field name='ITO' width='1'/> <field bitoffset='1' name='CONT' width='1'/> <field bitoffset='2' name='START' width='1'/> <field bitoffset='3' name='STOP' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='periodl' offset='0x8' readfunction='read_period' userdata='0x0' width='16' writefunction='write_period'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='periodh' offset='0xc' readfunction='read_period' userdata='0x1' width='16' writefunction='write_period'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='snapl' offset='0x10' readfunction='read_snap' userdata='0x0' width='16' writefunction='write_snap'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='snaph' offset='0x14' readfunction='read_snap' userdata='0x1' width='16' writefunction='write_snap'> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[186] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/JtagUart/1.0/pse.igen.xml"
files[186] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='JtagUart' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Altera Avalon JTAG UART'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Embedded Peripherals IP User Guide, UG-01085-11.0 11.0 June 2011'/> </docsection> <formalattribute defaultValue='64' max='32767' min='8' name='readBufferDepth' type='uns32'/> <formalattribute defaultValue='8' max='32767' min='8' name='readIRQThreshold' type='uns32'/> <formalattribute defaultValue='64' max='32767' min='8' name='writeBufferDepth' type='uns32'/> <formalattribute defaultValue='8' max='32767' min='8' name='writeIRQThreshold' type='uns32'/> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <netport name='irq' type='output' updatefunctionargument='0'/> <netport name='reset' type='input' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='sp1' size='0x8'> <addressblock name='reg0' size='0x8' width='32'> <memorymappedregister access='rw' isvolatile='T' name='data' readfunction='read_data' width='32' writefunction='write_data'> <reset mask='4294967295' name='IRESET'/> <field name='DATA' width='8'/> <field bitoffset='15' name='RVALID' width='1'/> <field bitoffset='16' name='RAVAIL' width='16'/> <field bitoffset='8' name='__pad8' width='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control' offset='0x4' readfunction='read_control' width='32' writefunction='write_control'> <reset mask='4294967295' name='IRESET'/> <field name='RE' width='1'/> <field bitoffset='1' name='WE' width='1'/> <field bitoffset='8' name='RI' width='1'/> <field bitoffset='9' name='WI' width='1'/> <field bitoffset='10' name='AC' width='1'/> <field bitoffset='16' name='WSPACE' width='16'/> <field bitoffset='2' name='__pad2' width='6'/> <field bitoffset='11' name='__pad11' width='5'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[187] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/IntervalTimer64Core/1.0/pse.igen.xml"
files[187] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='IntervalTimer64Core' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Altera Avalon Interval Timer32 Core'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <formalattribute name='timeoutPeriod' type='uns64'/> <formalattribute name='timerFrequency' type='integer'/> <formalattribute defaultValue='Simple' name='timeoutConfig' type='enumeration'> <enum name='Simple'/> <enum name='Full'/> <enum name='Watchdog'/> </formalattribute> <formalattribute defaultValue='0' name='writeablePeriod' type='bool'/> <formalattribute defaultValue='0' name='readableSnapshot' type='bool'/> <formalattribute defaultValue='0' name='startStopControlBits' type='bool'/> <formalattribute defaultValue='0' name='timeoutPulse' type='bool'/> <formalattribute defaultValue='0' name='systemResetOnTimeout' type='bool'/> <netport name='irq' type='output' updatefunctionargument='0'/> <netport name='resetrequest' type='output' updatefunctionargument='0'/> <netport name='timeout_pulse' type='output' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='sp1' size='0x28'> <addressblock name='reg0' size='0x28' width='16'> <memorymappedregister access='rw' isvolatile='T' name='status' readfunction='read_status' width='16' writefunction='write_status'> <reset mask='65535' name='IRESET'/> <field name='TO' width='1'/> <field bitoffset='1' name='RUN' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control' offset='0x4' readfunction='read_control' width='16' writefunction='write_control'> <reset mask='65535' name='IRESET'/> <field name='ITO' width='1'/> <field bitoffset='1' name='CONT' width='1'/> <field bitoffset='2' name='START' width='1'/> <field bitoffset='3' name='STOP' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='period_0' offset='0x8' readfunction='read_period' userdata='0x0' width='16' writefunction='write_period'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='period_1' offset='0xc' readfunction='read_period' userdata='0x1' width='16' writefunction='write_period'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='period_2' offset='0x10' readfunction='read_period' userdata='0x2' width='16' writefunction='write_period'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='period_3' offset='0x14' readfunction='read_period' userdata='0x3' width='16' writefunction='write_period'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='snap_0' offset='0x18' readfunction='read_snap' userdata='0x0' width='16' writefunction='write_snap'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='snap_1' offset='0x1c' readfunction='read_snap' userdata='0x1' width='16' writefunction='write_snap'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='snap_2' offset='0x20' readfunction='read_snap' userdata='0x2' width='16' writefunction='write_snap'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='snap_3' offset='0x24' readfunction='read_snap' userdata='0x3' width='16' writefunction='write_snap'> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[188] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/RSTMGR/1.0/pse.igen.xml"
files[188] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='RSTMGR' releasestatus='4' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Altera Cyclone V Reset Manager'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only register mpumodrst cpu0 and cpu1 reset functionality is implemented'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Cyclone V Device Handbook Volume 3: Hard Processor System Technical Reference Manual cv_5v4 2013.12.30'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x1000'> <addressblock name='REGS' size='0x24' width='32'> <memorymappedregister access='rw' isvolatile='T' name='stat' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ctrl' offset='0x4' width='32'> <reset mask='4294967295' name='resetNet' value='1048576'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='counts' offset='0x8' width='32'> <reset mask='4294967295' name='resetNet' value='524416'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='mpumodrst' offset='0x10' width='32' writefunction='Writempumodrst'> <reset mask='4294967295' name='resetNet' value='2'/> <field name='cpu0' width='1'/> <field bitoffset='1' name='cpu1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='permodrst' offset='0x14' width='32'> <reset mask='4294967295' name='resetNet' value='1073741823'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='per2modrst' offset='0x18' width='32'> <reset mask='4294967295' name='resetNet' value='255'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='brgmodrst' offset='0x1c' width='32'> <reset mask='4294967295' name='resetNet' value='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='miscmodrst' offset='0x20' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='cpu0Reset' type='output' updatefunctionargument='0'/> <netport name='cpu1Reset' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[189] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/SystemIDCore/1.0/pse.igen.xml"
files[189] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='SystemIDCore' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Altera Avalon System ID Core'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Embedded Peripherals IP User Guide, UG-01085-11.0 11.0 June 2011'/> </docsection> <formalattribute name='id' type='integer'/> <formalattribute name='timestamp' type='integer'/> <busslaveport addresswidth='32' name='sp1' size='0x8'> <addressblock name='reg0' size='0x8' width='32'> <memorymappedregister access='r' isvolatile='T' name='id' readfunction='read_id' width='32'/> <memorymappedregister access='r' isvolatile='T' name='timestamp' offset='0x4' readfunction='read_timestamp' width='32'/> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[190] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/altera.ovpworld.org/peripheral/Uart/1.0/pse.igen.xml"
files[190] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='Uart' releasestatus='0' saveRestore='F' vendor='altera.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Altera Avalon UART'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Embedded Peripherals IP User Guide, UG-01085-11.0 11.0 June 2011'/> </docsection> <netport name='irq' type='output' updatefunctionargument='0'/> <netport name='endofpacket' type='output' updatefunctionargument='0'/> <netport name='dataavailable' type='output' updatefunctionargument='0'/> <netport name='readyfordata' type='output' updatefunctionargument='0'/> <netport name='RXD' type='input' updatefunctionargument='0'/> <netport name='CTS' type='input' updatefunctionargument='0'/> <netport name='TXD' type='output' updatefunctionargument='0'/> <netport name='RTS' type='output' updatefunctionargument='0'/> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalattribute name='baud' type='integer'/> <formalattribute name='dataBits' type='integer'/> <formalattribute name='fixedBaud' type='integer'/> <formalattribute name='parity' type='enumeration'> <enum name='None'/> <enum name='Even'/> <enum name='Odd'/> </formalattribute> <formalattribute name='stopBits' type='integer'/> <formalattribute name='syncRegDepth' type='integer'/> <formalattribute name='useCtsRts' type='integer'/> <formalattribute name='useEopRegister' type='integer'/> <busslaveport addresswidth='32' name='sp1' size='0x20'> <addressblock name='reg0' size='0x20' width='32'> <memorymappedregister access='r' isvolatile='T' name='rxdata' readfunction='read_rxdata' width='32'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='txdata' offset='0x4' width='32' writefunction='write_txdata'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='status' offset='0x8' readfunction='read_status' width='32' writefunction='write_status'> <reset mask='4294967295' name='IRESET' value='3168'/> <field name='pe' width='1'/> <field bitoffset='1' name='fe' width='1'/> <field bitoffset='2' name='brk' width='1'/> <field bitoffset='3' name='roe' width='1'/> <field bitoffset='4' name='toe' width='1'/> <field bitoffset='5' name='tmt' width='1'/> <field bitoffset='6' name='trdy' width='1'/> <field bitoffset='7' name='rrdy' width='1'/> <field bitoffset='8' name='e' width='2'/> <field bitoffset='10' name='dcts' width='1'/> <field bitoffset='11' name='cts' width='1'/> <field bitoffset='12' name='eop' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='control' offset='0xc' readfunction='read_control' width='32' writefunction='write_control'> <reset mask='4294967295' name='IRESET'/> <field name='ipe' width='1'/> <field bitoffset='1' name='ife' width='1'/> <field bitoffset='2' name='ibrk' width='1'/> <field bitoffset='3' name='iroe' width='1'/> <field bitoffset='4' name='itoe' width='1'/> <field bitoffset='5' name='itmt' width='1'/> <field bitoffset='6' name='itrdy' width='1'/> <field bitoffset='7' name='irrdy' width='1'/> <field bitoffset='8' name='ie' width='1'/> <field bitoffset='9' name='trbk' width='1'/> <field bitoffset='10' name='idcts' width='1'/> <field bitoffset='11' name='rts' width='1'/> <field bitoffset='12' name='ieop' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='divisor' offset='0x10' readfunction='read_divisor' width='32' writefunction='write_divisor'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='eop' offset='0x14' readfunction='read_eop' width='32' writefunction='write_eop'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[191] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/BareMetalArmx1Mips32x3/1.0/platform.igen.xml"
files[191] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='T' library='platform' name='BareMetalArmx1Mips32x3' purpose='0' releasestatus='3' stoponctrlc='T' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' This is a platform that instantiates 1 ARM processor and 3 MIPS processors. Each processor has private independent memory areas from 0x00000000 to 0x9fffffff. the ARM processor also has private memory (for stack) from 0xf0000000 to 0xffffffff. There is a shared area of memory that appears from 0xa0000000 to 0xbfffffff in each processor memory map. '/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of specific example applications for MIPS32 and ARM Cortex-A.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None, BareMetal platform definition'/> </docsection> <bus addresswidth='32' name='bus0'/> <bus addresswidth='32' name='bus1'/> <bus addresswidth='32' name='bus2'/> <bus addresswidth='32' name='bus3'/> <bus addresswidth='32' name='busS'/> <processorinstance endian='little' id='4' imagefile='writer.ARM_CORTEX_A9UP.elf' mips='100.000000' name='CPU-0' useobjectentry='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <attribute content='Cortex-A9UP' name='variant'/> <attribute content='nopSVC' name='compatibility'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus0' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <processorinstance endian='little' id='1' imagefile='reader1.CS_MIPS32LE.elf' mips='100.000000' name='CPU-1' useobjectentry='T'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <attribute content='24KEc' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <processorinstance endian='little' id='2' imagefile='reader2.CS_MIPS32LE.elf' mips='100.000000' name='CPU-2' useobjectentry='T'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <attribute content='24KEc' name='variant'/> <busmasterportconnection connection='bus2' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus2' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <processorinstance endian='little' id='3' imagefile='reader3.CS_MIPS32LE.elf' mips='100.000000' name='CPU-3' useobjectentry='T'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <attribute content='24KEc' name='variant'/> <busmasterportconnection connection='bus3' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus3' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='mem0'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus0' hiaddress='0x1ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='mem1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='mem2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus2' hiaddress='0x1ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='mem3'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus3' hiaddress='0x1ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='shared'> <vlnvreference name='ram'/> <busslaveportconnection connection='busS' hiaddress='0x2ffffff' loaddress='0x2000000' name='sp1'/> </memoryinstance> <bridge name='br0'> <busslaveportconnection connection='bus0' hiaddress='0x2ffffff' loaddress='0x2000000' name='sp1'/> <busmasterportconnection connection='busS' hiaddress='0x2ffffff' loaddress='0x2000000' name='mp1'/> </bridge> <bridge name='br1'> <busslaveportconnection connection='bus1' hiaddress='0x2ffffff' loaddress='0x2000000' name='sp1'/> <busmasterportconnection connection='busS' hiaddress='0x2ffffff' loaddress='0x2000000' name='mp1'/> </bridge> <bridge name='br2'> <busslaveportconnection connection='bus2' hiaddress='0x2ffffff' loaddress='0x2000000' name='sp1'/> <busmasterportconnection connection='busS' hiaddress='0x2ffffff' loaddress='0x2000000' name='mp1'/> </bridge> <bridge name='br3'> <busslaveportconnection connection='bus3' hiaddress='0x2ffffff' loaddress='0x2000000' name='sp1'/> <busmasterportconnection connection='busS' hiaddress='0x2ffffff' loaddress='0x2000000' name='mp1'/> </bridge> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[192] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/ArmCortexMuCOS-II/1.0/platform.igen.xml"
files[192] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='ArmCortexMuCOS-II' purpose='0' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform for Micrium uc/OS-II bring up and simple LED access'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for bring up of uc/OS-II on ARM Cortex-M3 processor'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='www.micrium.com/page/products/rtos/os-ii'/> </docsection> <formalarg description='the uc/OS-II image' group='user platform config' mustbespecified='T' name='kernel' type='stringvar'/> <processorinstance endian='little' imagefile='ucosiiDemoApplication.ARM_CORTEX_M3.elf' mips='100.000000' name='cpu1' simulateexceptions='T'> <vlnvreference name='armm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-M3' name='variant'/> <attribute content='gdb' name='compatibility'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='memory2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x20000000' name='sp1'/> </memoryinstance> <peripheralinstance diagnosticlevel='1' name='led'> <vlnvreference name='ledRegister' vendor='ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x10000007' loaddress='0x10000000' name='busPort'/> </peripheralinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[193] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/BareMetalMips32Multicore2_TLM2.0/1.0/platform.igen.xml"
files[193] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalMips32Multicore2_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This is a platform that instantiates 2 MIPS32 processors. It creates private memories; program memory from 0x80080000 to 0x8017FFFF and a private stack memory from 0x7fff0000 to 0xffffffff. It creates a shared memory to pass data between the two processors 0x11000000 to 0x11000FFF '/> </docsection> <bus addresswidth='32' name='bus1'/> <bus addresswidth='32' name='bus2'/> <bus addresswidth='28' name='bus_sh'/> <processorinstance endian='big' id='0' mips='100.000000' name='cpu_1'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <processorinstance endian='big' id='1' mips='100.000000' name='cpu_2'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <busmasterportconnection connection='bus2' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus2' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='m_ram_10'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7fffffff' loaddress='0x7fff0000' name='sp1'/> </memoryinstance> <memoryinstance name='m_ram_11'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x8017ffff' loaddress='0x80080000' name='sp1'/> </memoryinstance> <memoryinstance name='m_ram_20'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus2' hiaddress='0x7fffffff' loaddress='0x7fff0000' name='sp1'/> </memoryinstance> <memoryinstance name='m_ram_21'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus2' hiaddress='0x8017ffff' loaddress='0x80080000' name='sp1'/> </memoryinstance> <memoryinstance name='m_ram_sh'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus_sh' hiaddress='0xfff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='br1'> <busslaveportconnection connection='bus1' hiaddress='0x11000fff' loaddress='0x11000000' name='sp1'/> <busmasterportconnection connection='bus_sh' hiaddress='0xfff' loaddress='0x0' name='mp1'/> </bridge> <bridge name='br2'> <busslaveportconnection connection='bus2' hiaddress='0x11000fff' loaddress='0x11000000' name='sp1'/> <busmasterportconnection connection='bus_sh' hiaddress='0xfff' loaddress='0x0' name='mp1'/> </bridge> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[194] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/HeteroAlteraCycloneV_HPS_CycloneIII_3c120/1.0/platform.igen.xml"
files[194] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='HeteroAlteraCycloneV_HPS_CycloneIII_3c120' purpose='1' releasestatus='3' stoponctrlc='T' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This platform merges the Altera Cyclone V (ARM) and Cyclone III (Nios_II) processor systems'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Peripherals are modeled only to the extent required to boot and run Operating Systems such as Linux.'/> </docsection> <bus addresswidth='32' name='smbus_HPS'/> <processorinstance endian='little' id='0' mips='100.000000' name='cpu_A9MPx2' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <attribute content='Cortex-A9MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0' name='showHiddenRegs'/> <attribute name='override_debugMask'/> <attribute content='0xfffec000' name='override_CBAR'/> <attribute content='6' name='override_GICD_TYPER_ITLines'/> <busmasterportconnection connection='smbus_HPS' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='smbus_HPS' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='ir199' name='SPI199'/> <netportconnection connection='ir200' name='SPI200'/> <netportconnection connection='ir201' name='SPI201'/> <netportconnection connection='ir202' name='SPI202'/> <netportconnection connection='ir194' name='SPI194'/> <netportconnection connection='ir195' name='SPI195'/> <netportconnection connection='cpu0Reset' name='reset_CPU0'/> <netportconnection connection='cpu1Reset' name='reset_CPU1'/> </processorinstance> <memoryinstance name='sram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0x3fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <peripheralinstance diagnosticlevel='0' name='L2'> <vlnvreference name='L2CachePL310' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xfffeffff' loaddress='0xfffef000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer0'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffc08fff' loaddress='0xffc08000' name='bport1'/> <netportconnection connection='ir199' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer1'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffc09fff' loaddress='0xffc09000' name='bport1'/> <netportconnection connection='ir200' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer2'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffd00fff' loaddress='0xffd00000' name='bport1'/> <netportconnection connection='ir201' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer3'> <vlnvreference name='dw-apb-timer' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffd01fff' loaddress='0xffd01000' name='bport1'/> <netportconnection connection='ir202' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='uart0'> <vlnvreference name='dw-apb-uart' vendor='altera.ovpworld.org'/> <attribute name='log'/> <attribute content='uart0.log' name='outfile'/> <attribute name='portnum'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffc02fff' loaddress='0xffc02000' name='bport1'/> <netportconnection connection='ir194' name='intOut'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='uart1'> <vlnvreference name='dw-apb-uart' vendor='altera.ovpworld.org'/> <attribute name='log'/> <attribute content='uart1.log' name='outfile'/> <attribute name='portnum'/> <attribute content='1' name='console'/> <attribute name='finishOnDisconnect'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffc03fff' loaddress='0xffc03000' name='bport1'/> <netportconnection connection='ir195' name='intOut'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='RSTMGR0'> <vlnvreference name='RSTMGR' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffd05fff' loaddress='0xffd05000' name='bport1'/> <netportconnection connection='cpu0Reset' name='cpu0Reset'/> <netportconnection connection='cpu1Reset' name='cpu1Reset'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='SYSMGR0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffd08fff' loaddress='0xffd08000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='CLKMGR0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffd04fff' loaddress='0xffd04000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='pdma0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xffe01fff' loaddress='0xffe01000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='gmac0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xff700fff' loaddress='0xff700000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='emac0_dma'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xff701fff' loaddress='0xff701000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='gmac1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xff702fff' loaddress='0xff702000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='emac1_dma'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='smbus_HPS' hiaddress='0xff703fff' loaddress='0xff703000' name='bport1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='smbus_HPS' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute content='0xffffffff' name='boardid'/> <attribute content='zImage' name='kernel'/> <attribute name='kerneladdr'/> <attribute content='fs.img' name='initrd'/> <attribute name='initrdaddr'/> <attribute content='mem=1024M console=ttyS0' name='command'/> <attribute content='0x0' name='physicalbase'/> <attribute content='0x40000000' name='memsize'/> <attribute name='bootaddr'/> <attribute content='0' name='disable'/> </peripheralinstance> <processorinstance endian='little' id='1' mips='125.000000' name='cpu_Nios_II' simulateexceptions='T'> <vlnvreference name='nios_ii' vendor='altera.ovpworld.org' version='1.0'/> <attribute content='Nios_II_F' name='variant'/> <attribute content='0xc7fff820' name='BREAK_VECTOR'/> <attribute content='0xd0000020' name='EXCEPTION_VECTOR'/> <attribute content='0xc2800000' name='RESET_VECTOR'/> <attribute content='0xc7fff400' name='FAST_TLB_MISS_EXCEPTION_VECTOR'/> <attribute content='1' name='HW_DIVIDE'/> <attribute content='1' name='HW_MULTIPLY'/> <attribute content='0' name='HW_MULX'/> <attribute content='1' name='INCLUDE_MMU'/> <attribute content='16' name='MMU_TLB_SET_ASSOCIATIVITY'/> <attribute content='128' name='MMU_TLB_ENTRIES'/> <attribute content='8' name='MMU_PID_BITS'/> <attribute content='29' name='DATA_ADDR_WIDTH'/> <attribute content='29' name='INST_ADDR_WIDTH'/> <attribute content='1' name='TEST_HALT_EXIT'/> <attribute content='1' name='EXCEPTION_EXTRA_INFORMATION'/> <busmasterportconnection connection='ibus_3c120' hiaddress='0xffffffff' loaddress='0x0' name='INSTRUCTION'/> <busmasterportconnection connection='dbus_3c120' hiaddress='0xffffffff' loaddress='0x0' name='DATA'/> <netportconnection connection='irq10' name='d_irq10'/> <netportconnection connection='irq1' name='d_irq1'/> <netportconnection connection='irq11' name='d_irq11'/> </processorinstance> <bus addresswidth='32' name='smbus_3c120'/> <bus addresswidth='32' name='iobus_3c120'/> <bus addresswidth='32' name='dbus_3c120'/> <bus addresswidth='32' name='ibus_3c120'/> <bridge name='pb_ibus_to_smbus_3c120'> <busslaveportconnection connection='ibus_3c120' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='smbus_3c120' hiaddress='0xffffffff' loaddress='0x0' name='mp1'/> </bridge> <bridge name='pb_dbus_to_smbus_3c120_1'> <busslaveportconnection connection='dbus_3c120' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> <busmasterportconnection connection='smbus_3c120' hiaddress='0x7ffffff' loaddress='0x0' name='mp1'/> </bridge> <bridge name='pb_dbus_to_smbus_3c120_2'> <busslaveportconnection connection='dbus_3c120' hiaddress='0xffffffff' loaddress='0x8800000' name='sp1'/> <busmasterportconnection connection='smbus_3c120' hiaddress='0xffffffff' loaddress='0x8800000' name='mp1'/> </bridge> <memoryinstance name='pb_cpu_to_ddr2_bot'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus_3c120' hiaddress='0x17ffffff' loaddress='0x10000000' name='sp1'/> </memoryinstance> <memoryinstance name='tlb_miss_ram_1k'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus_3c120' hiaddress='0x7fff7ff' loaddress='0x7fff400' name='sp1'/> </memoryinstance> <memoryinstance name='flash_mem_64m'> <vlnvreference name='ram'/> <busslaveportconnection connection='smbus_3c120' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='pb_cpu_to_io'> <busslaveportconnection connection='dbus_3c120' hiaddress='0x87fffff' loaddress='0x8000000' name='sp1'/> <busmasterportconnection connection='iobus_3c120' hiaddress='0x7fffff' loaddress='0x0' name='mp1'/> </bridge> <peripheralinstance diagnosticlevel='0' name='uart_s1'> <vlnvreference name='Uart' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus_3c120' hiaddress='0x4c9f' loaddress='0x4c80' name='sp1'/> <netportconnection connection='irq10' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='sysid'> <vlnvreference name='SystemIDCore' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus_3c120' hiaddress='0x4d47' loaddress='0x4d40' name='sp1'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='jtag_uart'> <vlnvreference name='JtagUart' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus_3c120' hiaddress='0x4d57' loaddress='0x4d50' name='sp1'/> <attribute content='8' name='writeIRQThreshold'/> <attribute content='8' name='readIRQThreshold'/> <attribute content='64' name='writeBufferDepth'/> <attribute content='64' name='readBufferDepth'/> <attribute content='1' name='console'/> <attribute content='jtag_uart.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <netportconnection connection='irq1' name='irq'/> </peripheralinstance> <peripheralinstance diagnosticlevel='0' name='timer_1ms'> <vlnvreference name='IntervalTimer32Core' vendor='altera.ovpworld.org'/> <busslaveportconnection connection='iobus_3c120' hiaddress='0x400017' loaddress='0x400000' name='sp1'/> <netportconnection connection='irq11' name='irq'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' mustbespecified='F' name='ZIMAGE' type='stringvar'/> <formalarg description='Physical address to load zImage file (default 0x04000000)' mustbespecified='F' name='ZIMAGEADDR' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' mustbespecified='F' name='INITRD' type='stringvar'/> <formalarg description='Physical address to load initrd file (default 0x06000000)' mustbespecified='F' name='INITRDADDR' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' mustbespecified='F' name='LINUXSYM' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0xffffffff)' mustbespecified='F' name='BOARDID' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' mustbespecified='F' name='LINUXMEM' type='uns64var'/> <formalarg description='Linux command line (default: &apos;mem=1024M console=ttyS0&apos;, with mem value adjusted if LINUXMEM or MEMSIZE specified)' mustbespecified='F' name='LINUXCMD' type='stringvar'/> <formalarg description='ELF file to load on CPU0 instead of Linux (Precludes use of Linux options)' mustbespecified='F' name='APP0' type='stringvar'/> <formalarg description='ELF file to load on CPU1 for AMP' mustbespecified='F' name='APP1' type='stringvar'/> <formalarg description='ELF file with boot code (both processors will start at its entry)' mustbespecified='F' name='BOOT' type='stringvar'/> <formalarg description='Image file to load on cpu0' mustbespecified='F' name='IMAGE0' type='stringvar'/> <formalarg description='load address for image on cpu0 (IMAGE0 must be specified)' mustbespecified='F' name='IMAGE0ADDR' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' mustbespecified='F' name='IMAGE0SYM' type='stringvar'/> <formalarg description='Image file to load on cpu1' mustbespecified='F' name='IMAGE1' type='stringvar'/> <formalarg description='Load address for image on cpu1 (IMAGE1 must be specified)' mustbespecified='F' name='IMAGE1ADDR' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 (IMAGE1 must be specified, CpuManger only)' mustbespecified='F' name='IMAGE1SYM' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator-chosen port, or number for specific port' mustbespecified='F' name='UART0PORT' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator-chosen port, or number for specific port' mustbespecified='F' name='UART1PORT' type='stringvar'/> <formalarg description='vmlinux to load onto ' mustbespecified='F' name='NIOSBOOT' type='stringvar'/> <nets name='nets'> <net name='ir199'/> <net name='ir200'/> <net name='ir201'/> <net name='ir202'/> <net name='ir194'/> <net name='ir195'/> <net name='cpu0Reset'/> <net name='cpu1Reset'/> <net name='irq10'/> <net name='irq1'/> <net name='irq11'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[195] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/Or1kUclinux_TLM2.0/1.0/platform.igen.xml"
files[195] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='Or1kUclinux_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform for an Or1k Processor using SystemC TLM2.0.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference name='or1k' vendor='ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='int1' name='intr2'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='programMemory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x7fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='stackMemory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xf0000000' name='sp1'/> </memoryinstance> <memoryinstance name='dummyMemory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x930000ff' loaddress='0x93000000' name='sp1'/> </memoryinstance> <peripheralinstance name='uart1'> <vlnvreference name='16550' vendor='national.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x90000007' loaddress='0x90000000' name='bport1'/> <netportconnection connection='int1' name='intOut'/> </peripheralinstance> <nets name='nets'> <net name='int1'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[196] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/BareMetalArm7Dual_TLM2.0/1.0/platform.igen.xml"
files[196] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArm7Dual_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' Bare Metal Platform for an ARM7 Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates two ARM7 processor instance sub-systems, using little endian data ordering. It creates two memories within each sub-system: program memory from 0x00000000 to 0x00FFFFFF stack memory from 0xffff0000 to 0xffffffff'/> </docsection> <bus addresswidth='32' name='bus1'/> <bus addresswidth='32' name='bus2'/> <processorinstance endian='big' id='0' mips='100.000000' name='cpu1'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <attribute content='ARM7TDMI' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <processorinstance endian='big' id='1' mips='100.000000' name='cpu2'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <attribute content='ARM7TDMI' name='variant'/> <busmasterportconnection connection='bus2' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus2' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='ram10'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffff' loaddress='0x0' name='sp10'/> </memoryinstance> <memoryinstance name='ram11'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <memoryinstance name='ram20'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus2' hiaddress='0xffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram21'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus2' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[197] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/BareMetalArcManycore24_TLM2.0/1.0/platform.igen.xml"
files[197] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArcManycore24_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This is a platform that instantiates 24 ARC processors within a SystemC TLM2.0 infrastructure. Each processor has independent memory areas for program memory 0x00000000 to 0x000fffff stack memory 0x3d000000 to 0x3d0fffff.'/> </docsection> <bus addresswidth='32' name='Bus0'/> <processorinstance endian='little' id='0' mips='100.000000' name='cpu0'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_0'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus0' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus0' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program0'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus0' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack0'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus0' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus1'/> <processorinstance endian='little' id='1' mips='100.000000' name='cpu1'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_1'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program1'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus1' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack1'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus1' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus2'/> <processorinstance endian='little' id='2' mips='100.000000' name='cpu2'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_2'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus2' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus2' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program2'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus2' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack2'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus2' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus3'/> <processorinstance endian='little' id='3' mips='100.000000' name='cpu3'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_3'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus3' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus3' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program3'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus3' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack3'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus3' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus4'/> <processorinstance endian='little' id='4' mips='100.000000' name='cpu4'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_4'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus4' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus4' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program4'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus4' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack4'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus4' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus5'/> <processorinstance endian='little' id='5' mips='100.000000' name='cpu5'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_5'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus5' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus5' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program5'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus5' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack5'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus5' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus6'/> <processorinstance endian='little' id='6' mips='100.000000' name='cpu6'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_6'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus6' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus6' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program6'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus6' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack6'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus6' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus7'/> <processorinstance endian='little' id='7' mips='100.000000' name='cpu7'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_7'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus7' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus7' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program7'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus7' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack7'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus7' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus8'/> <processorinstance endian='little' id='8' mips='100.000000' name='cpu8'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_8'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus8' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus8' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program8'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus8' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack8'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus8' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus9'/> <processorinstance endian='little' id='9' mips='100.000000' name='cpu9'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_9'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus9' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus9' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program9'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus9' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack9'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus9' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus10'/> <processorinstance endian='little' id='10' mips='100.000000' name='cpu10'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_10'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus10' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus10' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program10'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus10' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack10'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus10' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus11'/> <processorinstance endian='little' id='11' mips='100.000000' name='cpu11'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_11'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus11' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus11' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program11'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus11' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack11'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus11' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus12'/> <processorinstance endian='little' id='12' mips='100.000000' name='cpu12'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_12'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus12' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus12' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program12'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus12' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack12'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus12' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus13'/> <processorinstance endian='little' id='13' mips='100.000000' name='cpu13'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_13'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus13' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus13' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program13'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus13' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack13'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus13' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus14'/> <processorinstance endian='little' id='14' mips='100.000000' name='cpu14'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_14'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus14' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus14' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program14'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus14' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack14'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus14' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus15'/> <processorinstance endian='little' id='15' mips='100.000000' name='cpu15'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_15'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus15' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus15' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program15'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus15' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack15'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus15' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus16'/> <processorinstance endian='little' id='16' mips='100.000000' name='cpu16'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_16'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus16' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus16' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program16'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus16' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack16'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus16' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus17'/> <processorinstance endian='little' id='17' mips='100.000000' name='cpu17'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_17'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus17' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus17' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program17'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus17' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack17'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus17' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus18'/> <processorinstance endian='little' id='18' mips='100.000000' name='cpu18'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_18'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus18' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus18' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program18'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus18' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack18'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus18' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus19'/> <processorinstance endian='little' id='19' mips='100.000000' name='cpu19'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_19'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus19' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus19' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program19'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus19' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack19'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus19' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus20'/> <processorinstance endian='little' id='20' mips='100.000000' name='cpu20'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_20'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus20' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus20' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program20'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus20' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack20'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus20' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus21'/> <processorinstance endian='little' id='21' mips='100.000000' name='cpu21'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_21'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus21' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus21' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program21'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus21' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack21'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus21' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus22'/> <processorinstance endian='little' id='22' mips='100.000000' name='cpu22'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_22'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus22' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus22' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program22'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus22' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack22'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus22' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <bus addresswidth='32' name='Bus23'/> <processorinstance endian='little' id='23' mips='100.000000' name='cpu23'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <extlibrary directLoad='T' name='arcNewlib_23'> <vlnvreference name='arcNewlib' vendor='arc.ovpworld.org'/> </extlibrary> <attribute content='gdb' name='format'/> <busmasterportconnection connection='Bus23' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='Bus23' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='Program23'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus23' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='Stack23'> <vlnvreference name='ram'/> <busslaveportconnection connection='Bus23' hiaddress='0x3d0fffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[198] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/QuadArmVersatileExpress/1.0/platform.igen.xml"
files[198] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='QuadArmVersatileExpress' purpose='1' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' This platform models the ARM Versatile Express development board with a CoreTile Express A15x2 (V2P-CA15) Daughterboard. See the ARM documents DUI0447G_v2m_p1_trm.pdf and DUI0604E_v2p_ca15_tc1_trm.pdf for details of the hardware being modeled. Note this platform implements the motherboard&apos;s &apos;Cortex-A Series&apos; memory map. The default processor is an ARM Cortex-A15MPx2, which may be changed. '/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' This platform provides the peripherals required to boot and run Operating Systems such as Linux or Android. Some of the peripherals are register-only, non-functional models. See the individual peripheral model documentation for details. CoreSight software debug and trace ports are not modeled. Remap option not modeled. The CLCD does not work in Linux '/> </docsection> <bus addresswidth='40' name='pBus_0'/> <processorinstance endian='little' id='0' mips='1000.000000' name='cpu_0' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_0' hiaddress='0xffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus_0' hiaddress='0xffffffffff' name='DATA'/> <attribute content='Cortex-A15MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0x2c000000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <netportconnection connection='ir2_0' name='SPI34'/> <netportconnection connection='ir3_0' name='SPI35'/> <netportconnection connection='ir4_0' name='SPI36'/> <netportconnection connection='ir5_0' name='SPI37'/> <netportconnection connection='ir6_0' name='SPI38'/> <netportconnection connection='ir7_0' name='SPI39'/> <netportconnection connection='ir8_0' name='SPI40'/> <netportconnection connection='ir9_0' name='SPI41'/> <netportconnection connection='ir10_0' name='SPI42'/> <netportconnection connection='ir12_0' name='SPI44'/> <netportconnection connection='ir13_0' name='SPI45'/> <netportconnection connection='ir14_0' name='SPI46'/> <netportconnection connection='ir15_0' name='SPI47'/> <netportconnection connection='ir16_0' name='SPI48'/> </processorinstance> <bus addresswidth='32' name='nor0bus_0'/> <memoryinstance name='nor0_0'> <vlnvreference name='ram'/> <busslaveportconnection connection='nor0bus_0' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='nor0Bridge_0'> <busmasterportconnection connection='nor0bus_0' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0x3ffffff' loaddress='0x0' name='sp'/> </bridge> <bridge name='nor0Remap_0'> <busmasterportconnection connection='nor0bus_0' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0xbffffff' loaddress='0x8000000' name='sp'/> </bridge> <memoryinstance name='nor1_0'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_0' hiaddress='0xfffffff' loaddress='0xc000000' name='sp1'/> </memoryinstance> <memoryinstance name='sram1_0'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_0' hiaddress='0x17ffffff' loaddress='0x14000000' name='sp1'/> </memoryinstance> <memoryinstance name='vram1_0'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_0' hiaddress='0x19ffffff' loaddress='0x18000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0_0'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> <netportconnection connection='ir15_0' name='irq'/> </peripheralinstance> <peripheralinstance name='usb0_0'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1b00ffff' loaddress='0x1b000000' name='bport1'/> <netportconnection connection='ir16_0' name='hc_irq'/> </peripheralinstance> <peripheralinstance name='sysRegs_0'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c010fff' loaddress='0x1c010000' name='bport1'/> <netportconnection connection='wprot_0' name='wprot'/> <netportconnection connection='cardin_0' name='cardin'/> </peripheralinstance> <peripheralinstance name='sysCtrl_0'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c020fff' loaddress='0x1c020000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1_0'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c040fff' loaddress='0x1c040000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mmc1_0'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c050fff' loaddress='0x1c050000' name='bport1'/> <netportconnection connection='ir9_0' name='irq0'/> <netportconnection connection='ir10_0' name='irq1'/> <netportconnection connection='wprot_0' name='wprot'/> <netportconnection connection='cardin_0' name='cardin'/> </peripheralinstance> <peripheralinstance name='kb1_0'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c060fff' loaddress='0x1c060000' name='bport1'/> <netportconnection connection='ir12_0' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1_0'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c070fff' loaddress='0x1c070000' name='bport1'/> <netportconnection connection='ir13_0' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='uart0_0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c090fff' loaddress='0x1c090000' name='bport1'/> <netportconnection connection='ir5_0' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart0_0.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='uart1_0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c0a0fff' loaddress='0x1c0a0000' name='bport1'/> <netportconnection connection='ir6_0' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart1_0.log' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2_0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c0b0fff' loaddress='0x1c0b0000' name='bport1'/> <netportconnection connection='ir7_0' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='uart3_0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c0c0fff' loaddress='0x1c0c0000' name='bport1'/> <netportconnection connection='ir8_0' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='wdt1_0'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c0f0fff' loaddress='0x1c0f0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer01_0'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c110fff' loaddress='0x1c110000' name='bport1'/> <netportconnection connection='ir2_0' name='irq'/> </peripheralinstance> <peripheralinstance name='timer23_0'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c120fff' loaddress='0x1c120000' name='bport1'/> <netportconnection connection='ir3_0' name='irq'/> </peripheralinstance> <peripheralinstance name='dvi1_0'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c160fff' loaddress='0x1c160000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc1_0'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c170fff' loaddress='0x1c170000' name='bport1'/> <netportconnection connection='ir4_0' name='irq'/> </peripheralinstance> <peripheralinstance name='cf1_0'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart4_0'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c1b0fff' loaddress='0x1c1b0000' name='bport1'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='clcd_0'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x1c1f0fff' loaddress='0x1c1f0000' name='bport1'/> <busslaveportconnection connection='pBus_0' name='memory'/> <netportconnection connection='ir14_0' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <peripheralinstance name='wdt2_0'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x2b060fff' loaddress='0x2b060000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1_0'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x2b0a0fff' loaddress='0x2b0a0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma0_0'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x7ffb0fff' loaddress='0x7ffb0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1_0'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_0' hiaddress='0x7ffd0fff' loaddress='0x7ffd0000' name='bport1'/> </peripheralinstance> <bus addresswidth='32' name='ddr2bus_0'/> <memoryinstance name='ddr2ram_0'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus_0' hiaddress='0x7fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2Bridge_0'> <busmasterportconnection connection='ddr2bus_0' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0xffffffff' loaddress='0x80000000' name='sp'/> </bridge> <bridge name='ddr2Remap1_0'> <busmasterportconnection connection='ddr2bus_0' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0x87fffffff' loaddress='0x800000000' name='sp'/> </bridge> <bridge name='ddr2Remap2_0'> <busmasterportconnection connection='ddr2bus_0' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0x8ffffffff' loaddress='0x880000000' name='sp'/> </bridge> <bridge name='ddr2Remap3_0'> <busmasterportconnection connection='ddr2bus_0' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0x807fffffff' loaddress='0x8000000000' name='sp'/> </bridge> <bridge name='ddr2Remap4_0'> <busmasterportconnection connection='ddr2bus_0' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_0' hiaddress='0x80ffffffff' loaddress='0x8080000000' name='sp'/> </bridge> <peripheralinstance name='smartLoader_0'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_0' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' name='command'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='0x80000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <bus addresswidth='40' name='pBus_1'/> <processorinstance endian='little' id='1' mips='1000.000000' name='cpu_1' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_1' hiaddress='0xffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus_1' hiaddress='0xffffffffff' name='DATA'/> <attribute content='Cortex-A15MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0x2c000000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <netportconnection connection='ir2_1' name='SPI34'/> <netportconnection connection='ir3_1' name='SPI35'/> <netportconnection connection='ir4_1' name='SPI36'/> <netportconnection connection='ir5_1' name='SPI37'/> <netportconnection connection='ir6_1' name='SPI38'/> <netportconnection connection='ir7_1' name='SPI39'/> <netportconnection connection='ir8_1' name='SPI40'/> <netportconnection connection='ir9_1' name='SPI41'/> <netportconnection connection='ir10_1' name='SPI42'/> <netportconnection connection='ir12_1' name='SPI44'/> <netportconnection connection='ir13_1' name='SPI45'/> <netportconnection connection='ir14_1' name='SPI46'/> <netportconnection connection='ir15_1' name='SPI47'/> <netportconnection connection='ir16_1' name='SPI48'/> </processorinstance> <bus addresswidth='32' name='nor0bus_1'/> <memoryinstance name='nor0_1'> <vlnvreference name='ram'/> <busslaveportconnection connection='nor0bus_1' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='nor0Bridge_1'> <busmasterportconnection connection='nor0bus_1' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0x3ffffff' loaddress='0x0' name='sp'/> </bridge> <bridge name='nor0Remap_1'> <busmasterportconnection connection='nor0bus_1' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0xbffffff' loaddress='0x8000000' name='sp'/> </bridge> <memoryinstance name='nor1_1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_1' hiaddress='0xfffffff' loaddress='0xc000000' name='sp1'/> </memoryinstance> <memoryinstance name='sram1_1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_1' hiaddress='0x17ffffff' loaddress='0x14000000' name='sp1'/> </memoryinstance> <memoryinstance name='vram1_1'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_1' hiaddress='0x19ffffff' loaddress='0x18000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0_1'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> <netportconnection connection='ir15_1' name='irq'/> </peripheralinstance> <peripheralinstance name='usb0_1'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1b00ffff' loaddress='0x1b000000' name='bport1'/> <netportconnection connection='ir16_1' name='hc_irq'/> </peripheralinstance> <peripheralinstance name='sysRegs_1'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c010fff' loaddress='0x1c010000' name='bport1'/> <netportconnection connection='wprot_1' name='wprot'/> <netportconnection connection='cardin_1' name='cardin'/> </peripheralinstance> <peripheralinstance name='sysCtrl_1'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c020fff' loaddress='0x1c020000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1_1'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c040fff' loaddress='0x1c040000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mmc1_1'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c050fff' loaddress='0x1c050000' name='bport1'/> <netportconnection connection='ir9_1' name='irq0'/> <netportconnection connection='ir10_1' name='irq1'/> <netportconnection connection='wprot_1' name='wprot'/> <netportconnection connection='cardin_1' name='cardin'/> </peripheralinstance> <peripheralinstance name='kb1_1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c060fff' loaddress='0x1c060000' name='bport1'/> <netportconnection connection='ir12_1' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1_1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c070fff' loaddress='0x1c070000' name='bport1'/> <netportconnection connection='ir13_1' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='uart0_1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c090fff' loaddress='0x1c090000' name='bport1'/> <netportconnection connection='ir5_1' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart0_1.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='uart1_1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c0a0fff' loaddress='0x1c0a0000' name='bport1'/> <netportconnection connection='ir6_1' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart1_1.log' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2_1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c0b0fff' loaddress='0x1c0b0000' name='bport1'/> <netportconnection connection='ir7_1' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='uart3_1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c0c0fff' loaddress='0x1c0c0000' name='bport1'/> <netportconnection connection='ir8_1' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='wdt1_1'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c0f0fff' loaddress='0x1c0f0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer01_1'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c110fff' loaddress='0x1c110000' name='bport1'/> <netportconnection connection='ir2_1' name='irq'/> </peripheralinstance> <peripheralinstance name='timer23_1'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c120fff' loaddress='0x1c120000' name='bport1'/> <netportconnection connection='ir3_1' name='irq'/> </peripheralinstance> <peripheralinstance name='dvi1_1'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c160fff' loaddress='0x1c160000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc1_1'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c170fff' loaddress='0x1c170000' name='bport1'/> <netportconnection connection='ir4_1' name='irq'/> </peripheralinstance> <peripheralinstance name='cf1_1'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart4_1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c1b0fff' loaddress='0x1c1b0000' name='bport1'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='clcd_1'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x1c1f0fff' loaddress='0x1c1f0000' name='bport1'/> <busslaveportconnection connection='pBus_1' name='memory'/> <netportconnection connection='ir14_1' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <peripheralinstance name='wdt2_1'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x2b060fff' loaddress='0x2b060000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1_1'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x2b0a0fff' loaddress='0x2b0a0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma0_1'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x7ffb0fff' loaddress='0x7ffb0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1_1'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_1' hiaddress='0x7ffd0fff' loaddress='0x7ffd0000' name='bport1'/> </peripheralinstance> <bus addresswidth='32' name='ddr2bus_1'/> <memoryinstance name='ddr2ram_1'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus_1' hiaddress='0x7fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2Bridge_1'> <busmasterportconnection connection='ddr2bus_1' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0xffffffff' loaddress='0x80000000' name='sp'/> </bridge> <bridge name='ddr2Remap1_1'> <busmasterportconnection connection='ddr2bus_1' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0x87fffffff' loaddress='0x800000000' name='sp'/> </bridge> <bridge name='ddr2Remap2_1'> <busmasterportconnection connection='ddr2bus_1' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0x8ffffffff' loaddress='0x880000000' name='sp'/> </bridge> <bridge name='ddr2Remap3_1'> <busmasterportconnection connection='ddr2bus_1' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0x807fffffff' loaddress='0x8000000000' name='sp'/> </bridge> <bridge name='ddr2Remap4_1'> <busmasterportconnection connection='ddr2bus_1' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_1' hiaddress='0x80ffffffff' loaddress='0x8080000000' name='sp'/> </bridge> <peripheralinstance name='smartLoader_1'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_1' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' name='command'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='0x80000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <bus addresswidth='40' name='pBus_2'/> <processorinstance endian='little' id='2' mips='1000.000000' name='cpu_2' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_2' hiaddress='0xffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus_2' hiaddress='0xffffffffff' name='DATA'/> <attribute content='Cortex-A15MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0x2c000000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <netportconnection connection='ir2_2' name='SPI34'/> <netportconnection connection='ir3_2' name='SPI35'/> <netportconnection connection='ir4_2' name='SPI36'/> <netportconnection connection='ir5_2' name='SPI37'/> <netportconnection connection='ir6_2' name='SPI38'/> <netportconnection connection='ir7_2' name='SPI39'/> <netportconnection connection='ir8_2' name='SPI40'/> <netportconnection connection='ir9_2' name='SPI41'/> <netportconnection connection='ir10_2' name='SPI42'/> <netportconnection connection='ir12_2' name='SPI44'/> <netportconnection connection='ir13_2' name='SPI45'/> <netportconnection connection='ir14_2' name='SPI46'/> <netportconnection connection='ir15_2' name='SPI47'/> <netportconnection connection='ir16_2' name='SPI48'/> </processorinstance> <bus addresswidth='32' name='nor0bus_2'/> <memoryinstance name='nor0_2'> <vlnvreference name='ram'/> <busslaveportconnection connection='nor0bus_2' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='nor0Bridge_2'> <busmasterportconnection connection='nor0bus_2' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0x3ffffff' loaddress='0x0' name='sp'/> </bridge> <bridge name='nor0Remap_2'> <busmasterportconnection connection='nor0bus_2' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0xbffffff' loaddress='0x8000000' name='sp'/> </bridge> <memoryinstance name='nor1_2'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_2' hiaddress='0xfffffff' loaddress='0xc000000' name='sp1'/> </memoryinstance> <memoryinstance name='sram1_2'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_2' hiaddress='0x17ffffff' loaddress='0x14000000' name='sp1'/> </memoryinstance> <memoryinstance name='vram1_2'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_2' hiaddress='0x19ffffff' loaddress='0x18000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0_2'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> <netportconnection connection='ir15_2' name='irq'/> </peripheralinstance> <peripheralinstance name='usb0_2'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1b00ffff' loaddress='0x1b000000' name='bport1'/> <netportconnection connection='ir16_2' name='hc_irq'/> </peripheralinstance> <peripheralinstance name='sysRegs_2'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c010fff' loaddress='0x1c010000' name='bport1'/> <netportconnection connection='wprot_2' name='wprot'/> <netportconnection connection='cardin_2' name='cardin'/> </peripheralinstance> <peripheralinstance name='sysCtrl_2'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c020fff' loaddress='0x1c020000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1_2'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c040fff' loaddress='0x1c040000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mmc1_2'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c050fff' loaddress='0x1c050000' name='bport1'/> <netportconnection connection='ir9_2' name='irq0'/> <netportconnection connection='ir10_2' name='irq1'/> <netportconnection connection='wprot_2' name='wprot'/> <netportconnection connection='cardin_2' name='cardin'/> </peripheralinstance> <peripheralinstance name='kb1_2'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c060fff' loaddress='0x1c060000' name='bport1'/> <netportconnection connection='ir12_2' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1_2'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c070fff' loaddress='0x1c070000' name='bport1'/> <netportconnection connection='ir13_2' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='uart0_2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c090fff' loaddress='0x1c090000' name='bport1'/> <netportconnection connection='ir5_2' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart0_2.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='uart1_2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c0a0fff' loaddress='0x1c0a0000' name='bport1'/> <netportconnection connection='ir6_2' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart1_2.log' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2_2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c0b0fff' loaddress='0x1c0b0000' name='bport1'/> <netportconnection connection='ir7_2' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='uart3_2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c0c0fff' loaddress='0x1c0c0000' name='bport1'/> <netportconnection connection='ir8_2' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='wdt1_2'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c0f0fff' loaddress='0x1c0f0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer01_2'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c110fff' loaddress='0x1c110000' name='bport1'/> <netportconnection connection='ir2_2' name='irq'/> </peripheralinstance> <peripheralinstance name='timer23_2'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c120fff' loaddress='0x1c120000' name='bport1'/> <netportconnection connection='ir3_2' name='irq'/> </peripheralinstance> <peripheralinstance name='dvi1_2'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c160fff' loaddress='0x1c160000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc1_2'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c170fff' loaddress='0x1c170000' name='bport1'/> <netportconnection connection='ir4_2' name='irq'/> </peripheralinstance> <peripheralinstance name='cf1_2'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart4_2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c1b0fff' loaddress='0x1c1b0000' name='bport1'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='clcd_2'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x1c1f0fff' loaddress='0x1c1f0000' name='bport1'/> <busslaveportconnection connection='pBus_2' name='memory'/> <netportconnection connection='ir14_2' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <peripheralinstance name='wdt2_2'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x2b060fff' loaddress='0x2b060000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1_2'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x2b0a0fff' loaddress='0x2b0a0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma0_2'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x7ffb0fff' loaddress='0x7ffb0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1_2'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_2' hiaddress='0x7ffd0fff' loaddress='0x7ffd0000' name='bport1'/> </peripheralinstance> <bus addresswidth='32' name='ddr2bus_2'/> <memoryinstance name='ddr2ram_2'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus_2' hiaddress='0x7fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2Bridge_2'> <busmasterportconnection connection='ddr2bus_2' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0xffffffff' loaddress='0x80000000' name='sp'/> </bridge> <bridge name='ddr2Remap1_2'> <busmasterportconnection connection='ddr2bus_2' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0x87fffffff' loaddress='0x800000000' name='sp'/> </bridge> <bridge name='ddr2Remap2_2'> <busmasterportconnection connection='ddr2bus_2' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0x8ffffffff' loaddress='0x880000000' name='sp'/> </bridge> <bridge name='ddr2Remap3_2'> <busmasterportconnection connection='ddr2bus_2' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0x807fffffff' loaddress='0x8000000000' name='sp'/> </bridge> <bridge name='ddr2Remap4_2'> <busmasterportconnection connection='ddr2bus_2' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_2' hiaddress='0x80ffffffff' loaddress='0x8080000000' name='sp'/> </bridge> <peripheralinstance name='smartLoader_2'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_2' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' name='command'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='0x80000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <bus addresswidth='40' name='pBus_3'/> <processorinstance endian='little' id='3' mips='1000.000000' name='cpu_3' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_3' hiaddress='0xffffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='pBus_3' hiaddress='0xffffffffff' name='DATA'/> <attribute content='Cortex-A15MPx2' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='1' name='UAL'/> <attribute content='0x2c000000' name='override_CBAR'/> <attribute content='4' name='override_GICD_TYPER_ITLines'/> <netportconnection connection='ir2_3' name='SPI34'/> <netportconnection connection='ir3_3' name='SPI35'/> <netportconnection connection='ir4_3' name='SPI36'/> <netportconnection connection='ir5_3' name='SPI37'/> <netportconnection connection='ir6_3' name='SPI38'/> <netportconnection connection='ir7_3' name='SPI39'/> <netportconnection connection='ir8_3' name='SPI40'/> <netportconnection connection='ir9_3' name='SPI41'/> <netportconnection connection='ir10_3' name='SPI42'/> <netportconnection connection='ir12_3' name='SPI44'/> <netportconnection connection='ir13_3' name='SPI45'/> <netportconnection connection='ir14_3' name='SPI46'/> <netportconnection connection='ir15_3' name='SPI47'/> <netportconnection connection='ir16_3' name='SPI48'/> </processorinstance> <bus addresswidth='32' name='nor0bus_3'/> <memoryinstance name='nor0_3'> <vlnvreference name='ram'/> <busslaveportconnection connection='nor0bus_3' hiaddress='0x3ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='nor0Bridge_3'> <busmasterportconnection connection='nor0bus_3' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0x3ffffff' loaddress='0x0' name='sp'/> </bridge> <bridge name='nor0Remap_3'> <busmasterportconnection connection='nor0bus_3' hiaddress='0x3ffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0xbffffff' loaddress='0x8000000' name='sp'/> </bridge> <memoryinstance name='nor1_3'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_3' hiaddress='0xfffffff' loaddress='0xc000000' name='sp1'/> </memoryinstance> <memoryinstance name='sram1_3'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_3' hiaddress='0x17ffffff' loaddress='0x14000000' name='sp1'/> </memoryinstance> <memoryinstance name='vram1_3'> <vlnvreference name='ram'/> <busslaveportconnection connection='pBus_3' hiaddress='0x19ffffff' loaddress='0x18000000' name='sp1'/> </memoryinstance> <peripheralinstance name='eth0_3'> <vlnvreference name='LAN9118' vendor='smsc.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> <netportconnection connection='ir15_3' name='irq'/> </peripheralinstance> <peripheralinstance name='usb0_3'> <vlnvreference name='ISP1761' vendor='philips.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1b00ffff' loaddress='0x1b000000' name='bport1'/> <netportconnection connection='ir16_3' name='hc_irq'/> </peripheralinstance> <peripheralinstance name='sysRegs_3'> <vlnvreference name='VexpressSysRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c010fff' loaddress='0x1c010000' name='bport1'/> <netportconnection connection='wprot_3' name='wprot'/> <netportconnection connection='cardin_3' name='cardin'/> </peripheralinstance> <peripheralinstance name='sysCtrl_3'> <vlnvreference name='SysCtrlSP810' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c020fff' loaddress='0x1c020000' name='bport1'/> </peripheralinstance> <peripheralinstance name='aac1_3'> <vlnvreference name='AaciPL041' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c040fff' loaddress='0x1c040000' name='bport1'/> </peripheralinstance> <peripheralinstance name='mmc1_3'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c050fff' loaddress='0x1c050000' name='bport1'/> <netportconnection connection='ir9_3' name='irq0'/> <netportconnection connection='ir10_3' name='irq1'/> <netportconnection connection='wprot_3' name='wprot'/> <netportconnection connection='cardin_3' name='cardin'/> </peripheralinstance> <peripheralinstance name='kb1_3'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c060fff' loaddress='0x1c060000' name='bport1'/> <netportconnection connection='ir12_3' name='irq'/> <attribute content='1' name='isKeyboard'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='ms1_3'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c070fff' loaddress='0x1c070000' name='bport1'/> <netportconnection connection='ir13_3' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='uart0_3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c090fff' loaddress='0x1c090000' name='bport1'/> <netportconnection connection='ir5_3' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart0_3.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='uart1_3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c0a0fff' loaddress='0x1c0a0000' name='bport1'/> <netportconnection connection='ir6_3' name='irq'/> <attribute content='ARM' name='variant'/> <attribute content='uart1_3.log' name='outfile'/> </peripheralinstance> <peripheralinstance name='uart2_3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c0b0fff' loaddress='0x1c0b0000' name='bport1'/> <netportconnection connection='ir7_3' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='uart3_3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c0c0fff' loaddress='0x1c0c0000' name='bport1'/> <netportconnection connection='ir8_3' name='irq'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='wdt1_3'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c0f0fff' loaddress='0x1c0f0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='timer01_3'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c110fff' loaddress='0x1c110000' name='bport1'/> <netportconnection connection='ir2_3' name='irq'/> </peripheralinstance> <peripheralinstance name='timer23_3'> <vlnvreference name='TimerSP804' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c120fff' loaddress='0x1c120000' name='bport1'/> <netportconnection connection='ir3_3' name='irq'/> </peripheralinstance> <peripheralinstance name='dvi1_3'> <vlnvreference name='SerBusDviRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c160fff' loaddress='0x1c160000' name='bport1'/> </peripheralinstance> <peripheralinstance name='rtc1_3'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c170fff' loaddress='0x1c170000' name='bport1'/> <netportconnection connection='ir4_3' name='irq'/> </peripheralinstance> <peripheralinstance name='cf1_3'> <vlnvreference name='CompactFlashRegs' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1001afff' loaddress='0x1001a000' name='bport1'/> </peripheralinstance> <peripheralinstance name='uart4_3'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c1b0fff' loaddress='0x1c1b0000' name='bport1'/> <attribute content='ARM' name='variant'/> </peripheralinstance> <peripheralinstance name='clcd_3'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x1c1f0fff' loaddress='0x1c1f0000' name='bport1'/> <busslaveportconnection connection='pBus_3' name='memory'/> <netportconnection connection='ir14_3' name='irq'/> <attribute content='xga' name='resolution'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <peripheralinstance name='wdt2_3'> <vlnvreference name='WdtSP805' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x2b060fff' loaddress='0x2b060000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dmc1_3'> <vlnvreference name='DMemCtrlPL341' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x2b0a0fff' loaddress='0x2b0a0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='dma0_3'> <vlnvreference name='dummyPort' vendor='ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x7ffb0fff' loaddress='0x7ffb0000' name='bport1'/> </peripheralinstance> <peripheralinstance name='smc1_3'> <vlnvreference name='SMemCtrlPL354' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='pBus_3' hiaddress='0x7ffd0fff' loaddress='0x7ffd0000' name='bport1'/> </peripheralinstance> <bus addresswidth='32' name='ddr2bus_3'/> <memoryinstance name='ddr2ram_3'> <vlnvreference name='ram'/> <busslaveportconnection connection='ddr2bus_3' hiaddress='0x7fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='ddr2Bridge_3'> <busmasterportconnection connection='ddr2bus_3' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0xffffffff' loaddress='0x80000000' name='sp'/> </bridge> <bridge name='ddr2Remap1_3'> <busmasterportconnection connection='ddr2bus_3' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0x87fffffff' loaddress='0x800000000' name='sp'/> </bridge> <bridge name='ddr2Remap2_3'> <busmasterportconnection connection='ddr2bus_3' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0x8ffffffff' loaddress='0x880000000' name='sp'/> </bridge> <bridge name='ddr2Remap3_3'> <busmasterportconnection connection='ddr2bus_3' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0x807fffffff' loaddress='0x8000000000' name='sp'/> </bridge> <bridge name='ddr2Remap4_3'> <busmasterportconnection connection='ddr2bus_3' hiaddress='0x7fffffff' loaddress='0x0' name='mp'/> <busslaveportconnection connection='pBus_3' hiaddress='0x80ffffffff' loaddress='0x8080000000' name='sp'/> </bridge> <peripheralinstance name='smartLoader_3'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org' version='1.0'/> <busmasterportconnection connection='pBus_3' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute content='mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' name='command'/> <attribute content='0x80000000' name='physicalbase'/> <attribute content='0x80000000' name='memsize'/> <attribute content='0x8e0' name='boardid'/> <attribute name='disable'/> </peripheralinstance> <formalarg description='Linux zImage file to load using smartLoader' group='userPlatformConfig' mustbespecified='F' name='zimage' type='stringvar'/> <formalarg description='Physical address to load zImage file (default:physicalbase + 0x00010000)' group='userPlatformConfig' mustbespecified='F' name='zimageaddr' type='uns64var'/> <formalarg description='Linux initrd file to load using smartLoader' group='userPlatformConfig' mustbespecified='F' name='initrd' type='stringvar'/> <formalarg description='Physical address to load initrd file (default:physicalbase + 0x00d00000)' group='userPlatformConfig' mustbespecified='F' name='initrdaddr' type='uns64var'/> <formalarg description='Linux ELF file with symbolic debug info (CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='linuxsym' type='stringvar'/> <formalarg description='Linux command line (default: &apos;mem=2G@0x80000000 raid=noautodetect console=ttyAMA0,38400n8 devtmpfs.mount=0' group='userPlatformConfig' mustbespecified='F' name='linuxcmd' type='stringvar'/> <formalarg description='Value to pass to Linux as the boardid (default (0x8e0)' group='userPlatformConfig' mustbespecified='F' name='boardid' type='int32var'/> <formalarg description='Amount of memory allocated to Linux (required in AMP mode)' group='userPlatformConfig' mustbespecified='F' name='linuxmem' type='uns64var'/> <formalarg description='Boot code object file (If specified, smartLoader will jump to this rather than zImage)' group='userPlatformConfig' mustbespecified='F' name='boot' type='stringvar'/> <formalarg description='Image file to load on cpu0' group='userPlatformConfig' mustbespecified='F' name='image0' type='stringvar'/> <formalarg description='load address for image on cpu0 (IMAGE0 must be specified)' group='userPlatformConfig' mustbespecified='F' name='image0addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu0 (IMAGE0 must be specified, CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='image0sym' type='stringvar'/> <formalarg description='Image file to load on cpu1 to n' group='userPlatformConfig' mustbespecified='F' name='image1' type='stringvar'/> <formalarg description='Load address for image on cpu1 to n (IMAGE1 must be specified)' group='userPlatformConfig' mustbespecified='F' name='image1addr' type='uns64var'/> <formalarg description='Elf file with symbolic debug info for image on cpu1 to n (IMAGE1 must be specified, CpuManger only)' group='userPlatformConfig' mustbespecified='F' name='image1sym' type='stringvar'/> <formalarg description='Uart0 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' group='userPlatformConfig' mustbespecified='F' name='uart0port' type='stringvar'/> <formalarg description='Uart1 port: &apos;auto&apos; for automatic console, 0 for simulator chosen port #, or number of specific port' group='userPlatformConfig' mustbespecified='F' name='uart1port' type='stringvar'/> <formalarg description='Inhibit opening of the lcd graphics window' group='userPlatformConfig' mustbespecified='F' name='nographics' type='boolvar'/> <formalarg description='Enable android specific configuration options' group='userPlatformConfig' mustbespecified='F' name='android' type='boolvar'/> <formalarg description='File containing SD Card image to load on MultiMedia Card Interace mmc1' group='userPlatformConfig' mustbespecified='F' name='sdimage' type='stringvar'/> <nets name='nets'> <net name='ir2_0'/> <net name='ir3_0'/> <net name='ir4_0'/> <net name='ir5_0'/> <net name='ir6_0'/> <net name='ir7_0'/> <net name='ir8_0'/> <net name='ir9_0'/> <net name='ir10_0'/> <net name='ir12_0'/> <net name='ir13_0'/> <net name='ir14_0'/> <net name='ir15_0'/> <net name='ir16_0'/> <net name='ir2_1'/> <net name='ir3_1'/> <net name='ir4_1'/> <net name='ir5_1'/> <net name='ir6_1'/> <net name='ir7_1'/> <net name='ir8_1'/> <net name='ir9_1'/> <net name='ir10_1'/> <net name='ir12_1'/> <net name='ir13_1'/> <net name='ir14_1'/> <net name='ir15_1'/> <net name='ir16_1'/> <net name='ir2_2'/> <net name='ir3_2'/> <net name='ir4_2'/> <net name='ir5_2'/> <net name='ir6_2'/> <net name='ir7_2'/> <net name='ir8_2'/> <net name='ir9_2'/> <net name='ir10_2'/> <net name='ir12_2'/> <net name='ir13_2'/> <net name='ir14_2'/> <net name='ir15_2'/> <net name='ir16_2'/> <net name='ir2_3'/> <net name='ir3_3'/> <net name='ir4_3'/> <net name='ir5_3'/> <net name='ir6_3'/> <net name='ir7_3'/> <net name='ir8_3'/> <net name='ir9_3'/> <net name='ir10_3'/> <net name='ir12_3'/> <net name='ir13_3'/> <net name='ir14_3'/> <net name='ir15_3'/> <net name='ir16_3'/> <net name='wprot_0'/> <net name='cardin_0'/> <net name='wprot_1'/> <net name='cardin_1'/> <net name='wprot_2'/> <net name='cardin_2'/> <net name='wprot_3'/> <net name='cardin_3'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[199] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/ArmCortexMFreeRTOS/1.0/platform.igen.xml"
files[199] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='ArmCortexMFreeRTOS' purpose='0' releasestatus='4' stoponctrlc='T' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform for FreeRTOS bring'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for bring up of FreeRTOS on ARM Cortex-M3 processor'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='www.freertos.org'/> </docsection> <formalarg description='the FreeRTOS image' group='user platform config' mustbespecified='T' name='rtos' type='stringvar'/> <bus addresswidth='32' name='bus1'/> <processorinstance endian='little' mips='12.000000' name='cpu1' simulateexceptions='T'> <vlnvreference name='armm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-M3' name='variant'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='uart_irq' name='int'/> </processorinstance> <memoryinstance name='memory1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x3fffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='memory2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x41000000' name='sp1'/> </memoryinstance> <peripheralinstance diagnosticlevel='1' name='LEDRegister'> <vlnvreference name='ledRegister' vendor='ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x40004007' loaddress='0x40004000' name='busPort'/> <attribute content='8' name='availableLEDS'/> </peripheralinstance> <peripheralinstance name='UART0'> <vlnvreference name='UartInterface' vendor='ti.ovpworld.org'/> <busslaveportconnection connection='bus1' hiaddress='0x4000cfff' loaddress='0x4000c000' name='bport1'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> <attribute content='1' name='loopback'/> <netportconnection connection='uart_irq' name='irq'/> </peripheralinstance> <nets name='nets'> <net name='uart_irq'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[200] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.ovpworld.org/platform/HeteroArmNucleusMIPSLinux/1.0/platform.igen.xml"
files[200] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='HeteroArmNucleusMIPSLinux' purpose='1' releasestatus='4' stoponctrlc='F' vendor='imperas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This is a platform representing a MIPS Malta development board. It provides the peripherals required to boot and run a Linux Operating System. A single MIPS32 architecture processor is instantiated in this platform. This instance could be duplicated to instantiate further processors to easily create an SMP platform. Attributes are provided for configuration of the generic ISA model for a specific processor. The processor model is configured to operate as a MIPS32 4KEc. The extension library &apos;mips32-kernel&apos; has been included in the platform. This library provides interception features for the Linux Kernel. This gives visability of the operation of the kernel without having to rebuild the kernel itself. Attributes are passed to control some of the features. The main SDRAM and Flash memory is modeled using RAM models. Both are initialised in places by the &apos;SmartLoaderLinux&apos;. The SmartLoaderLinux allows ease of use of changing kernel command lines, loading an initial ram disk and creating the boot flash(s). The operation of the SmartloaderLinux is configured using a number of attributes. '/> </docsection> <bus addresswidth='32' name='busmipsMain'/> <bus addresswidth='16' name='PCIconfigBusmipsMain'/> <bus addresswidth='1' name='PCIackBusmipsMain'/> <bus addresswidth='3' name='cascadeBusmipsMain'/> <processorinstance endian='little' id='0' imagefile='mips.vmlinux' mips='100.000000' name='mipsle1' simulateexceptions='T'> <vlnvreference name='mips32' vendor='mips.ovpworld.org'/> <attribute content='34Kf' name='variant'/> <attribute content='disable' name='vectoredinterrupt'/> <attribute content='63' name='config1MMUSizeM1'/> <busmasterportconnection connection='busmipsMain' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='busmipsMain' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='i8259Int' name='hwint0'/> </processorinstance> <memoryinstance name='Core_Board_SDRAM'> <vlnvreference name='ram'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x7ffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <peripheralinstance name='Core_Board_SDRAM_promInit'> <vlnvreference library='peripheral' name='SmartLoaderLinux' vendor='mips.ovpworld.org' version='1.0'/> <busmasterportconnection connection='busmipsMain' hiaddress='0x7fffffff' loaddress='0x0' name='mport'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x1fc00013' loaddress='0x1fc00010' name='idport'/> <attribute content='mips.vmlinux' name='kernel'/> <attribute content='0x00000420' name='boardid'/> <attribute content='mips.initrd.gz' name='initrd'/> <attribute content='console=tty0' name='command'/> </peripheralinstance> <bus addresswidth='32' name='flashBus'/> <memoryinstance name='Monitor_Flash'> <vlnvreference name='ram'/> <busslaveportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='sp1'/> </memoryinstance> <bridge name='map'> <busslaveportconnection connection='busmipsMain' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000000' name='mp1'/> </bridge> <bridge name='remap1'> <busslaveportconnection connection='busmipsMain' hiaddress='0x1fc0000f' loaddress='0x1fc00000' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e00000f' loaddress='0x1e000000' name='mp1'/> </bridge> <bridge name='remap2'> <busslaveportconnection connection='busmipsMain' hiaddress='0x1fffffff' loaddress='0x1fc00014' name='sp1'/> <busmasterportconnection connection='flashBus' hiaddress='0x1e3fffff' loaddress='0x1e000014' name='mp1'/> </bridge> <peripheralinstance name='sysControl'> <vlnvreference library='peripheral' name='GT6412x' vendor='marvell.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busmipsMain' name='busPort'/> <busmasterportconnection connection='PCIconfigBusmipsMain' hiaddress='0xffff' name='PCIconfigM'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <busslaveportconnection connection='PCIconfigBusmipsMain' hiaddress='0xffff' loaddress='0x0' name='PCIconfigS'/> <busmasterportconnection connection='PCIackBusmipsMain' hiaddress='0x1' name='PCIackM'/> </peripheralinstance> <peripheralinstance name='PIIX4'> <vlnvreference library='peripheral' name='82371EB' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <attribute content='10' name='PCIslot'/> </peripheralinstance> <peripheralinstance name='PIIX4-IDE'> <vlnvreference library='peripheral' name='PciIDE' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='1' name='PCIfunction'/> <attribute content='mipsel_hda' name='Drive0Name'/> <attribute content='mipsel_hdb' name='Drive1Name'/> <attribute content='mipsel_cd' name='Drive2Name'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <busslaveportconnection connection='busmipsMain' name='busPort'/> <busmasterportconnection connection='busmipsMain' hiaddress='0xffffffff' name='dmaPort'/> <netportconnection connection='intCtl_ir14' name='intOut0'/> <netportconnection connection='intCtl_ir15' name='intOut1'/> </peripheralinstance> <peripheralinstance name='PCI_USB'> <vlnvreference library='peripheral' name='PciUSB' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='2' name='PCIfunction'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <busslaveportconnection connection='busmipsMain' name='busPort'/> </peripheralinstance> <peripheralinstance name='PCI_PM'> <vlnvreference library='peripheral' name='PciPM' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='10' name='PCIslot'/> <attribute content='3' name='PCIfunction'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <busslaveportconnection connection='busmipsMain' name='busPort'/> </peripheralinstance> <peripheralinstance name='PCI_NET'> <vlnvreference library='peripheral' name='79C970' vendor='amd.ovpworld.org' version='1.0'/> <attribute content='11' name='PCIslot'/> <attribute content='0' name='PCIfunction'/> <attribute content='1000' name='pollDelay'/> <attribute name='redir'/> <attribute name='tftpPrefix'/> <attribute name='ethereal'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <busslaveportconnection connection='busmipsMain' name='busPort'/> <busmasterportconnection connection='busmipsMain' hiaddress='0xffffffff' name='dmaPort'/> <netportconnection connection='intCtl_ir10' name='intOut0'/> </peripheralinstance> <peripheralinstance name='intCtrlMaster'> <vlnvreference library='peripheral' name='8259A' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x18000021' loaddress='0x18000020' name='io'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180004d0' loaddress='0x180004d0' name='elcr'/> <busmasterportconnection connection='cascadeBusmipsMain' hiaddress='0x7' name='cascade'/> <busslaveportconnection connection='PCIackBusmipsMain' hiaddress='0x0' loaddress='0x0' name='PCIackS'/> <netportconnection connection='i8259Int' name='intp'/> <netportconnection connection='intCtl_ir1' name='ir1'/> <netportconnection connection='intCtl_ir3' name='ir3'/> <netportconnection connection='intCtl_ir4' name='ir4'/> <netportconnection connection='i8259Cascade' name='ir2'/> <attribute content='master' name='spen'/> </peripheralinstance> <peripheralinstance name='intCtrlSlave'> <vlnvreference library='peripheral' name='8259A' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180000a1' loaddress='0x180000a0' name='io'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180004d1' loaddress='0x180004d1' name='elcr'/> <busslaveportconnection connection='cascadeBusmipsMain' hiaddress='0x2' loaddress='0x2' name='PCIackS'/> <netportconnection connection='intCtl_ir8' name='ir0'/> <netportconnection connection='intCtl_ir10' name='ir2'/> <netportconnection connection='intCtl_ir12' name='ir4'/> <netportconnection connection='intCtl_ir14' name='ir6'/> <netportconnection connection='intCtl_ir15' name='ir7'/> <netportconnection connection='i8259Cascade' name='intp'/> <attribute content='slave' name='spen'/> </peripheralinstance> <peripheralinstance name='vga'> <vlnvreference library='peripheral' name='GD5446' vendor='cirrus.ovpworld.org' version='1.0'/> <attribute content='50000' name='scanDelay'/> <attribute content='18' name='PCIslot'/> <attribute content='Imperas MIPS32 Malta' name='title'/> <attribute name='noGraphics'/> <busslaveportconnection connection='PCIconfigBusmipsMain' name='PCIconfig'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180003df' loaddress='0x180003b0' name='config'/> <busslaveportconnection connection='busmipsMain' name='memory'/> </peripheralinstance> <peripheralinstance name='Ps2Control'> <vlnvreference library='peripheral' name='Ps2Control' vendor='intel.ovpworld.org' version='1.0'/> <attribute content='5000' name='pollPeriod'/> <attribute name='disableInput'/> <attribute content='1' name='grabDisable'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x18000067' loaddress='0x18000060' name='config'/> <netportconnection connection='intCtl_ir1' name='kbdInterrupt'/> <netportconnection connection='intCtl_ir12' name='mouseInterrupt'/> </peripheralinstance> <peripheralinstance name='mpit'> <vlnvreference library='peripheral' name='8253' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x18000043' loaddress='0x18000040' name='bport1'/> </peripheralinstance> <peripheralinstance name='mrtc'> <vlnvreference library='peripheral' name='MC146818' vendor='motorola.ovpworld.org' version='1.0'/> <attribute name='timefromhost'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x18000071' loaddress='0x18000070' name='busPort'/> <netportconnection connection='intCtl_ir8' name='timerInt'/> </peripheralinstance> <peripheralinstance name='uartTTY0'> <vlnvreference library='peripheral' name='16550' vendor='national.ovpworld.org' version='1.0'/> <attribute name='infile'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180003ff' loaddress='0x180003f8' name='bport1'/> <netportconnection connection='intCtl_ir4' name='intOut'/> </peripheralinstance> <peripheralinstance name='uartTTY1'> <vlnvreference library='peripheral' name='16550' vendor='national.ovpworld.org' version='1.0'/> <attribute name='infile'/> <attribute name='outfile'/> <attribute name='portnum'/> <attribute name='console'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180002ff' loaddress='0x180002f8' name='bport1'/> <netportconnection connection='intCtl_ir3' name='intOut'/> </peripheralinstance> <peripheralinstance name='uartCBUS'> <vlnvreference library='peripheral' name='16450C' vendor='mips.ovpworld.org' version='1.0'/> <attribute name='infile'/> <attribute name='outfile'/> <attribute name='portnum'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x1f00093f' loaddress='0x1f000900' name='bport1'/> <netportconnection connection='intCtl_ir3' name='intOut'/> </peripheralinstance> <peripheralinstance name='fd0'> <vlnvreference library='peripheral' name='82077AA' vendor='intel.ovpworld.org' version='1.0'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x180003f7' loaddress='0x180003f0' name='bport1'/> </peripheralinstance> <peripheralinstance name='maltaFpga'> <vlnvreference library='peripheral' name='MaltaFPGA' vendor='mips.ovpworld.org' version='1.0'/> <attribute content='1' name='stoponsoftreset'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x1f0008ff' loaddress='0x1f000000' name='busPort1'/> <busslaveportconnection connection='busmipsMain' hiaddress='0x1f000fff' loaddress='0x1f000a00' name='busPort2'/> </peripheralinstance> <bus addresswidth='32' name='busarmSub1'/> <processorinstance endian='little' id='1' imagefile='arm.plus_demo.out' mips='200.000000' name='armSub1arm1' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <attribute content='ARM920T' name='variant'/> <attribute content='ISA' name='compatibility'/> <attribute content='0' name='showHiddenRegs'/> <attribute name='override_debugMask'/> <busmasterportconnection connection='busarmSub1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='busarmSub1' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='armSub1irq' name='irq'/> <netportconnection connection='armSub1fiq' name='fiq'/> </processorinstance> <peripheralinstance name='armSub1cm'> <vlnvreference name='CoreModule9x6' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x10000fff' loaddress='0x10000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='armSub1pic1'> <vlnvreference name='IntICP' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x14000fff' loaddress='0x14000000' name='bport1'/> <netportconnection connection='armSub1irq' name='irq'/> <netportconnection connection='armSub1fiq' name='fiq'/> <netportconnection connection='armSub1ir1' name='ir1'/> <netportconnection connection='armSub1ir2' name='ir2'/> <netportconnection connection='armSub1ir3' name='ir3'/> <netportconnection connection='armSub1ir4' name='ir4'/> <netportconnection connection='armSub1ir5' name='ir5'/> <netportconnection connection='armSub1ir6' name='ir6'/> <netportconnection connection='armSub1ir7' name='ir7'/> <netportconnection connection='armSub1ir8' name='ir8'/> <netportconnection connection='armSub1ir23' name='ir23'/> <netportconnection connection='armSub1ir24' name='ir24'/> </peripheralinstance> <peripheralinstance name='armSub1pic2'> <vlnvreference name='IntICP' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0xca000fff' loaddress='0xca000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='armSub1pit'> <vlnvreference name='IcpCounterTimer' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x13000fff' loaddress='0x13000000' name='bport1'/> <netportconnection connection='armSub1ir5' name='irq0'/> <netportconnection connection='armSub1ir6' name='irq1'/> <netportconnection connection='armSub1ir7' name='irq2'/> </peripheralinstance> <peripheralinstance name='armSub1icp'> <vlnvreference name='IcpControl' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0xcb00000f' loaddress='0xcb000000' name='bport1'/> </peripheralinstance> <memoryinstance name='armSub1ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x87ffffff' loaddress='0x80000000' name='sp1'/> </memoryinstance> <bridge name='armSub1ram1Bridge'> <busslaveportconnection connection='busarmSub1' hiaddress='0x7ffffff' loaddress='0x0' name='sp'/> <busmasterportconnection connection='busarmSub1' hiaddress='0x87ffffff' loaddress='0x80000000' name='mp'/> </bridge> <memoryinstance name='armSub1ambaDummy'> <vlnvreference name='ram'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x1d000fff' loaddress='0x1d000000' name='sp1'/> </memoryinstance> <peripheralinstance name='armSub1ld1'> <vlnvreference name='DebugLedAndDipSwitch' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x1a000fff' loaddress='0x1a000000' name='bport1'/> </peripheralinstance> <peripheralinstance name='armSub1kb1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x18000fff' loaddress='0x18000000' name='bport1'/> <netportconnection connection='armSub1ir3' name='irq'/> <attribute content='0' name='isMouse'/> <attribute content='0' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='armSub1ms1'> <vlnvreference name='KbPL050' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x19000fff' loaddress='0x19000000' name='bport1'/> <netportconnection connection='armSub1ir4' name='irq'/> <attribute content='1' name='isMouse'/> <attribute content='1' name='grabDisable'/> </peripheralinstance> <peripheralinstance name='armSub1rtc'> <vlnvreference name='RtcPL031' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x15000fff' loaddress='0x15000000' name='bport1'/> <netportconnection connection='armSub1ir8' name='irq'/> </peripheralinstance> <peripheralinstance name='armSub1uart1'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute content='uart1.log' name='outfile'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x16000fff' loaddress='0x16000000' name='bport1'/> <netportconnection connection='armSub1ir1' name='irq'/> </peripheralinstance> <peripheralinstance name='armSub1uart2'> <vlnvreference name='UartPL011' vendor='arm.ovpworld.org'/> <attribute content='ARM' name='variant'/> <attribute content='1' name='finishOnDisconnect'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x17000fff' loaddress='0x17000000' name='bport1'/> <netportconnection connection='armSub1ir2' name='irq'/> </peripheralinstance> <peripheralinstance name='armSub1mmci'> <vlnvreference name='MmciPL181' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0x1c000fff' loaddress='0x1c000000' name='bport1'/> <netportconnection connection='armSub1ir23' name='irq0'/> <netportconnection connection='armSub1ir24' name='irq1'/> </peripheralinstance> <peripheralinstance name='armSub1lcd'> <vlnvreference name='LcdPL110' vendor='arm.ovpworld.org'/> <busslaveportconnection connection='busarmSub1' hiaddress='0xc0000fff' loaddress='0xc0000000' name='bport1'/> <busslaveportconnection connection='busarmSub1' name='memory'/> <attribute name='scanDelay'/> <attribute content='1' name='noGraphics'/> </peripheralinstance> <peripheralinstance name='armSub1smartLoader'> <vlnvreference name='SmartLoaderArmLinux' vendor='arm.ovpworld.org'/> <busmasterportconnection connection='busarmSub1' hiaddress='0xffffffff' loaddress='0x0' name='mport'/> <attribute name='kernel'/> <attribute name='initrd'/> <attribute name='command'/> <attribute name='physicalbase'/> <attribute name='memsize'/> <attribute content='1' name='disable'/> </peripheralinstance> <bus addresswidth='32' name='busShared'/> <memoryinstance name='sharedRAM'> <vlnvreference name='ram'/> <busslaveportconnection connection='busShared' hiaddress='0xffff' loaddress='0x0' name='sp1'/> </memoryinstance> <bridge name='busBridgeM1'> <busslaveportconnection connection='busmipsMain' hiaddress='0x800ffff' loaddress='0x8000000' name='sp1'/> <busmasterportconnection connection='busShared' hiaddress='0xffff' loaddress='0x0' name='mp1'/> </bridge> <bridge name='busBridgeA1'> <busslaveportconnection connection='busarmSub1' hiaddress='0xa00ffff' loaddress='0xa000000' name='sp1'/> <busmasterportconnection connection='busShared' hiaddress='0xffff' loaddress='0x0' name='mp1'/> </bridge> <formalarg description='open a console terminal on the ARM IntegratorCP UART' group='user platform config' mustbespecified='F' name='uartconsole' type='boolvar'/> <formalarg description='set the base port number to open on the ARM IntegratorCP UART' group='user platform config' mustbespecified='F' name='uartport' type='uns64var'/> <formalarg description='disable the MIPS Malta graphics window' group='user platform config' mustbespecified='F' name='nographics' type='boolvar'/> <nets name='nets'> <net name='i8259Int'/> <net name='armSub1irq'/> <net name='armSub1fiq'/> <net name='intCtl_ir14'/> <net name='intCtl_ir15'/> <net name='intCtl_ir10'/> <net name='intCtl_ir1'/> <net name='intCtl_ir3'/> <net name='intCtl_ir4'/> <net name='i8259Cascade'/> <net name='intCtl_ir8'/> <net name='intCtl_ir12'/> <net name='armSub1ir1'/> <net name='armSub1ir2'/> <net name='armSub1ir3'/> <net name='armSub1ir4'/> <net name='armSub1ir5'/> <net name='armSub1ir6'/> <net name='armSub1ir7'/> <net name='armSub1ir8'/> <net name='armSub1ir23'/> <net name='armSub1ir24'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[201] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/motorola.ovpworld.org/peripheral/MC146818/1.0/pse.igen.xml"
files[201] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='MC146818' releasestatus='4' saveRestore='F' vendor='motorola.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='MC146818 Real:time clock.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Motorola MC146818AS Datasheet'/> </docsection> <formalattribute name='timefromhost' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, fetch the time from the host. Note that in this mode, simulation results will vary from run to run.'/> </docsection> </formalattribute> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort' size='0x2'/> <netport name='timerInt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[202] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.imperas.com/semihosting/armTiEABI/1.0/semihosting.igen.xml"
files[202] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='armTiEABI' releasestatus='0' vendor='arm.imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of TI EABI C library'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[203] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.imperas.com/platform/armm-ti-eabi/1.0/platform.igen.xml"
files[203] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='armm-ti-eabi' purpose='1' releasestatus='3' stoponctrlc='F' vendor='arm.imperas.com' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform Compatible with TI ARM Compiler Output for Cortex-M3 Processor. The bare metal platform instantiates a single ARM Cortex-M processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM TI elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM Cortex-M binary files compiled to an ARM TI elf format.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1' simulateexceptions='T'> <vlnvreference name='armm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armTiEABI_0'> <vlnvreference name='armTiEABI' vendor='arm.imperas.com'/> </extlibrary> <attribute content='Cortex-M3' name='variant'/> <attribute content='gdb' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[204] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.imperas.com/platform/armm-ti-coff/1.0/platform.igen.xml"
files[204] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='armm-ti-coff' purpose='1' releasestatus='3' stoponctrlc='F' vendor='arm.imperas.com' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform Compatible with TI ARM Toolchain 4.7.1 Compiler Output for Cortex-M3 Processor. The bare metal platform instantiates a single ARM Cortex-M processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any Cortex-M application compiled to an ARM TI COFF format. ./platform.exe application.out'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM Cortex-M binary files compiled to an ARM TI COFF format.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1' simulateexceptions='T'> <vlnvreference name='armm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armNewlib_0'> <vlnvreference name='armNewlib' vendor='arm.ovpworld.org'/> </extlibrary> <attribute content='Cortex-M3' name='variant'/> <attribute content='gdb' name='compatibility'/> <attribute content='1' name='UAL'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[205] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arm.imperas.com/platform/arm-ti-eabi/1.0/platform.igen.xml"
files[205] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='arm-ti-eabi' purpose='1' releasestatus='3' stoponctrlc='F' vendor='arm.imperas.com' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform Compatible with TI ARM Compiler supporting Semihosting of TI EABI C library. The bare metal platform instantiates a single ARM processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARM TI elf format.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARM binary files compiled to an ARM TI elf format.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <bus addresswidth='32' name='mainbus'/> <processorinstance endian='big' mips='100.000000' name='cpu1' simulateexceptions='T'> <vlnvreference name='arm' vendor='arm.ovpworld.org'/> <extlibrary directLoad='T' name='armTiEABI_0'> <vlnvreference name='armTiEABI' vendor='arm.imperas.com'/> </extlibrary> <busmasterportconnection connection='mainbus' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='mainbus' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <memoryinstance name='mainRam'> <vlnvreference name='ram'/> <busslaveportconnection connection='mainbus' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[206] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/platform/RenesasVForestPD76F0199/1.0/platform.igen.xml"
files[206] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='RenesasVForestPD76F0199' purpose='1' releasestatus='2' stoponctrlc='F' vendor='renesas.com' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST PD76F0199'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Preliminary register and memory descriptions only. Defined from specification R01UH0021EJ0200 preliminary rev 02.00 August 2010'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <pkn name='vcan'/> <bus addresswidth='32' name='vsb'/> <processorinstance mips='100.000000' name='CORE'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org'/> <extlibrary directLoad='T' name='v850Newlib_0'> <vlnvreference name='v850Newlib'/> </extlibrary> <attribute content='V850E2R' name='variant'/> <busmasterportconnection connection='vsb' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='vsb' hiaddress='0xffffffff' name='DATA'/> <netportconnection connection='EIINT' name='intp'/> <netportconnection connection='FEINT' name='nmi0'/> <netportconnection connection='FENMI' name='nmi1'/> <netportconnection connection='reset' name='reset'/> <netportconnection connection='MIRETI' name='mireti'/> <netportconnection connection='INTACK' name='intack'/> </processorinstance> <memoryinstance name='rom'> <vlnvreference name='rom'/> <busslaveportconnection connection='vsb' hiaddress='0x2fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='vsb' hiaddress='0xfedfffff' loaddress='0xfede0000' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='vsb' hiaddress='0xfebfffff' loaddress='0xfebe0000' name='sp1'/> </memoryinstance> <peripheralinstance name='ports'> <vlnvreference library='peripheral' name='vforest_port' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xff4087ff' loaddress='0xff408000' name='busPortP'/> <busslaveportconnection connection='vsb' hiaddress='0xff408fff' loaddress='0xff408800' name='busPortPM'/> <busslaveportconnection connection='vsb' hiaddress='0xff4097ff' loaddress='0xff409000' name='busPortPMC'/> <busslaveportconnection connection='vsb' hiaddress='0xff409fff' loaddress='0xff409800' name='busPortPFC'/> <busslaveportconnection connection='vsb' hiaddress='0xff40bfff' loaddress='0xff40b800' name='busPortPBS'/> <busslaveportconnection connection='vsb' hiaddress='0xff40c7ff' loaddress='0xff40c000' name='busPortPBSPC'/> <busslaveportconnection connection='vsb' hiaddress='0xff40cfff' loaddress='0xff40c800' name='busPortPBSS'/> <busslaveportconnection connection='vsb' hiaddress='0xff4105ff' loaddress='0xff410300' name='busPortED'/> <netportconnection connection='shiftValue' name='port0'/> </peripheralinstance> <peripheralinstance name='can0'> <vlnvreference library='peripheral' name='can' vendor='renesas.ovpworld.org' version='1.1'/> <busslaveportconnection connection='vsb' hiaddress='0xff453003' loaddress='0xff453000' name='busPortECC'/> <busslaveportconnection connection='vsb' hiaddress='0xff5002ff' loaddress='0xff500000' name='busPortMR'/> <busslaveportconnection connection='vsb' hiaddress='0xff501fff' loaddress='0xff501000' name='busPortMDB'/> <busslaveportconnection connection='vsb' hiaddress='0xff5041ff' loaddress='0xff504000' name='busPortGR'/> <busslaveportconnection connection='vsb' hiaddress='0xff5043ff' loaddress='0xff504200' name='busPortCR'/> <busslaveportconnection connection='vsb' hiaddress='0xff505fff' loaddress='0xff505000' name='busPortMDH'/> <busslaveportconnection connection='vsb' hiaddress='0xff5082ff' loaddress='0xff508200' name='busPortCRW'/> <busslaveportconnection connection='vsb' hiaddress='0xff509fff' loaddress='0xff509000' name='busPortMDW'/> <packetnetportconnection connection='vcan' name='CAN'/> <netportconnection connection='EIINT191' name='INTERR'/> <netportconnection connection='EIINT192' name='INTREC'/> <netportconnection connection='EIINT193' name='INTTRX'/> <netportconnection connection='EIINT203_0' name='INTWUP'/> </peripheralinstance> <peripheralinstance name='can1'> <vlnvreference library='peripheral' name='can' vendor='renesas.ovpworld.org' version='1.1'/> <busslaveportconnection connection='vsb' hiaddress='0xff453103' loaddress='0xff453100' name='busPortECC'/> <busslaveportconnection connection='vsb' hiaddress='0xff5102ff' loaddress='0xff510000' name='busPortMR'/> <busslaveportconnection connection='vsb' hiaddress='0xff511fff' loaddress='0xff511000' name='busPortMDB'/> <busslaveportconnection connection='vsb' hiaddress='0xff5141ff' loaddress='0xff514000' name='busPortGR'/> <busslaveportconnection connection='vsb' hiaddress='0xff5143ff' loaddress='0xff514200' name='busPortCR'/> <busslaveportconnection connection='vsb' hiaddress='0xff515fff' loaddress='0xff515000' name='busPortMDH'/> <busslaveportconnection connection='vsb' hiaddress='0xff5182ff' loaddress='0xff518200' name='busPortCRW'/> <busslaveportconnection connection='vsb' hiaddress='0xff519fff' loaddress='0xff519000' name='busPortMDW'/> <packetnetportconnection connection='vcan' name='CAN'/> <netportconnection connection='EIINT194' name='INTERR'/> <netportconnection connection='EIINT195' name='INTREC'/> <netportconnection connection='EIINT196' name='INTTRX'/> <netportconnection connection='EIINT203_1' name='INTWUP'/> </peripheralinstance> <peripheralinstance name='can2'> <vlnvreference library='peripheral' name='can' vendor='renesas.ovpworld.org' version='1.1'/> <busslaveportconnection connection='vsb' hiaddress='0xff453203' loaddress='0xff453200' name='busPortECC'/> <busslaveportconnection connection='vsb' hiaddress='0xff5202ff' loaddress='0xff520000' name='busPortMR'/> <busslaveportconnection connection='vsb' hiaddress='0xff521fff' loaddress='0xff521000' name='busPortMDB'/> <busslaveportconnection connection='vsb' hiaddress='0xff5241ff' loaddress='0xff524000' name='busPortGR'/> <busslaveportconnection connection='vsb' hiaddress='0xff5243ff' loaddress='0xff524200' name='busPortCR'/> <busslaveportconnection connection='vsb' hiaddress='0xff525fff' loaddress='0xff525000' name='busPortMDH'/> <busslaveportconnection connection='vsb' hiaddress='0xff5282ff' loaddress='0xff528200' name='busPortCRW'/> <busslaveportconnection connection='vsb' hiaddress='0xff529fff' loaddress='0xff529000' name='busPortMDW'/> <packetnetportconnection connection='vcan' name='CAN'/> <netportconnection connection='EIINT197' name='INTERR'/> <netportconnection connection='EIINT198' name='INTREC'/> <netportconnection connection='EIINT199' name='INTTRX'/> <netportconnection connection='EIINT203_2' name='INTWUP'/> </peripheralinstance> <peripheralinstance name='can3'> <vlnvreference library='peripheral' name='can' vendor='renesas.ovpworld.org' version='1.1'/> <busslaveportconnection connection='vsb' hiaddress='0xff453303' loaddress='0xff453300' name='busPortECC'/> <busslaveportconnection connection='vsb' hiaddress='0xff5302ff' loaddress='0xff530000' name='busPortMR'/> <busslaveportconnection connection='vsb' hiaddress='0xff531fff' loaddress='0xff531000' name='busPortMDB'/> <busslaveportconnection connection='vsb' hiaddress='0xff5341ff' loaddress='0xff534000' name='busPortGR'/> <busslaveportconnection connection='vsb' hiaddress='0xff5343ff' loaddress='0xff534200' name='busPortCR'/> <busslaveportconnection connection='vsb' hiaddress='0xff535fff' loaddress='0xff535000' name='busPortMDH'/> <busslaveportconnection connection='vsb' hiaddress='0xff5382ff' loaddress='0xff538200' name='busPortCRW'/> <busslaveportconnection connection='vsb' hiaddress='0xff539fff' loaddress='0xff539000' name='busPortMDW'/> <packetnetportconnection connection='vcan' name='CAN'/> <netportconnection connection='EIINT200' name='INTERR'/> <netportconnection connection='EIINT201' name='INTREC'/> <netportconnection connection='EIINT202' name='INTTRX'/> <netportconnection connection='EIINT203_3' name='INTWUP'/> </peripheralinstance> <peripheralinstance name='gtm'> <vlnvreference library='peripheral' name='vforest_gtm' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xff68034b' loaddress='0xff680000' name='busPort1'/> </peripheralinstance> <peripheralinstance name='ct'> <vlnvreference library='peripheral' name='vforest_crankTimer' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xff6a0113' loaddress='0xff6a0000' name='busPort1'/> </peripheralinstance> <peripheralinstance name='adc0'> <vlnvreference library='peripheral' name='vforest_adc' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xff7001ff' loaddress='0xff700000' name='ADCP0'/> <netportconnection connection='EIINT230' name='INTADTM'/> <netportconnection connection='EIINT232' name='INTADPR'/> </peripheralinstance> <peripheralinstance name='adc1'> <vlnvreference library='peripheral' name='vforest_adc' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xff7003ff' loaddress='0xff700200' name='ADCP0'/> <netportconnection connection='EIINT233' name='INTADTM'/> <netportconnection connection='EIINT235' name='INTADPR'/> <netportconnection connection='pedalValue' name='AIIN0'/> </peripheralinstance> <peripheralinstance name='intc'> <vlnvreference library='peripheral' name='vforest_intc' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xff410603' loaddress='0xff410600' name='busPortEIMR'/> <busslaveportconnection connection='vsb' hiaddress='0xffff6fff' loaddress='0xffff6000' name='busPort1'/> <busslaveportconnection connection='vsb' hiaddress='0xffffb31b' loaddress='0xffffb308' name='busPortRPU'/> <netportconnection connection='EIINT191' name='EIINT191'/> <netportconnection connection='EIINT192' name='EIINT192'/> <netportconnection connection='EIINT193' name='EIINT193'/> <netportconnection connection='EIINT194' name='EIINT194'/> <netportconnection connection='EIINT195' name='EIINT195'/> <netportconnection connection='EIINT196' name='EIINT196'/> <netportconnection connection='EIINT197' name='EIINT197'/> <netportconnection connection='EIINT198' name='EIINT198'/> <netportconnection connection='EIINT199' name='EIINT199'/> <netportconnection connection='EIINT200' name='EIINT200'/> <netportconnection connection='EIINT201' name='EIINT201'/> <netportconnection connection='EIINT202' name='EIINT202'/> <netportconnection connection='EIINT203_OR' name='EIINT203'/> <netportconnection connection='EIINT230' name='EIINT230'/> <netportconnection connection='EIINT232' name='EIINT232'/> <netportconnection connection='EIINT233' name='EIINT233'/> <netportconnection connection='EIINT235' name='EIINT235'/> <netportconnection connection='EIINT' name='EIINT'/> <netportconnection connection='FEINT' name='FEINT'/> <netportconnection connection='FENMI' name='FENMI'/> <netportconnection connection='MIRETI' name='MIRETI'/> <netportconnection connection='INTACK' name='INTACK'/> <netportconnection connection='reset' name='IRESET'/> </peripheralinstance> <peripheralinstance name='dmac'> <vlnvreference library='peripheral' name='vforest_dmac' vendor='renesas.com' version='1.0'/> <busslaveportconnection connection='vsb' hiaddress='0xffff7c8b' loaddress='0xffff7300' name='busPort1'/> <busslaveportconnection connection='vsb' hiaddress='0xffff7e77' loaddress='0xffff7e00' name='busPortDT'/> </peripheralinstance> <peripheralinstance name='adapter'> <vlnvreference library='peripheral' name='vforest_adapter' vendor='renesas.com' version='1.0'/> <packetnetportconnection connection='vcan' name='CAN'/> <netportconnection connection='pedalValue' name='pedal'/> <netportconnection connection='shiftValue' name='shift'/> </peripheralinstance> <nets name='nets'> <net name='EIINT'/> <net name='FEINT'/> <net name='FENMI'/> <net name='reset'/> <net name='MIRETI'/> <net name='INTACK'/> <net name='shiftValue'/> <net name='EIINT191'/> <net name='EIINT192'/> <net name='EIINT193'/> <net name='EIINT203_0'/> <net name='EIINT194'/> <net name='EIINT195'/> <net name='EIINT196'/> <net name='EIINT203_1'/> <net name='EIINT197'/> <net name='EIINT198'/> <net name='EIINT199'/> <net name='EIINT203_2'/> <net name='EIINT200'/> <net name='EIINT201'/> <net name='EIINT202'/> <net name='EIINT203_3'/> <net name='EIINT230'/> <net name='EIINT232'/> <net name='EIINT233'/> <net name='EIINT235'/> <net name='pedalValue'/> <net name='EIINT203_OR'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[207] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_adc/1.0/pse.igen.xml"
files[207] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='vforest_adc' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas VFOREST ADC A/D Converter'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <formalattribute name='stimfile0' type='string'/> <netport name='AIIN0' type='input' updatefunction='P_AIIN' updatefunctionargument='0'/> <formalattribute name='stimfile1' type='string'/> <netport name='AIIN1' type='input' updatefunction='P_AIIN' updatefunctionargument='1'/> <formalattribute name='stimfile2' type='string'/> <netport name='AIIN2' type='input' updatefunction='P_AIIN' updatefunctionargument='2'/> <formalattribute name='stimfile3' type='string'/> <netport name='AIIN3' type='input' updatefunction='P_AIIN' updatefunctionargument='3'/> <formalattribute name='stimfile4' type='string'/> <netport name='AIIN4' type='input' updatefunction='P_AIIN' updatefunctionargument='4'/> <formalattribute name='stimfile5' type='string'/> <netport name='AIIN5' type='input' updatefunction='P_AIIN' updatefunctionargument='5'/> <formalattribute name='stimfile6' type='string'/> <netport name='AIIN6' type='input' updatefunction='P_AIIN' updatefunctionargument='6'/> <formalattribute name='stimfile7' type='string'/> <netport name='AIIN7' type='input' updatefunction='P_AIIN' updatefunctionargument='7'/> <formalattribute name='stimfile8' type='string'/> <netport name='AIIN8' type='input' updatefunction='P_AIIN' updatefunctionargument='8'/> <formalattribute name='stimfile9' type='string'/> <netport name='AIIN9' type='input' updatefunction='P_AIIN' updatefunctionargument='9'/> <formalattribute name='stimfile10' type='string'/> <netport name='AIIN10' type='input' updatefunction='P_AIIN' updatefunctionargument='10'/> <formalattribute name='stimfile11' type='string'/> <netport name='AIIN11' type='input' updatefunction='P_AIIN' updatefunctionargument='11'/> <formalattribute name='stimfile12' type='string'/> <netport name='AIIN12' type='input' updatefunction='P_AIIN' updatefunctionargument='12'/> <formalattribute name='stimfile13' type='string'/> <netport name='AIIN13' type='input' updatefunction='P_AIIN' updatefunctionargument='13'/> <formalattribute name='stimfile14' type='string'/> <netport name='AIIN14' type='input' updatefunction='P_AIIN' updatefunctionargument='14'/> <formalattribute name='stimfile15' type='string'/> <netport name='AIIN15' type='input' updatefunction='P_AIIN' updatefunctionargument='15'/> <formalattribute name='PCLK' type='uns32'/> <formalattribute name='sample' type='uns32'/> <netport name='INTADPR' type='output' updatefunctionargument='0'/> <netport name='INTADTM' type='output' updatefunctionargument='0'/> <netport name='DMARQAD' type='output' updatefunctionargument='0'/> <netport name='ADTRG' type='input' updatefunction='P_ADTRG' updatefunctionargument='0'/> <netport name='CRADTRG' type='input' updatefunction='P_CRADTRG' updatefunctionargument='0'/> <netport name='CRAIVLADT' type='input' updatefunction='P_CRAIVLADT' updatefunctionargument='0'/> <netport name='INTADTRG' type='input' updatefunction='P_INTADTRG' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='ADCP0' size='0x200'> <addressblock name='reg0' size='0x1c' width='8'> <memorymappedregister access='rw' isvolatile='T' name='ADMO' width='8' writefunction='writeADMO' writemask='64'> <field bitoffset='6' name='TRG' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADEN' offset='0x4' width='8' writefunction='writeADEN' writemask='51'> <field bitoffset='5' name='TTEN' width='1'/> <field bitoffset='4' name='ATEN' width='1'/> <field bitoffset='1' name='TIEN' width='1'/> <field name='AIEN' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='2' name='__pad2' width='2'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADST' offset='0x8' width='8'> <field bitoffset='2' name='TCES' width='1'/> <field bitoffset='1' name='ACES' width='1'/> <field name='CS' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADSTC' offset='0xc' width='8' writefunction='writeADSTC' writemask='6'> <field bitoffset='1' name='TCESC' width='1'/> <field name='ACESC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADTR' offset='0x10' width='8' writefunction='writeADTR' writemask='17'> <field bitoffset='4' name='STRG' width='1'/> <field name='ADLOOP' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='1' name='__pad1' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADIS' offset='0x14' width='8' writefunction='writeADIS'> <field bitoffset='4' name='TGE' width='4'/> <field name='AGE' width='4'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADSMP' offset='0x18' width='8' writefunction='writeADSMP' writemask='16'> <field bitoffset='0' name='ADDISEN' width='1'/> <reset mask='255' name='IRESET' value='4'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x1c' size='0x20' width='16'> <memorymappedregister access='rw' isvolatile='T' name='ADORD00' readfunction='readADORD' userdata='0x0' width='16' writefunction='writeADORD'> <field bitoffset='12' name='ORD0' width='4'/> <field bitoffset='8' name='ORD1' width='4'/> <field bitoffset='4' name='ORD2' width='4'/> <field name='ORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADORD01' offset='0x4' readfunction='readADORD' userdata='0x1' width='16' writefunction='writeADORD'> <field bitoffset='12' name='ORD0' width='4'/> <field bitoffset='8' name='ORD1' width='4'/> <field bitoffset='4' name='ORD2' width='4'/> <field name='ORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADORD02' offset='0x8' readfunction='readADORD' userdata='0x2' width='16' writefunction='writeADORD'> <field bitoffset='12' name='ORD0' width='4'/> <field bitoffset='8' name='ORD1' width='4'/> <field bitoffset='4' name='ORD2' width='4'/> <field name='ORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADORD03' offset='0xc' readfunction='readADORD' userdata='0x3' width='16' writefunction='writeADORD'> <field bitoffset='12' name='ORD0' width='4'/> <field bitoffset='8' name='ORD1' width='4'/> <field bitoffset='4' name='ORD2' width='4'/> <field name='ORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='XADORD00' offset='0x10' readfunction='readXADORD' userdata='0x0' width='16'> <field bitoffset='12' name='XORD0' width='4'/> <field bitoffset='8' name='XORD1' width='4'/> <field bitoffset='4' name='XORD2' width='4'/> <field name='XORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='XADORD01' offset='0x14' readfunction='readXADORD' userdata='0x1' width='16'> <field bitoffset='12' name='XORD0' width='4'/> <field bitoffset='8' name='XORD1' width='4'/> <field bitoffset='4' name='XORD2' width='4'/> <field name='XORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='XADORD02' offset='0x18' readfunction='readXADORD' userdata='0x2' width='16'> <field bitoffset='12' name='XORD0' width='4'/> <field bitoffset='8' name='XORD1' width='4'/> <field bitoffset='4' name='XORD2' width='4'/> <field name='XORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='XADORD03' offset='0x1c' readfunction='readXADORD' userdata='0x3' width='16'> <field bitoffset='12' name='XORD0' width='4'/> <field bitoffset='8' name='XORD1' width='4'/> <field bitoffset='4' name='XORD2' width='4'/> <field name='XORD3' width='4'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0x3c' size='0xc' width='8'> <memorymappedregister access='r' isvolatile='T' name='ADORDCNT' width='8'> <field bitoffset='0' name='TENSO' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADORDCNTS' offset='0x4' width='8' writefunction='writeADORDCNTS' writemask='1'> <field bitoffset='0' name='TENSOS' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADORDCNTC' offset='0x8' width='8' writefunction='writeADORDCNTC' writemask='1'> <field bitoffset='0' name='TENSOC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg3' offset='0x48' size='0x40' width='16'> <memorymappedregister access='r' isvolatile='T' name='ADCR00' readfunction='readADCR' userdata='0x0' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR01' offset='0x4' readfunction='readADCR' userdata='0x1' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR02' offset='0x8' readfunction='readADCR' userdata='0x2' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR03' offset='0xc' readfunction='readADCR' userdata='0x3' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR04' offset='0x10' readfunction='readADCR' userdata='0x4' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR05' offset='0x14' readfunction='readADCR' userdata='0x5' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR06' offset='0x18' readfunction='readADCR' userdata='0x6' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR07' offset='0x1c' readfunction='readADCR' userdata='0x7' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR08' offset='0x20' readfunction='readADCR' userdata='0x8' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR09' offset='0x24' readfunction='readADCR' userdata='0x9' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR10' offset='0x28' readfunction='readADCR' userdata='0xa' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR11' offset='0x2c' readfunction='readADCR' userdata='0xb' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR12' offset='0x30' readfunction='readADCR' userdata='0xc' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR13' offset='0x34' readfunction='readADCR' userdata='0xd' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR14' offset='0x38' readfunction='readADCR' userdata='0xe' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR15' offset='0x3c' readfunction='readADCR' userdata='0xf' width='16'> <field bitoffset='0' name='AD' width='1'/> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg4' offset='0x88' size='0x30' width='8'> <memorymappedregister access='rw' isvolatile='T' name='ADDCNT' width='8' writefunction='writeADDCNT'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDEN' offset='0x4' width='8' writefunction='writeADDEN'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCEN' offset='0x8' width='8' writefunction='writeADDCEN'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADDCOUNT' offset='0xc' readfunction='readADDCOUNT' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='ADDCP00' offset='0x10' readfunction='readADCP' userdata='0x0' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP01' offset='0x14' readfunction='readADCP' userdata='0x1' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP02' offset='0x18' readfunction='readADCP' userdata='0x2' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP03' offset='0x1c' readfunction='readADCP' userdata='0x3' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP04' offset='0x20' readfunction='readADCP' userdata='0x4' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP05' offset='0x24' readfunction='readADCP' userdata='0x5' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP06' offset='0x28' readfunction='readADCP' userdata='0x6' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCP07' offset='0x2c' readfunction='readADCP' userdata='0x7' width='8' writefunction='writeADDCP'> <field bitoffset='0' name='AD' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg5' offset='0xb8' size='0x30' width='32'> <memorymappedregister access='rw' isvolatile='T' name='ADDCR00' readfunction='readADDCR' userdata='0x0' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR01' offset='0x4' readfunction='readADDCR' userdata='0x1' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR02' offset='0x8' readfunction='readADDCR' userdata='0x2' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR03' offset='0xc' readfunction='readADDCR' userdata='0x3' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR04' offset='0x10' readfunction='readADDCR' userdata='0x4' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR05' offset='0x14' readfunction='readADDCR' userdata='0x5' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR06' offset='0x18' readfunction='readADDCR' userdata='0x6' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADDCR07' offset='0x1c' readfunction='readADDCR' userdata='0x7' width='32' writefunction='writeADDCR'> <field bitoffset='0' name='AD' width='1'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg6' offset='0xe8' size='0xc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DMAMODE' width='8' writemask='1'> <field bitoffset='0' name='DMAMODE' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='DMAERR' offset='0x4' width='8'> <field bitoffset='0' name='DMAERR' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMAERRC' offset='0x8' width='8' writefunction='writeDMAERRC' writemask='1'> <field bitoffset='0' name='DMAERRC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg7' offset='0xf4' size='0x4' width='32'> <memorymappedregister access='r' isvolatile='T' name='DMADATA' offset='0x0' width='32'> <field bitoffset='4' name='W0' width='12'/> <field bitoffset='20' name='W1' width='12'/> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='__pad0' width='4'/> <field bitoffset='16' name='__pad16' width='4'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[208] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_dmac/1.0/pse.igen.xml"
files[208] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='vforest_dmac' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST DMA Controller'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x98c'> <addressblock name='reg00' size='0x10' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTRC' offset='0x0' readfunction='readDTRC' width='8' writefunction='writeDTCR' writemask='129'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request control register Unit'/> </docsection> <reset mask='255' name='IRESET'/> <field name='ADS' width='1'/> <field bitoffset='7' name='ERR' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg001' offset='0x10' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS0' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 0'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg002' offset='0x14' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA0' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 0'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg003' offset='0x18' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC0' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 0'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg004' offset='0x24' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA0' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 0'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg005' offset='0x28' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC0' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 0'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC0' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 0'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT0' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 0'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg006' offset='0x3a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS0' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 0'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg011' offset='0x40' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS1' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 1'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg012' offset='0x44' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA1' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 1'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg013' offset='0x48' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC1' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 1'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg014' offset='0x54' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA1' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 1'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg015' offset='0x58' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC1' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 1'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC1' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 1'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT1' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 1'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg016' offset='0x6a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS1' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 1'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg021' offset='0x70' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS2' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 2'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg022' offset='0x74' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA2' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 2'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg023' offset='0x78' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC2' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 2'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg024' offset='0x84' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA2' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 2'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg025' offset='0x88' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC2' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 2'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC2' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 2'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT2' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 2'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg026' offset='0x9a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS2' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 2'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg031' offset='0xa0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS3' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 3'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg032' offset='0xa4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA3' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 3'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg033' offset='0xa8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC3' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 3'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg034' offset='0xb4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA3' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 3'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg035' offset='0xb8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC3' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 3'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC3' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 3'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT3' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 3'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg036' offset='0xca' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS3' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 3'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg041' offset='0xd0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS4' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 4'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg042' offset='0xd4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA4' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 4'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg043' offset='0xd8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC4' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 4'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg044' offset='0xe4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA4' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 4'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg045' offset='0xe8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC4' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 4'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC4' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 4'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT4' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 4'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg046' offset='0xfa' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS4' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 4'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg051' offset='0x100' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS5' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 5'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg052' offset='0x104' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA5' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 5'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg053' offset='0x108' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC5' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 5'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg054' offset='0x114' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA5' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 5'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg055' offset='0x118' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC5' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 5'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC5' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 5'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT5' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 5'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg056' offset='0x12a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS5' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 5'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg061' offset='0x130' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS6' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 6'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg062' offset='0x134' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA6' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 6'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg063' offset='0x138' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC6' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 6'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg064' offset='0x144' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA6' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 6'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg065' offset='0x148' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC6' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 6'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC6' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 6'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT6' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 6'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg066' offset='0x15a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS6' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 6'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg071' offset='0x160' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS7' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 7'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg072' offset='0x164' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA7' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 7'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg073' offset='0x168' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC7' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 7'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg074' offset='0x174' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA7' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 7'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg075' offset='0x178' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC7' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 7'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC7' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 7'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT7' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 7'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg076' offset='0x18a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS7' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 7'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg10' offset='0x200' size='0x10' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTRC' offset='0x0' readfunction='readDTRC' width='8' writefunction='writeDTCR' writemask='129'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request control register Unit'/> </docsection> <reset mask='255' name='IRESET'/> <field name='ADS' width='1'/> <field bitoffset='7' name='ERR' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg181' offset='0x210' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS8' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 8'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg182' offset='0x214' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA8' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 8'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg183' offset='0x218' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC8' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 8'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg184' offset='0x224' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA8' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 8'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg185' offset='0x228' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC8' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 8'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC8' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 8'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT8' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 8'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg186' offset='0x23a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS8' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 8'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg191' offset='0x240' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS9' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 9'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg192' offset='0x244' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA9' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 9'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg193' offset='0x248' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC9' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 9'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg194' offset='0x254' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA9' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 9'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg195' offset='0x258' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC9' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 9'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC9' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 9'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT9' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 9'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg196' offset='0x26a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS9' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 9'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg1101' offset='0x270' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS10' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 10'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1102' offset='0x274' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA10' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 10'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1103' offset='0x278' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC10' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 10'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1104' offset='0x284' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA10' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 10'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1105' offset='0x288' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC10' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 10'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC10' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 10'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT10' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 10'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg1106' offset='0x29a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS10' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 10'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg1111' offset='0x2a0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS11' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 11'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1112' offset='0x2a4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA11' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 11'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1113' offset='0x2a8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC11' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 11'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1114' offset='0x2b4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA11' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 11'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1115' offset='0x2b8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC11' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 11'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC11' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 11'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT11' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 11'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg1116' offset='0x2ca' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS11' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 11'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg1121' offset='0x2d0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS12' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 12'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1122' offset='0x2d4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA12' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 12'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1123' offset='0x2d8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC12' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 12'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1124' offset='0x2e4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA12' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 12'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1125' offset='0x2e8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC12' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 12'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC12' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 12'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT12' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 12'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg1126' offset='0x2fa' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS12' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 12'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg1131' offset='0x300' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS13' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 13'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1132' offset='0x304' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA13' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 13'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1133' offset='0x308' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC13' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 13'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1134' offset='0x314' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA13' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 13'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1135' offset='0x318' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC13' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 13'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC13' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 13'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT13' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 13'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg1136' offset='0x32a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS13' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 13'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg1141' offset='0x330' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS14' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 14'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1142' offset='0x334' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA14' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 14'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1143' offset='0x338' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC14' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 14'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1144' offset='0x344' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA14' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 14'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1145' offset='0x348' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC14' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 14'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC14' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 14'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT14' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 14'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg1146' offset='0x35a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS14' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 14'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg1151' offset='0x360' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS15' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 15'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1152' offset='0x364' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA15' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 15'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1153' offset='0x368' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC15' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 15'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1154' offset='0x374' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA15' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 15'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg1155' offset='0x378' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC15' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 15'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC15' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 15'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT15' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 15'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg1156' offset='0x38a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS15' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 15'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg20' offset='0x400' size='0x10' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTRC' offset='0x0' readfunction='readDTRC' width='8' writefunction='writeDTCR' writemask='129'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request control register Unit'/> </docsection> <reset mask='255' name='IRESET'/> <field name='ADS' width='1'/> <field bitoffset='7' name='ERR' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg2161' offset='0x410' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS16' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 16'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2162' offset='0x414' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA16' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 16'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2163' offset='0x418' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC16' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 16'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2164' offset='0x424' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA16' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 16'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2165' offset='0x428' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC16' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 16'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC16' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 16'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT16' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 16'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2166' offset='0x43a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS16' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 16'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2171' offset='0x440' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS17' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 17'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2172' offset='0x444' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA17' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 17'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2173' offset='0x448' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC17' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 17'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2174' offset='0x454' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA17' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 17'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2175' offset='0x458' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC17' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 17'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC17' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 17'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT17' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 17'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2176' offset='0x46a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS17' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 17'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2181' offset='0x470' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS18' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 18'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2182' offset='0x474' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA18' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 18'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2183' offset='0x478' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC18' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 18'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2184' offset='0x484' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA18' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 18'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2185' offset='0x488' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC18' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 18'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC18' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 18'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT18' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 18'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2186' offset='0x49a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS18' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 18'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2191' offset='0x4a0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS19' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 19'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2192' offset='0x4a4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA19' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 19'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2193' offset='0x4a8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC19' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 19'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2194' offset='0x4b4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA19' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 19'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2195' offset='0x4b8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC19' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 19'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC19' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 19'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT19' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 19'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2196' offset='0x4ca' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS19' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 19'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2201' offset='0x4d0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS20' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 20'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2202' offset='0x4d4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA20' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 20'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2203' offset='0x4d8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC20' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 20'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2204' offset='0x4e4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA20' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 20'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2205' offset='0x4e8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC20' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 20'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC20' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 20'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT20' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 20'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2206' offset='0x4fa' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS20' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 20'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2211' offset='0x500' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS21' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 21'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2212' offset='0x504' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA21' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 21'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2213' offset='0x508' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC21' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 21'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2214' offset='0x514' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA21' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 21'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2215' offset='0x518' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC21' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 21'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC21' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 21'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT21' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 21'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2216' offset='0x52a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS21' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 21'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2221' offset='0x530' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS22' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 22'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2222' offset='0x534' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA22' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 22'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2223' offset='0x538' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC22' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 22'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2224' offset='0x544' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA22' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 22'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2225' offset='0x548' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC22' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 22'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC22' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 22'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT22' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 22'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2226' offset='0x55a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS22' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 22'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2231' offset='0x560' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS23' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 23'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2232' offset='0x564' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA23' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 23'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2233' offset='0x568' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC23' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 23'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg2234' offset='0x574' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA23' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 23'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg2235' offset='0x578' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC23' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 23'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC23' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 23'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT23' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 23'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2236' offset='0x58a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS23' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 23'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg30' offset='0x600' size='0x10' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTRC' offset='0x0' readfunction='readDTRC' width='8' writefunction='writeDTCR' writemask='129'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request control register Unit'/> </docsection> <reset mask='255' name='IRESET'/> <field name='ADS' width='1'/> <field bitoffset='7' name='ERR' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg3241' offset='0x610' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS24' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 24'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3242' offset='0x614' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA24' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 24'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3243' offset='0x618' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC24' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 24'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3244' offset='0x624' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA24' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 24'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3245' offset='0x628' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC24' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 24'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC24' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 24'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT24' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 24'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3246' offset='0x63a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS24' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 24'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3251' offset='0x640' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS25' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 25'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3252' offset='0x644' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA25' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 25'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3253' offset='0x648' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC25' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 25'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3254' offset='0x654' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA25' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 25'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3255' offset='0x658' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC25' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 25'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC25' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 25'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT25' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 25'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3256' offset='0x66a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS25' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 25'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3261' offset='0x670' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS26' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 26'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3262' offset='0x674' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA26' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 26'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3263' offset='0x678' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC26' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 26'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3264' offset='0x684' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA26' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 26'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3265' offset='0x688' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC26' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 26'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC26' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 26'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT26' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 26'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3266' offset='0x69a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS26' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 26'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3271' offset='0x6a0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS27' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 27'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3272' offset='0x6a4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA27' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 27'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3273' offset='0x6a8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC27' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 27'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3274' offset='0x6b4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA27' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 27'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3275' offset='0x6b8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC27' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 27'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC27' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 27'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT27' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 27'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3276' offset='0x6ca' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS27' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 27'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3281' offset='0x6d0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS28' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 28'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3282' offset='0x6d4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA28' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 28'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3283' offset='0x6d8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC28' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 28'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3284' offset='0x6e4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA28' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 28'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3285' offset='0x6e8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC28' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 28'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC28' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 28'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT28' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 28'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3286' offset='0x6fa' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS28' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 28'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3291' offset='0x700' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS29' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 29'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3292' offset='0x704' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA29' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 29'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3293' offset='0x708' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC29' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 29'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3294' offset='0x714' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA29' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 29'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3295' offset='0x718' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC29' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 29'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC29' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 29'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT29' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 29'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3296' offset='0x72a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS29' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 29'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3301' offset='0x730' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS30' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 30'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3302' offset='0x734' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA30' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 30'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3303' offset='0x738' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC30' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 30'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3304' offset='0x744' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA30' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 30'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3305' offset='0x748' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC30' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 30'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC30' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 30'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT30' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 30'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3306' offset='0x75a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS30' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 30'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3311' offset='0x760' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS31' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 31'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3312' offset='0x764' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA31' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 31'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3313' offset='0x768' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC31' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 31'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg3314' offset='0x774' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA31' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 31'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg3315' offset='0x778' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC31' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 31'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC31' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 31'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT31' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 31'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg3316' offset='0x78a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS31' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 31'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg40' offset='0x800' size='0x10' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTRC' offset='0x0' readfunction='readDTRC' width='8' writefunction='writeDTCR' writemask='129'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request control register Unit'/> </docsection> <reset mask='255' name='IRESET'/> <field name='ADS' width='1'/> <field bitoffset='7' name='ERR' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg4321' offset='0x810' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS32' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 32'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4322' offset='0x814' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA32' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 32'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4323' offset='0x818' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC32' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 32'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4324' offset='0x824' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA32' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 32'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4325' offset='0x828' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC32' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 32'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC32' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 32'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT32' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 32'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4326' offset='0x83a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS32' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 32'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4331' offset='0x840' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS33' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 33'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4332' offset='0x844' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA33' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 33'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4333' offset='0x848' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC33' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 33'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4334' offset='0x854' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA33' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 33'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4335' offset='0x858' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC33' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 33'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC33' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 33'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT33' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 33'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4336' offset='0x86a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS33' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 33'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4341' offset='0x870' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS34' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 34'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4342' offset='0x874' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA34' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 34'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4343' offset='0x878' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC34' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 34'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4344' offset='0x884' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA34' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 34'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4345' offset='0x888' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC34' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 34'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC34' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 34'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT34' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 34'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4346' offset='0x89a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS34' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 34'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4351' offset='0x8a0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS35' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 35'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4352' offset='0x8a4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA35' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 35'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4353' offset='0x8a8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC35' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 35'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4354' offset='0x8b4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA35' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 35'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4355' offset='0x8b8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC35' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 35'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC35' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 35'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT35' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 35'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4356' offset='0x8ca' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS35' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 35'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4361' offset='0x8d0' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS36' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 36'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4362' offset='0x8d4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA36' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 36'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4363' offset='0x8d8' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC36' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 36'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4364' offset='0x8e4' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA36' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 36'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4365' offset='0x8e8' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC36' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 36'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC36' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 36'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT36' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 36'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4366' offset='0x8fa' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS36' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 36'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4371' offset='0x900' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS37' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 37'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4372' offset='0x904' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA37' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 37'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4373' offset='0x908' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC37' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 37'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4374' offset='0x914' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA37' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 37'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4375' offset='0x918' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC37' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 37'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC37' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 37'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT37' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 37'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4376' offset='0x92a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS37' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 37'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4381' offset='0x930' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS38' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 38'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4382' offset='0x934' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA38' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 38'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4383' offset='0x938' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC38' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 38'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4384' offset='0x944' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA38' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 38'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4385' offset='0x948' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC38' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 38'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC38' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 38'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT38' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 38'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4386' offset='0x95a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS38' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 38'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4391' offset='0x960' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DTRS39' offset='0x0' readfunction='readDTRS' width='16' writefunction='writeDTRS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data transfer request select register 39'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTR' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg4392' offset='0x964' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DSA39' offset='0x0' readfunction='readDSA' width='32' writefunction='writeDSA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source address register : channel 39'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SA' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4393' offset='0x968' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DSC39' offset='0x0' readfunction='readDSC' width='16' writefunction='writeDSC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source chip select register : channel 39'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='SSC' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg4394' offset='0x974' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='DDA39' offset='0x0' readfunction='readDDA' width='32' writefunction='writeDDA' writemask='536870911'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination address register : channel 39'/> </docsection> <reset mask='4294967295' name='IRESET'/> <field bitoffset='0' name='SSC' width='29'/> </memorymappedregister> </addressblock> <addressblock name='reg4395' offset='0x978' size='0x12' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DDC39' readfunction='readDDC' width='16' writefunction='writeDDC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA destination chip select register : channel 39'/> </docsection> <reset mask='65535' name='IRESET' value='1'/> <field bitoffset='0' name='DCS' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC39' offset='0xa' readfunction='readDTC' width='16' writefunction='writeDTC' writemask='32767'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer count register : channel 39'/> </docsection> <reset mask='65535' name='IRESET'/> <field bitoffset='0' name='DTC' width='15'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCT39' offset='0x10' readfunction='readDTCT' width='16' writefunction='writeDTCT' writemask='24817'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer control register : channel 39'/> </docsection> <reset mask='65535' name='IRESET'/> <field name='DSM' width='1'/> <field bitoffset='4' name='DACM' width='4'/> <field bitoffset='13' name='DS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='8' name='__pad8' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg4396' offset='0x98a' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTS39' offset='0x0' readfunction='readDTS' width='8' writefunction='writeDTS' writemask='207'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA transfer status register : channel 39'/> </docsection> <reset mask='255' name='IRESET'/> <field name='DTE' width='1'/> <field bitoffset='1' name='SR' width='1'/> <field bitoffset='2' name='DR' width='1'/> <field bitoffset='3' name='ER' width='1'/> <field bitoffset='6' name='DT' width='1'/> <field bitoffset='7' name='TC' width='1'/> <field bitoffset='4' name='__pad4' width='2'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortDT' size='0x78'> <addressblock name='dt' size='0x78' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DTFR0' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (0)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR1' offset='0x2' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (1)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR2' offset='0x4' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (2)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR3' offset='0x6' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (3)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR4' offset='0x8' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (4)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR5' offset='0xa' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (5)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR6' offset='0xc' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (6)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR7' offset='0xe' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (7)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR8' offset='0x10' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (8)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR9' offset='0x12' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (9)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR10' offset='0x14' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (10)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR11' offset='0x16' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (11)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR12' offset='0x18' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (12)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR13' offset='0x1a' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (13)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR14' offset='0x1c' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (14)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR15' offset='0x1e' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (15)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR16' offset='0x20' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (16)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR17' offset='0x22' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (17)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR18' offset='0x24' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (18)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR19' offset='0x26' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (19)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR20' offset='0x28' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (20)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR21' offset='0x2a' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (21)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR22' offset='0x2c' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (22)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR23' offset='0x2e' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (23)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR24' offset='0x30' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (24)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR25' offset='0x32' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (25)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR26' offset='0x34' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (26)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR27' offset='0x36' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (27)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR28' offset='0x38' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (28)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR29' offset='0x3a' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (29)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR30' offset='0x3c' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (30)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR31' offset='0x3e' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (31)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR32' offset='0x40' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (32)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR33' offset='0x42' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (33)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR34' offset='0x44' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (34)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR35' offset='0x46' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (35)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR36' offset='0x48' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (36)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR37' offset='0x4a' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (37)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR38' offset='0x4c' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (38)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR39' offset='0x4e' readfunction='readDTFR' width='8' writefunction='writeDTFR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA source/transfer destination specifiable + DMA trigger source select registers (39)'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IFC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQACR' offset='0x60' readfunction='readDTRQACR' width='8' writefunction='writeDTRQACR' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request all clear register'/> </docsection> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='DTRQACR' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQCR0' offset='0x62' readfunction='readDTRQCR' width='8' writefunction='writeDTRQCR' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request clear register (0)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQCR1' offset='0x64' readfunction='readDTRQCR' width='8' writefunction='writeDTRQCR' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request clear register (1)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQCR2' offset='0x66' readfunction='readDTRQCR' width='8' writefunction='writeDTRQCR' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request clear register (2)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQCR3' offset='0x68' readfunction='readDTRQCR' width='8' writefunction='writeDTRQCR' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request clear register (3)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQST0' offset='0x6a' readfunction='readDTRQST' width='8' writefunction='writeDTRQST' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request status register (0)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQST1' offset='0x6c' readfunction='readDTRQST' width='8' writefunction='writeDTRQST' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request status register (1)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQST2' offset='0x6e' readfunction='readDTRQST' width='8' writefunction='writeDTRQST' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request status register (2)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTRQST3' offset='0x70' readfunction='readDTRQST' width='8' writefunction='writeDTRQST' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Hardware DMA request status register (3)'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[209] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_clkGen/1.0/pse.igen.xml"
files[209] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_clkGen' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST Clock Generator'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x1'> <addressblock name='reg' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CKC' offset='0x0' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='CSC protect command register'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[210] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_pwm/1.0/pse.igen.xml"
files[210] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_pwm' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST PWM Output Timers (PWM)'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x2d0'> <addressblock name='reg1' size='0x18' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PWMC10' readfunction='readPWMC' userdata='0x0' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC10'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC11' offset='0x1' readfunction='readPWMC' userdata='0x1' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC11'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC12' offset='0x2' readfunction='readPWMC' userdata='0x2' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC12'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC13' offset='0x3' readfunction='readPWMC' userdata='0x3' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC13'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC14' offset='0x4' readfunction='readPWMC' userdata='0x4' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC14'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC15' offset='0x5' readfunction='readPWMC' userdata='0x5' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC15'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC16' offset='0x6' readfunction='readPWMC' userdata='0x6' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC16'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC20' offset='0x7' readfunction='readPWMC' userdata='0x0' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC20'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC21' offset='0x8' readfunction='readPWMC' userdata='0x1' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC21'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC22' offset='0x9' readfunction='readPWMC' userdata='0x2' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC22'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC23' offset='0xa' readfunction='readPWMC' userdata='0x3' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC23'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC24' offset='0xb' readfunction='readPWMC' userdata='0x4' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC24'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC25' offset='0xc' readfunction='readPWMC' userdata='0x5' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC25'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMC26' offset='0xd' readfunction='readPWMC' userdata='0x6' width='8' writefunction='writePWMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM Control register PWMC26'/> </docsection> <field bitoffset='7' name='PWMCE' width='1'/> <field bitoffset='6' name='PWMLDIS' width='1'/> <field bitoffset='5' name='PWMACT' width='1'/> <field name='CLK' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0x18' size='0xe' width='16'> <memorymappedregister access='rw' isvolatile='T' name='PWMCH0' readfunction='readPWMCH' userdata='0x0' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH0'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCH1' offset='0x2' readfunction='readPWMCH' userdata='0x1' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH1'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCH2' offset='0x4' readfunction='readPWMCH' userdata='0x2' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH2'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCH3' offset='0x6' readfunction='readPWMCH' userdata='0x3' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH3'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCH4' offset='0x8' readfunction='readPWMCH' userdata='0x4' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH4'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCH5' offset='0xa' readfunction='readPWMCH' userdata='0x5' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH5'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCH6' offset='0xc' readfunction='readPWMCH' userdata='0x6' width='16' writefunction='writePWMCH' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCH6'/> </docsection> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='65535' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg3' offset='0x26' size='0x10' width='32'> <memorymappedregister access='rw' isvolatile='T' name='PWMCW0' readfunction='readPWMCW' userdata='0x0' width='32' writefunction='writePWMCW' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCW0'/> </docsection> <field bitoffset='29' name='PWMLDIS3' width='3'/> <field bitoffset='24' name='CLK3' width='3'/> <field bitoffset='21' name='PWMLDIS2' width='3'/> <field bitoffset='16' name='CLK2' width='3'/> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='4294967295' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> <field bitoffset='19' name='__pad19' width='2'/> <field bitoffset='27' name='__pad27' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCW1' offset='0x4' readfunction='readPWMCW' userdata='0x1' width='32' writefunction='writePWMCW' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCW1'/> </docsection> <field bitoffset='29' name='PWMLDIS3' width='3'/> <field bitoffset='24' name='CLK3' width='3'/> <field bitoffset='21' name='PWMLDIS2' width='3'/> <field bitoffset='16' name='CLK2' width='3'/> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='4294967295' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> <field bitoffset='19' name='__pad19' width='2'/> <field bitoffset='27' name='__pad27' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCW2' offset='0x8' readfunction='readPWMCW' userdata='0x2' width='32' writefunction='writePWMCW' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCW2'/> </docsection> <field bitoffset='29' name='PWMLDIS3' width='3'/> <field bitoffset='24' name='CLK3' width='3'/> <field bitoffset='21' name='PWMLDIS2' width='3'/> <field bitoffset='16' name='CLK2' width='3'/> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='4294967295' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> <field bitoffset='19' name='__pad19' width='2'/> <field bitoffset='27' name='__pad27' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWMCW3' offset='0xc' readfunction='readPWMCW' userdata='0x3' width='32' writefunction='writePWMCW' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC 2ch simultaneous setting register PWMCW3'/> </docsection> <field bitoffset='29' name='PWMLDIS3' width='3'/> <field bitoffset='24' name='CLK3' width='3'/> <field bitoffset='21' name='PWMLDIS2' width='3'/> <field bitoffset='16' name='CLK2' width='3'/> <field bitoffset='13' name='PWMLDIS1' width='3'/> <field bitoffset='10' name='CLK1' width='3'/> <field bitoffset='5' name='PWMLDIS0' width='3'/> <field name='CLK0' width='3'/> <reset mask='4294967295' name='IRESET'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='8' name='__pad8' width='2'/> <field bitoffset='19' name='__pad19' width='2'/> <field bitoffset='27' name='__pad27' width='2'/> </memorymappedregister> </addressblock> <addressblock name='reg4' offset='0x36' size='0x40' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CMC10' readfunction='readCMC' userdata='0xa' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC10'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC11' offset='0x2' readfunction='readCMC' userdata='0xb' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC11'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC12' offset='0x4' readfunction='readCMC' userdata='0xc' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC12'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC13' offset='0x6' readfunction='readCMC' userdata='0xd' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC13'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC14' offset='0x8' readfunction='readCMC' userdata='0xe' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC14'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC15' offset='0xa' readfunction='readCMC' userdata='0xf' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC15'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC16' offset='0xc' readfunction='readCMC' userdata='0x10' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWM cycle setting register CMC16'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC20' offset='0xe' readfunction='readCMC' userdata='0x14' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC20'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC21' offset='0x10' readfunction='readCMC' userdata='0x15' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC21'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC22' offset='0x12' readfunction='readCMC' userdata='0x16' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC22'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC23' offset='0x14' readfunction='readCMC' userdata='0x17' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC23'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC24' offset='0x16' readfunction='readCMC' userdata='0x18' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC24'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC25' offset='0x18' readfunction='readCMC' userdata='0x19' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC25'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMC26' offset='0x1a' readfunction='readCMC' userdata='0x1a' width='16' writefunction='writeCMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMC26'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD10' offset='0x1c' readfunction='readCMD' userdata='0xa' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD10'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD11' offset='0x1e' readfunction='readCMD' userdata='0xb' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD11'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD12' offset='0x20' readfunction='readCMD' userdata='0xc' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD12'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD13' offset='0x22' readfunction='readCMD' userdata='0xd' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD13'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD14' offset='0x24' readfunction='readCMD' userdata='0xe' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD14'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD15' offset='0x26' readfunction='readCMD' userdata='0xf' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD15'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD16' offset='0x28' readfunction='readCMD' userdata='0x10' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD16'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD20' offset='0x2a' readfunction='readCMD' userdata='0x14' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD20'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD21' offset='0x2c' readfunction='readCMD' userdata='0x15' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD21'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD22' offset='0x2e' readfunction='readCMD' userdata='0x16' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD22'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD23' offset='0x30' readfunction='readCMD' userdata='0x17' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD23'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD24' offset='0x32' readfunction='readCMD' userdata='0x18' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD24'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD25' offset='0x34' readfunction='readCMD' userdata='0x19' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD25'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMD26' offset='0x36' readfunction='readCMD' userdata='0x1a' width='16' writefunction='writeCMD' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='PWMC cycle setting register CMD26'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[211] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_intc/1.0/pse.igen.xml"
files[211] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='vforest_intc' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST INTC Interrupt Controller'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <netport name='RESET' type='output' updatefunctionargument='0'/> <netport name='FENMI' type='output' updatefunctionargument='0'/> <netport name='FEINT' type='output' updatefunctionargument='0'/> <netport name='EIINT' type='output' updatefunctionargument='0'/> <netport name='INTACK' type='input' updatefunction='P_INTACK' updatefunctionargument='0'/> <netport name='MIRETI' type='input' updatefunction='P_MIRETI' updatefunctionargument='0'/> <netport name='IRESET' type='input' updatefunction='P_IRESET' updatefunctionargument='0'/> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortEIMR' size='0x4'> <addressblock name='extimr' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='INTM0' offset='0x0' width='8' writefunction='writeINTM0' writemask='1'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x1000'> <addressblock name='icr' size='0x1f8' width='16'> <memorymappedregister access='rw' isvolatile='T' name='IC000' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC001' offset='0x2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC002' offset='0x4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC003' offset='0x6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC004' offset='0x8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC005' offset='0xa' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC006' offset='0xc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC007' offset='0xe' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC008' offset='0x10' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC009' offset='0x12' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC010' offset='0x14' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC011' offset='0x16' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC012' offset='0x18' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC013' offset='0x1a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC014' offset='0x1c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC015' offset='0x1e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC016' offset='0x20' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC017' offset='0x22' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC018' offset='0x24' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC019' offset='0x26' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC020' offset='0x28' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC021' offset='0x2a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC022' offset='0x2c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC023' offset='0x2e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC024' offset='0x30' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC025' offset='0x32' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC026' offset='0x34' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC027' offset='0x36' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC028' offset='0x38' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC029' offset='0x3a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC030' offset='0x3c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC031' offset='0x3e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC032' offset='0x40' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC033' offset='0x42' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC034' offset='0x44' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC035' offset='0x46' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC036' offset='0x48' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC037' offset='0x4a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC038' offset='0x4c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC039' offset='0x4e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC040' offset='0x50' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC041' offset='0x52' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC042' offset='0x54' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC043' offset='0x56' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC044' offset='0x58' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC045' offset='0x5a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC046' offset='0x5c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC047' offset='0x5e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC048' offset='0x60' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC049' offset='0x62' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC050' offset='0x64' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC051' offset='0x66' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC052' offset='0x68' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC053' offset='0x6a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC054' offset='0x6c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC055' offset='0x6e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC056' offset='0x70' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC057' offset='0x72' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC058' offset='0x74' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC059' offset='0x76' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC060' offset='0x78' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC061' offset='0x7a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC062' offset='0x7c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC063' offset='0x7e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC064' offset='0x80' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC065' offset='0x82' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC066' offset='0x84' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC067' offset='0x86' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC068' offset='0x88' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC069' offset='0x8a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC070' offset='0x8c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC071' offset='0x8e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC072' offset='0x90' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC073' offset='0x92' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC074' offset='0x94' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC075' offset='0x96' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC076' offset='0x98' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC077' offset='0x9a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC078' offset='0x9c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC079' offset='0x9e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC080' offset='0xa0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC081' offset='0xa2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC082' offset='0xa4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC083' offset='0xa6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC084' offset='0xa8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC085' offset='0xaa' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC086' offset='0xac' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC087' offset='0xae' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC088' offset='0xb0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC089' offset='0xb2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC090' offset='0xb4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC091' offset='0xb6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC092' offset='0xb8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC093' offset='0xba' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC094' offset='0xbc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC095' offset='0xbe' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC096' offset='0xc0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC097' offset='0xc2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC098' offset='0xc4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC099' offset='0xc6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC100' offset='0xc8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC101' offset='0xca' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC102' offset='0xcc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC103' offset='0xce' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC104' offset='0xd0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC105' offset='0xd2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC106' offset='0xd4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC107' offset='0xd6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC108' offset='0xd8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC109' offset='0xda' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC110' offset='0xdc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC111' offset='0xde' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC112' offset='0xe0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC113' offset='0xe2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC114' offset='0xe4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC115' offset='0xe6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC116' offset='0xe8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC117' offset='0xea' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC118' offset='0xec' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC119' offset='0xee' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC120' offset='0xf0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC121' offset='0xf2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC122' offset='0xf4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC123' offset='0xf6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC124' offset='0xf8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC125' offset='0xfa' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC126' offset='0xfc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC127' offset='0xfe' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC128' offset='0x100' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC129' offset='0x102' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC130' offset='0x104' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC131' offset='0x106' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC132' offset='0x108' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC133' offset='0x10a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC134' offset='0x10c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC135' offset='0x10e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC136' offset='0x110' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC137' offset='0x112' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC138' offset='0x114' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC139' offset='0x116' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC140' offset='0x118' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC141' offset='0x11a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC142' offset='0x11c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC143' offset='0x11e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC144' offset='0x120' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC145' offset='0x122' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC146' offset='0x124' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC147' offset='0x126' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC148' offset='0x128' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC149' offset='0x12a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC150' offset='0x12c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC151' offset='0x12e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC152' offset='0x130' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC153' offset='0x132' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC154' offset='0x134' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC155' offset='0x136' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC156' offset='0x138' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC157' offset='0x13a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC158' offset='0x13c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC159' offset='0x13e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC160' offset='0x140' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC161' offset='0x142' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC162' offset='0x144' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC163' offset='0x146' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC164' offset='0x148' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC165' offset='0x14a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC166' offset='0x14c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC167' offset='0x14e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC168' offset='0x150' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC169' offset='0x152' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC170' offset='0x154' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC171' offset='0x156' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC172' offset='0x158' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC173' offset='0x15a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC174' offset='0x15c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC175' offset='0x15e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC176' offset='0x160' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC177' offset='0x162' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC178' offset='0x164' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC179' offset='0x166' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC180' offset='0x168' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC181' offset='0x16a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC182' offset='0x16c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC183' offset='0x16e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC184' offset='0x170' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC185' offset='0x172' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC186' offset='0x174' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC187' offset='0x176' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC188' offset='0x178' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC189' offset='0x17a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC190' offset='0x17c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC191' offset='0x17e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC192' offset='0x180' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC193' offset='0x182' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC194' offset='0x184' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC195' offset='0x186' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC196' offset='0x188' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC197' offset='0x18a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC198' offset='0x18c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC199' offset='0x18e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC200' offset='0x190' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC201' offset='0x192' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC202' offset='0x194' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC203' offset='0x196' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC204' offset='0x198' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC205' offset='0x19a' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC206' offset='0x19c' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC207' offset='0x19e' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC208' offset='0x1a0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC209' offset='0x1a2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC210' offset='0x1a4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC211' offset='0x1a6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC212' offset='0x1a8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC213' offset='0x1aa' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC214' offset='0x1ac' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC215' offset='0x1ae' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC216' offset='0x1b0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC217' offset='0x1b2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC218' offset='0x1b4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC219' offset='0x1b6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC220' offset='0x1b8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC221' offset='0x1ba' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC222' offset='0x1bc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC223' offset='0x1be' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC224' offset='0x1c0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC225' offset='0x1c2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC226' offset='0x1c4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC227' offset='0x1c6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC228' offset='0x1c8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC229' offset='0x1ca' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC230' offset='0x1cc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC231' offset='0x1ce' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC232' offset='0x1d0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC233' offset='0x1d2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC234' offset='0x1d4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC235' offset='0x1d6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC236' offset='0x1d8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC237' offset='0x1da' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC238' offset='0x1dc' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC239' offset='0x1de' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC240' offset='0x1e0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC241' offset='0x1e2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC242' offset='0x1e4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC243' offset='0x1e6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC244' offset='0x1e8' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC245' offset='0x1ea' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC246' offset='0x1ec' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC247' offset='0x1ee' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC248' offset='0x1f0' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC249' offset='0x1f2' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC250' offset='0x1f4' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC251' offset='0x1f6' width='16' writefunction='writeIC' writemask='4239'> <field name='PR' width='4'/> <field bitoffset='7' name='MK' width='1'/> <field bitoffset='12' name='RF' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='4'/> </memorymappedregister> </addressblock> <addressblock name='imr' offset='0x400' size='0x20' width='16'> <memorymappedregister access='rw' isvolatile='T' name='IMR0' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR1' offset='0x2' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR2' offset='0x4' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR3' offset='0x6' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR4' offset='0x8' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR5' offset='0xa' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR6' offset='0xc' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR7' offset='0xe' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR8' offset='0x10' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR9' offset='0x12' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR10' offset='0x14' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR11' offset='0x16' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR12' offset='0x18' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR13' offset='0x1a' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR14' offset='0x1c' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR15' offset='0x1e' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortRPU' size='0x14'> <addressblock name='rpueimr' size='0x14' width='8'> <memorymappedregister access='rw' isvolatile='T' name='SES0' width='8' writefunction='writeSES'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES1' offset='0x4' width='8' writefunction='writeSES'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES2' offset='0x8' width='8' writefunction='writeSES'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES3' offset='0xc' width='8' writefunction='writeSES'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES4' offset='0x10' width='8' writefunction='writeSES'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='EIINT0' type='input' updatefunction='P_INT' updatefunctionargument='0'/> <netport name='EIINT1' type='input' updatefunction='P_INT' updatefunctionargument='1'/> <netport name='EIINT2' type='input' updatefunction='P_INT' updatefunctionargument='2'/> <netport name='EIINT3' type='input' updatefunction='P_INT' updatefunctionargument='3'/> <netport name='EIINT4' type='input' updatefunction='P_INT' updatefunctionargument='4'/> <netport name='EIINT5' type='input' updatefunction='P_INT' updatefunctionargument='5'/> <netport name='EIINT6' type='input' updatefunction='P_INT' updatefunctionargument='6'/> <netport name='EIINT7' type='input' updatefunction='P_INT' updatefunctionargument='7'/> <netport name='EIINT8' type='input' updatefunction='P_INT' updatefunctionargument='8'/> <netport name='EIINT9' type='input' updatefunction='P_INT' updatefunctionargument='9'/> <netport name='EIINT10' type='input' updatefunction='P_INT' updatefunctionargument='10'/> <netport name='EIINT11' type='input' updatefunction='P_INT' updatefunctionargument='11'/> <netport name='EIINT12' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='12'/> <netport name='EIINT13' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='13'/> <netport name='EIINT14' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='14'/> <netport name='EIINT15' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='15'/> <netport name='EIINT16' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='16'/> <netport name='EIINT17' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='17'/> <netport name='EIINT18' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='18'/> <netport name='EIINT19' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='19'/> <netport name='EIINT20' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='20'/> <netport name='EIINT21' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='21'/> <netport name='EIINT22' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='22'/> <netport name='EIINT23' type='input' updatefunction='P_INT_EDGE' updatefunctionargument='23'/> <netport name='EIINT24' type='input' updatefunction='P_INT' updatefunctionargument='24'/> <netport name='EIINT25' type='input' updatefunction='P_INT' updatefunctionargument='25'/> <netport name='EIINT26' type='input' updatefunction='P_INT' updatefunctionargument='26'/> <netport name='EIINT27' type='input' updatefunction='P_INT' updatefunctionargument='27'/> <netport name='EIINT28' type='input' updatefunction='P_INT' updatefunctionargument='28'/> <netport name='EIINT29' type='input' updatefunction='P_INT' updatefunctionargument='29'/> <netport name='EIINT30' type='input' updatefunction='P_INT' updatefunctionargument='30'/> <netport name='EIINT31' type='input' updatefunction='P_INT' updatefunctionargument='31'/> <netport name='EIINT32' type='input' updatefunction='P_INT' updatefunctionargument='32'/> <netport name='EIINT33' type='input' updatefunction='P_INT' updatefunctionargument='33'/> <netport name='EIINT34' type='input' updatefunction='P_INT' updatefunctionargument='34'/> <netport name='EIINT35' type='input' updatefunction='P_INT' updatefunctionargument='35'/> <netport name='EIINT36' type='input' updatefunction='P_INT' updatefunctionargument='36'/> <netport name='EIINT37' type='input' updatefunction='P_INT' updatefunctionargument='37'/> <netport name='EIINT38' type='input' updatefunction='P_INT' updatefunctionargument='38'/> <netport name='EIINT39' type='input' updatefunction='P_INT' updatefunctionargument='39'/> <netport name='EIINT40' type='input' updatefunction='P_INT' updatefunctionargument='40'/> <netport name='EIINT41' type='input' updatefunction='P_INT' updatefunctionargument='41'/> <netport name='EIINT42' type='input' updatefunction='P_INT' updatefunctionargument='42'/> <netport name='EIINT43' type='input' updatefunction='P_INT' updatefunctionargument='43'/> <netport name='EIINT44' type='input' updatefunction='P_INT' updatefunctionargument='44'/> <netport name='EIINT45' type='input' updatefunction='P_INT' updatefunctionargument='45'/> <netport name='EIINT46' type='input' updatefunction='P_INT' updatefunctionargument='46'/> <netport name='EIINT47' type='input' updatefunction='P_INT' updatefunctionargument='47'/> <netport name='EIINT48' type='input' updatefunction='P_INT' updatefunctionargument='48'/> <netport name='EIINT49' type='input' updatefunction='P_INT' updatefunctionargument='49'/> <netport name='EIINT50' type='input' updatefunction='P_INT' updatefunctionargument='50'/> <netport name='EIINT51' type='input' updatefunction='P_INT' updatefunctionargument='51'/> <netport name='EIINT52' type='input' updatefunction='P_INT' updatefunctionargument='52'/> <netport name='EIINT53' type='input' updatefunction='P_INT' updatefunctionargument='53'/> <netport name='EIINT54' type='input' updatefunction='P_INT' updatefunctionargument='54'/> <netport name='EIINT55' type='input' updatefunction='P_INT' updatefunctionargument='55'/> <netport name='EIINT56' type='input' updatefunction='P_INT' updatefunctionargument='56'/> <netport name='EIINT57' type='input' updatefunction='P_INT' updatefunctionargument='57'/> <netport name='EIINT58' type='input' updatefunction='P_INT' updatefunctionargument='58'/> <netport name='EIINT59' type='input' updatefunction='P_INT' updatefunctionargument='59'/> <netport name='EIINT60' type='input' updatefunction='P_INT' updatefunctionargument='60'/> <netport name='EIINT61' type='input' updatefunction='P_INT' updatefunctionargument='61'/> <netport name='EIINT62' type='input' updatefunction='P_INT' updatefunctionargument='62'/> <netport name='EIINT63' type='input' updatefunction='P_INT' updatefunctionargument='63'/> <netport name='EIINT64' type='input' updatefunction='P_INT' updatefunctionargument='64'/> <netport name='EIINT65' type='input' updatefunction='P_INT' updatefunctionargument='65'/> <netport name='EIINT66' type='input' updatefunction='P_INT' updatefunctionargument='66'/> <netport name='EIINT67' type='input' updatefunction='P_INT' updatefunctionargument='67'/> <netport name='EIINT68' type='input' updatefunction='P_INT' updatefunctionargument='68'/> <netport name='EIINT69' type='input' updatefunction='P_INT' updatefunctionargument='69'/> <netport name='EIINT70' type='input' updatefunction='P_INT' updatefunctionargument='70'/> <netport name='EIINT71' type='input' updatefunction='P_INT' updatefunctionargument='71'/> <netport name='EIINT72' type='input' updatefunction='P_INT' updatefunctionargument='72'/> <netport name='EIINT73' type='input' updatefunction='P_INT' updatefunctionargument='73'/> <netport name='EIINT74' type='input' updatefunction='P_INT' updatefunctionargument='74'/> <netport name='EIINT75' type='input' updatefunction='P_INT' updatefunctionargument='75'/> <netport name='EIINT76' type='input' updatefunction='P_INT' updatefunctionargument='76'/> <netport name='EIINT77' type='input' updatefunction='P_INT' updatefunctionargument='77'/> <netport name='EIINT78' type='input' updatefunction='P_INT' updatefunctionargument='78'/> <netport name='EIINT79' type='input' updatefunction='P_INT' updatefunctionargument='79'/> <netport name='EIINT80' type='input' updatefunction='P_INT' updatefunctionargument='80'/> <netport name='EIINT81' type='input' updatefunction='P_INT' updatefunctionargument='81'/> <netport name='EIINT82' type='input' updatefunction='P_INT' updatefunctionargument='82'/> <netport name='EIINT83' type='input' updatefunction='P_INT' updatefunctionargument='83'/> <netport name='EIINT84' type='input' updatefunction='P_INT' updatefunctionargument='84'/> <netport name='EIINT85' type='input' updatefunction='P_INT' updatefunctionargument='85'/> <netport name='EIINT86' type='input' updatefunction='P_INT' updatefunctionargument='86'/> <netport name='EIINT87' type='input' updatefunction='P_INT' updatefunctionargument='87'/> <netport name='EIINT88' type='input' updatefunction='P_INT' updatefunctionargument='88'/> <netport name='EIINT89' type='input' updatefunction='P_INT' updatefunctionargument='89'/> <netport name='EIINT90' type='input' updatefunction='P_INT' updatefunctionargument='90'/> <netport name='EIINT91' type='input' updatefunction='P_INT' updatefunctionargument='91'/> <netport name='EIINT92' type='input' updatefunction='P_INT' updatefunctionargument='92'/> <netport name='EIINT93' type='input' updatefunction='P_INT' updatefunctionargument='93'/> <netport name='EIINT94' type='input' updatefunction='P_INT' updatefunctionargument='94'/> <netport name='EIINT95' type='input' updatefunction='P_INT' updatefunctionargument='95'/> <netport name='EIINT96' type='input' updatefunction='P_INT' updatefunctionargument='96'/> <netport name='EIINT97' type='input' updatefunction='P_INT' updatefunctionargument='97'/> <netport name='EIINT98' type='input' updatefunction='P_INT' updatefunctionargument='98'/> <netport name='EIINT99' type='input' updatefunction='P_INT' updatefunctionargument='99'/> <netport name='EIINT100' type='input' updatefunction='P_INT' updatefunctionargument='100'/> <netport name='EIINT101' type='input' updatefunction='P_INT' updatefunctionargument='101'/> <netport name='EIINT102' type='input' updatefunction='P_INT' updatefunctionargument='102'/> <netport name='EIINT103' type='input' updatefunction='P_INT' updatefunctionargument='103'/> <netport name='EIINT104' type='input' updatefunction='P_INT' updatefunctionargument='104'/> <netport name='EIINT105' type='input' updatefunction='P_INT' updatefunctionargument='105'/> <netport name='EIINT106' type='input' updatefunction='P_INT' updatefunctionargument='106'/> <netport name='EIINT107' type='input' updatefunction='P_INT' updatefunctionargument='107'/> <netport name='EIINT108' type='input' updatefunction='P_INT' updatefunctionargument='108'/> <netport name='EIINT109' type='input' updatefunction='P_INT' updatefunctionargument='109'/> <netport name='EIINT110' type='input' updatefunction='P_INT' updatefunctionargument='110'/> <netport name='EIINT111' type='input' updatefunction='P_INT' updatefunctionargument='111'/> <netport name='EIINT112' type='input' updatefunction='P_INT' updatefunctionargument='112'/> <netport name='EIINT113' type='input' updatefunction='P_INT' updatefunctionargument='113'/> <netport name='EIINT114' type='input' updatefunction='P_INT' updatefunctionargument='114'/> <netport name='EIINT115' type='input' updatefunction='P_INT' updatefunctionargument='115'/> <netport name='EIINT116' type='input' updatefunction='P_INT' updatefunctionargument='116'/> <netport name='EIINT117' type='input' updatefunction='P_INT' updatefunctionargument='117'/> <netport name='EIINT118' type='input' updatefunction='P_INT' updatefunctionargument='118'/> <netport name='EIINT119' type='input' updatefunction='P_INT' updatefunctionargument='119'/> <netport name='EIINT120' type='input' updatefunction='P_INT' updatefunctionargument='120'/> <netport name='EIINT121' type='input' updatefunction='P_INT' updatefunctionargument='121'/> <netport name='EIINT122' type='input' updatefunction='P_INT' updatefunctionargument='122'/> <netport name='EIINT123' type='input' updatefunction='P_INT' updatefunctionargument='123'/> <netport name='EIINT124' type='input' updatefunction='P_INT' updatefunctionargument='124'/> <netport name='EIINT125' type='input' updatefunction='P_INT' updatefunctionargument='125'/> <netport name='EIINT126' type='input' updatefunction='P_INT' updatefunctionargument='126'/> <netport name='EIINT127' type='input' updatefunction='P_INT' updatefunctionargument='127'/> <netport name='EIINT128' type='input' updatefunction='P_INT' updatefunctionargument='128'/> <netport name='EIINT129' type='input' updatefunction='P_INT' updatefunctionargument='129'/> <netport name='EIINT130' type='input' updatefunction='P_INT' updatefunctionargument='130'/> <netport name='EIINT131' type='input' updatefunction='P_INT' updatefunctionargument='131'/> <netport name='EIINT132' type='input' updatefunction='P_INT' updatefunctionargument='132'/> <netport name='EIINT133' type='input' updatefunction='P_INT' updatefunctionargument='133'/> <netport name='EIINT134' type='input' updatefunction='P_INT' updatefunctionargument='134'/> <netport name='EIINT135' type='input' updatefunction='P_INT' updatefunctionargument='135'/> <netport name='EIINT136' type='input' updatefunction='P_INT' updatefunctionargument='136'/> <netport name='EIINT137' type='input' updatefunction='P_INT' updatefunctionargument='137'/> <netport name='EIINT138' type='input' updatefunction='P_INT' updatefunctionargument='138'/> <netport name='EIINT139' type='input' updatefunction='P_INT' updatefunctionargument='139'/> <netport name='EIINT140' type='input' updatefunction='P_INT' updatefunctionargument='140'/> <netport name='EIINT141' type='input' updatefunction='P_INT' updatefunctionargument='141'/> <netport name='EIINT142' type='input' updatefunction='P_INT' updatefunctionargument='142'/> <netport name='EIINT143' type='input' updatefunction='P_INT' updatefunctionargument='143'/> <netport name='EIINT144' type='input' updatefunction='P_INT' updatefunctionargument='144'/> <netport name='EIINT145' type='input' updatefunction='P_INT' updatefunctionargument='145'/> <netport name='EIINT146' type='input' updatefunction='P_INT' updatefunctionargument='146'/> <netport name='EIINT147' type='input' updatefunction='P_INT' updatefunctionargument='147'/> <netport name='EIINT148' type='input' updatefunction='P_INT' updatefunctionargument='148'/> <netport name='EIINT149' type='input' updatefunction='P_INT' updatefunctionargument='149'/> <netport name='EIINT150' type='input' updatefunction='P_INT' updatefunctionargument='150'/> <netport name='EIINT151' type='input' updatefunction='P_INT' updatefunctionargument='151'/> <netport name='EIINT152' type='input' updatefunction='P_INT' updatefunctionargument='152'/> <netport name='EIINT153' type='input' updatefunction='P_INT' updatefunctionargument='153'/> <netport name='EIINT154' type='input' updatefunction='P_INT' updatefunctionargument='154'/> <netport name='EIINT155' type='input' updatefunction='P_INT' updatefunctionargument='155'/> <netport name='EIINT156' type='input' updatefunction='P_INT' updatefunctionargument='156'/> <netport name='EIINT157' type='input' updatefunction='P_INT' updatefunctionargument='157'/> <netport name='EIINT158' type='input' updatefunction='P_INT' updatefunctionargument='158'/> <netport name='EIINT159' type='input' updatefunction='P_INT' updatefunctionargument='159'/> <netport name='EIINT160' type='input' updatefunction='P_INT' updatefunctionargument='160'/> <netport name='EIINT161' type='input' updatefunction='P_INT' updatefunctionargument='161'/> <netport name='EIINT162' type='input' updatefunction='P_INT' updatefunctionargument='162'/> <netport name='EIINT163' type='input' updatefunction='P_INT' updatefunctionargument='163'/> <netport name='EIINT164' type='input' updatefunction='P_INT' updatefunctionargument='164'/> <netport name='EIINT165' type='input' updatefunction='P_INT' updatefunctionargument='165'/> <netport name='EIINT166' type='input' updatefunction='P_INT' updatefunctionargument='166'/> <netport name='EIINT167' type='input' updatefunction='P_INT' updatefunctionargument='167'/> <netport name='EIINT168' type='input' updatefunction='P_INT' updatefunctionargument='168'/> <netport name='EIINT169' type='input' updatefunction='P_INT' updatefunctionargument='169'/> <netport name='EIINT170' type='input' updatefunction='P_INT' updatefunctionargument='170'/> <netport name='EIINT171' type='input' updatefunction='P_INT' updatefunctionargument='171'/> <netport name='EIINT172' type='input' updatefunction='P_INT' updatefunctionargument='172'/> <netport name='EIINT173' type='input' updatefunction='P_INT' updatefunctionargument='173'/> <netport name='EIINT174' type='input' updatefunction='P_INT' updatefunctionargument='174'/> <netport name='EIINT175' type='input' updatefunction='P_INT' updatefunctionargument='175'/> <netport name='EIINT176' type='input' updatefunction='P_INT' updatefunctionargument='176'/> <netport name='EIINT177' type='input' updatefunction='P_INT' updatefunctionargument='177'/> <netport name='EIINT178' type='input' updatefunction='P_INT' updatefunctionargument='178'/> <netport name='EIINT179' type='input' updatefunction='P_INT' updatefunctionargument='179'/> <netport name='EIINT180' type='input' updatefunction='P_INT' updatefunctionargument='180'/> <netport name='EIINT181' type='input' updatefunction='P_INT' updatefunctionargument='181'/> <netport name='EIINT182' type='input' updatefunction='P_INT' updatefunctionargument='182'/> <netport name='EIINT183' type='input' updatefunction='P_INT' updatefunctionargument='183'/> <netport name='EIINT184' type='input' updatefunction='P_INT' updatefunctionargument='184'/> <netport name='EIINT185' type='input' updatefunction='P_INT' updatefunctionargument='185'/> <netport name='EIINT186' type='input' updatefunction='P_INT' updatefunctionargument='186'/> <netport name='EIINT187' type='input' updatefunction='P_INT' updatefunctionargument='187'/> <netport name='EIINT188' type='input' updatefunction='P_INT' updatefunctionargument='188'/> <netport name='EIINT189' type='input' updatefunction='P_INT' updatefunctionargument='189'/> <netport name='EIINT190' type='input' updatefunction='P_INT' updatefunctionargument='190'/> <netport name='EIINT191' type='input' updatefunction='P_INT' updatefunctionargument='191'/> <netport name='EIINT192' type='input' updatefunction='P_INT' updatefunctionargument='192'/> <netport name='EIINT193' type='input' updatefunction='P_INT' updatefunctionargument='193'/> <netport name='EIINT194' type='input' updatefunction='P_INT' updatefunctionargument='194'/> <netport name='EIINT195' type='input' updatefunction='P_INT' updatefunctionargument='195'/> <netport name='EIINT196' type='input' updatefunction='P_INT' updatefunctionargument='196'/> <netport name='EIINT197' type='input' updatefunction='P_INT' updatefunctionargument='197'/> <netport name='EIINT198' type='input' updatefunction='P_INT' updatefunctionargument='198'/> <netport name='EIINT199' type='input' updatefunction='P_INT' updatefunctionargument='199'/> <netport name='EIINT200' type='input' updatefunction='P_INT' updatefunctionargument='200'/> <netport name='EIINT201' type='input' updatefunction='P_INT' updatefunctionargument='201'/> <netport name='EIINT202' type='input' updatefunction='P_INT' updatefunctionargument='202'/> <netport name='EIINT203' type='input' updatefunction='P_INT' updatefunctionargument='203'/> <netport name='EIINT204' type='input' updatefunction='P_INT' updatefunctionargument='204'/> <netport name='EIINT205' type='input' updatefunction='P_INT' updatefunctionargument='205'/> <netport name='EIINT206' type='input' updatefunction='P_INT' updatefunctionargument='206'/> <netport name='EIINT207' type='input' updatefunction='P_INT' updatefunctionargument='207'/> <netport name='EIINT208' type='input' updatefunction='P_INT' updatefunctionargument='208'/> <netport name='EIINT209' type='input' updatefunction='P_INT' updatefunctionargument='209'/> <netport name='EIINT210' type='input' updatefunction='P_INT' updatefunctionargument='210'/> <netport name='EIINT211' type='input' updatefunction='P_INT' updatefunctionargument='211'/> <netport name='EIINT212' type='input' updatefunction='P_INT' updatefunctionargument='212'/> <netport name='EIINT213' type='input' updatefunction='P_INT' updatefunctionargument='213'/> <netport name='EIINT214' type='input' updatefunction='P_INT' updatefunctionargument='214'/> <netport name='EIINT215' type='input' updatefunction='P_INT' updatefunctionargument='215'/> <netport name='EIINT216' type='input' updatefunction='P_INT' updatefunctionargument='216'/> <netport name='EIINT217' type='input' updatefunction='P_INT' updatefunctionargument='217'/> <netport name='EIINT218' type='input' updatefunction='P_INT' updatefunctionargument='218'/> <netport name='EIINT219' type='input' updatefunction='P_INT' updatefunctionargument='219'/> <netport name='EIINT220' type='input' updatefunction='P_INT' updatefunctionargument='220'/> <netport name='EIINT221' type='input' updatefunction='P_INT' updatefunctionargument='221'/> <netport name='EIINT222' type='input' updatefunction='P_INT' updatefunctionargument='222'/> <netport name='EIINT223' type='input' updatefunction='P_INT' updatefunctionargument='223'/> <netport name='EIINT224' type='input' updatefunction='P_INT' updatefunctionargument='224'/> <netport name='EIINT225' type='input' updatefunction='P_INT' updatefunctionargument='225'/> <netport name='EIINT226' type='input' updatefunction='P_INT' updatefunctionargument='226'/> <netport name='EIINT227' type='input' updatefunction='P_INT' updatefunctionargument='227'/> <netport name='EIINT228' type='input' updatefunction='P_INT' updatefunctionargument='228'/> <netport name='EIINT229' type='input' updatefunction='P_INT' updatefunctionargument='229'/> <netport name='EIINT230' type='input' updatefunction='P_INT' updatefunctionargument='230'/> <netport name='EIINT231' type='input' updatefunction='P_INT' updatefunctionargument='231'/> <netport name='EIINT232' type='input' updatefunction='P_INT' updatefunctionargument='232'/> <netport name='EIINT233' type='input' updatefunction='P_INT' updatefunctionargument='233'/> <netport name='EIINT234' type='input' updatefunction='P_INT' updatefunctionargument='234'/> <netport name='EIINT235' type='input' updatefunction='P_INT' updatefunctionargument='235'/> <netport name='EIINT236' type='input' updatefunction='P_INT' updatefunctionargument='236'/> <netport name='EIINT237' type='input' updatefunction='P_INT' updatefunctionargument='237'/> <netport name='EIINT238' type='input' updatefunction='P_INT' updatefunctionargument='238'/> <netport name='EIINT239' type='input' updatefunction='P_INT' updatefunctionargument='239'/> <netport name='EIINT240' type='input' updatefunction='P_INT' updatefunctionargument='240'/> <netport name='EIINT241' type='input' updatefunction='P_INT' updatefunctionargument='241'/> <netport name='EIINT242' type='input' updatefunction='P_INT' updatefunctionargument='242'/> <netport name='EIINT243' type='input' updatefunction='P_INT' updatefunctionargument='243'/> <netport name='EIINT244' type='input' updatefunction='P_INT' updatefunctionargument='244'/> <netport name='EIINT245' type='input' updatefunction='P_INT' updatefunctionargument='245'/> <netport name='EIINT246' type='input' updatefunction='P_INT' updatefunctionargument='246'/> <netport name='EIINT247' type='input' updatefunction='P_INT' updatefunctionargument='247'/> <netport name='EIINT248' type='input' updatefunction='P_INT' updatefunctionargument='248'/> <netport name='EIINT249' type='input' updatefunction='P_INT' updatefunctionargument='249'/> <netport name='EIINT250' type='input' updatefunction='P_INT' updatefunctionargument='250'/> <netport name='EIINT251' type='input' updatefunction='P_INT' updatefunctionargument='251'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[212] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_port/1.0/pse.igen.xml"
files[212] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_port' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST port registers'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortP' size='0x800'> <addressblock name='regP' size='0x800' width='8'> <memorymappedregister access='rw' isvolatile='T' name='P00' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P01' offset='0x1' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P02' offset='0x2' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P03' offset='0x3' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P04' offset='0x4' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P05' offset='0x5' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P06' offset='0x6' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P07' offset='0x7' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P08' offset='0x8' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P09' offset='0x9' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P10' offset='0xa' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P11' offset='0xb' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P12' offset='0xc' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P13' offset='0xd' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P14' offset='0xe' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P15' offset='0xf' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P16' offset='0x10' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P17' offset='0x11' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P18' offset='0x12' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P19' offset='0x13' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P20' offset='0x14' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P21' offset='0x15' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P22' offset='0x16' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P23' offset='0x17' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P24' offset='0x18' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P25' offset='0x19' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P26' offset='0x1a' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P27' offset='0x1b' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P28' offset='0x1c' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P29' offset='0x1d' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P30' offset='0x1e' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P31' offset='0x1f' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P32' offset='0x20' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='P33' offset='0x21' readfunction='readP' width='8' writefunction='writeP'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortPM' size='0x800'> <addressblock name='regPM' size='0x800' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PM00' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM01' offset='0x1' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM02' offset='0x2' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM03' offset='0x3' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM04' offset='0x4' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM05' offset='0x5' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM06' offset='0x6' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM07' offset='0x7' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM08' offset='0x8' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM09' offset='0x9' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM10' offset='0xa' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM11' offset='0xb' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM12' offset='0xc' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM13' offset='0xd' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM14' offset='0xe' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM15' offset='0xf' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM16' offset='0x10' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM17' offset='0x11' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM18' offset='0x12' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM19' offset='0x13' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM20' offset='0x14' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM21' offset='0x15' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM22' offset='0x16' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM23' offset='0x17' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM24' offset='0x18' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM25' offset='0x19' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM26' offset='0x1a' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM27' offset='0x1b' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM28' offset='0x1c' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM29' offset='0x1d' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM30' offset='0x1e' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM31' offset='0x1f' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM32' offset='0x20' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PM33' offset='0x21' readfunction='readPM' width='8' writefunction='writePM'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortPMC' size='0x800'> <addressblock name='regPMC' size='0x800' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PMC00' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC01' offset='0x1' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC02' offset='0x2' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC03' offset='0x3' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC04' offset='0x4' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC05' offset='0x5' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC06' offset='0x6' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC07' offset='0x7' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC09' offset='0x9' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC10' offset='0xa' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC11' offset='0xb' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC12' offset='0xc' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC13' offset='0xd' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC14' offset='0xe' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC15' offset='0xf' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC16' offset='0x10' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC17' offset='0x11' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC18' offset='0x12' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC19' offset='0x13' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC20' offset='0x14' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC21' offset='0x15' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC22' offset='0x16' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC23' offset='0x17' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC24' offset='0x18' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC25' offset='0x19' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC26' offset='0x1a' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC27' offset='0x1b' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC28' offset='0x1c' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC29' offset='0x1d' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC32' offset='0x20' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PMC33' offset='0x21' readfunction='readPMC' width='8' writefunction='writePMC'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortPFC' size='0x800'> <addressblock name='regPFC' size='0x800' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PFC12' offset='0xc' readfunction='readPFC' width='8' writefunction='writePFC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFC13' offset='0xd' readfunction='readPFC' width='8' writefunction='writePFC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFC25' offset='0x19' readfunction='readPFC' width='8' writefunction='writePFC'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFC26' offset='0x1a' readfunction='readPFC' width='8' writefunction='writePFC'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortPBS' size='0x800'> <addressblock name='regPBS' size='0x800' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PBUF25' offset='0x19' readfunction='readPBUF' width='8' writefunction='writePBUF'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortPBSPC' size='0x800'> <addressblock name='regPBSPC' size='0x800' width='8'> <memorymappedregister access='w' isvolatile='T' name='PBUFCMD25' offset='0x19' width='8' writefunction='writePBUFCMD'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortPBSS' size='0x800'> <addressblock name='regPBSS' size='0x800' width='8'> <memorymappedregister access='r' isvolatile='T' name='PBUFS25' offset='0x19' readfunction='readPBUFS' width='8'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortED' size='0x300'> <addressblock name='regED' size='0x300' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PES0' readfunction='readPES0' width='8' writefunction='writePES0'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PL0' offset='0x4' readfunction='readPL0' width='8' writefunction='writePL0'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PLC0' offset='0x8' readfunction='readPLC0' width='8' writefunction='writePLC0'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PES1' offset='0x12c' readfunction='readPES1' width='8' writefunction='writePES1'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PL1' offset='0x130' readfunction='readPL1' width='8' writefunction='writePL1'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PLC1' offset='0x134' readfunction='readPLC1' width='8' writefunction='writePLC1'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PES2' offset='0x258' readfunction='readPES2' width='8' writefunction='writePES2'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PL2' offset='0x25c' readfunction='readPL2' width='8' writefunction='writePL2'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PLC2' offset='0x260' readfunction='readPLC2' width='8' writefunction='writePLC2'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='port0' type='input' updatefunction='P_PORT' updatefunctionargument='0'/> <netport name='port1' type='input' updatefunction='P_PORT' updatefunctionargument='1'/> <netport name='port2' type='input' updatefunction='P_PORT' updatefunctionargument='2'/> <netport name='port3' type='input' updatefunction='P_PORT' updatefunctionargument='3'/> <netport name='port4' type='input' updatefunction='P_PORT' updatefunctionargument='4'/> <netport name='port5' type='input' updatefunction='P_PORT' updatefunctionargument='5'/> <netport name='port6' type='input' updatefunction='P_PORT' updatefunctionargument='6'/> <netport name='port7' type='input' updatefunction='P_PORT' updatefunctionargument='7'/> <netport name='port8' type='input' updatefunction='P_PORT' updatefunctionargument='8'/> <netport name='port9' type='input' updatefunction='P_PORT' updatefunctionargument='9'/> <netport name='port10' type='input' updatefunction='P_PORT' updatefunctionargument='10'/> <netport name='port11' type='input' updatefunction='P_PORT' updatefunctionargument='11'/> <netport name='port12' type='input' updatefunction='P_PORT' updatefunctionargument='12'/> <netport name='port13' type='input' updatefunction='P_PORT' updatefunctionargument='13'/> <netport name='port14' type='input' updatefunction='P_PORT' updatefunctionargument='14'/> <netport name='port15' type='input' updatefunction='P_PORT' updatefunctionargument='15'/> <netport name='port16' type='input' updatefunction='P_PORT' updatefunctionargument='16'/> <netport name='port17' type='input' updatefunction='P_PORT' updatefunctionargument='17'/> <netport name='port18' type='input' updatefunction='P_PORT' updatefunctionargument='18'/> <netport name='port19' type='input' updatefunction='P_PORT' updatefunctionargument='19'/> <netport name='port20' type='input' updatefunction='P_PORT' updatefunctionargument='20'/> <netport name='port21' type='input' updatefunction='P_PORT' updatefunctionargument='21'/> <netport name='port22' type='input' updatefunction='P_PORT' updatefunctionargument='22'/> <netport name='port23' type='input' updatefunction='P_PORT' updatefunctionargument='23'/> <netport name='port24' type='input' updatefunction='P_PORT' updatefunctionargument='24'/> <netport name='port25' type='input' updatefunction='P_PORT' updatefunctionargument='25'/> <netport name='port26' type='input' updatefunction='P_PORT' updatefunctionargument='26'/> <netport name='port27' type='input' updatefunction='P_PORT' updatefunctionargument='27'/> <netport name='port28' type='input' updatefunction='P_PORT' updatefunctionargument='28'/> <netport name='port29' type='input' updatefunction='P_PORT' updatefunctionargument='29'/> <netport name='port30' type='input' updatefunction='P_PORT' updatefunctionargument='30'/> <netport name='port31' type='input' updatefunction='P_PORT' updatefunctionargument='31'/> <netport name='port32' type='input' updatefunction='P_PORT' updatefunctionargument='32'/> <netport name='port33' type='input' updatefunction='P_PORT' updatefunctionargument='33'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[213] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_crankTimer/1.0/pse.igen.xml"
files[213] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_crankTimer' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST Crank Timer'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x114'> <addressblock name='reg1' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CRCNTM' offset='0x0' readfunction='readCRCNTM' width='8' writefunction='writeCRCNTM'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Counter mode register CRCNTM'/> </docsection> <field bitoffset='7' name='CRPOWER' width='1'/> <field bitoffset='6' name='CECR' width='1'/> <field bitoffset='5' name='CEBCR' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='__pad0' width='5'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0x4' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CRCNT' offset='0x0' readfunction='readCRCNT' width='16' writefunction='writeCRCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Counter register CRCNT'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg3' offset='0x8' size='0xa4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CRCNTHM' readfunction='readCRCNTHM' width='8' writefunction='writeCRCNTHM'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Counter Upper Limit Setting register CRCNTHM'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CNTCRRENC' offset='0x4' readfunction='readCNTCRRENC' width='8' writefunction='writeCNTCRRENC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter Correction Control register CNTCRRENC'/> </docsection> <field bitoffset='0' name='CNTCRRENC' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RELCRR' offset='0x8' readfunction='readRELCRR' width='8' writefunction='writeRELCRR' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Relative Correction Value Setting register RELCRR'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENF' offset='0xc' readfunction='readCRYENF' width='8' writefunction='writeCRYENF' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Flag register CRYENF'/> </docsection> <field bitoffset='0' name='CRY' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENFC' offset='0x10' readfunction='readCRYENFC' width='8' writefunction='writeCRYENFC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Flag Clear register CRYENFC'/> </docsection> <field bitoffset='0' name='CRYC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENC0' offset='0x14' readfunction='readCRYENC0' width='8' writefunction='writeCRYENC0' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Control register CRYENC0'/> </docsection> <field bitoffset='7' name='CRYCEN' width='1'/> <field name='MTPT0' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENC1' offset='0x18' readfunction='readCRYENC1' width='8' writefunction='writeCRYENC1' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Control register CRYENC1'/> </docsection> <field bitoffset='7' name='CRYCEN' width='1'/> <field name='MTPT0' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENC2' offset='0x1c' readfunction='readCRYENC2' width='8' writefunction='writeCRYENC2' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Control register CRYENC2'/> </docsection> <field bitoffset='7' name='CRYCEN' width='1'/> <field name='MTPT0' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENC3' offset='0x20' readfunction='readCRYENC3' width='8' writefunction='writeCRYENC3' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Control register CRYENC3'/> </docsection> <field bitoffset='7' name='CRYCEN' width='1'/> <field name='MTPT0' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYCRREN' offset='0x24' readfunction='readCRYCRREN' width='8' writefunction='writeCRYCRREN' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Flag Clear register CRYCRREN'/> </docsection> <field bitoffset='0' name='CRREN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENSC0' offset='0x28' readfunction='readCRYENSC' width='8' writefunction='writeCRYENSC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Start Position Setting register CRYENSC0'/> </docsection> <reset mask='255' name='IRESET' value='255'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENSC1' offset='0x2c' readfunction='readCRYENSC' width='8' writefunction='writeCRYENSC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Start Position Setting register CRYENSC1'/> </docsection> <reset mask='255' name='IRESET' value='255'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENSC2' offset='0x30' readfunction='readCRYENSC' width='8' writefunction='writeCRYENSC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Start Position Setting register CRYENSC2'/> </docsection> <reset mask='255' name='IRESET' value='255'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRYENSC3' offset='0x34' readfunction='readCRYENSC' width='8' writefunction='writeCRYENSC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Enable Start Position Setting register CRYENSC3'/> </docsection> <reset mask='255' name='IRESET' value='255'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='MTSTSC' offset='0x38' readfunction='readMTSTSC' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Missing Tooth Status Register MTSTSC'/> </docsection> <field bitoffset='0' name='MTSTS' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CRBURST' offset='0x3c' readfunction='readCRBURST' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Burst Detection Flag register CRBURST'/> </docsection> <field bitoffset='0' name='CRIRRDET' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRBURSTC' offset='0x40' readfunction='readCRBURSTC' width='8' writefunction='writeCRBURSTC' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='Carry Burst Detection Flag Clear register CRBURSTC'/> </docsection> <field bitoffset='0' name='CRIRRDETC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CNTCRR' offset='0x44' readfunction='readCNTCRR' width='8' writefunction='writeCNTCRR' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='Absolute Corection Value Setting register CNTCRR'/> </docsection> <field bitoffset='0' name='CRIRRDETC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCRCNT' offset='0x48' readfunction='readBCRCNT' width='8' writefunction='writeBCRCNT' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='H-back counter BCRCNT'/> </docsection> <field bitoffset='0' name='BCRCNT' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCRCM' offset='0x4c' readfunction='readBCRCM' width='8' writefunction='writeBCRCM' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='H-back interrupt setting register BCRCM'/> </docsection> <field bitoffset='0' name='BCRCM' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CNTCRRP' offset='0x50' readfunction='readCNTCRRP' width='8' writefunction='writeCNTCRRP' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='Counter correction position setting register CNTCRRP'/> </docsection> <field bitoffset='0' name='CNTCRRP' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FMULPROP' offset='0x54' readfunction='readFMULPROP' width='8' writefunction='writeFMULPROP' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Multiplication ratio setting register FMULPROP'/> </docsection> <field bitoffset='0' name='FMULP' width='3'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IVLSEL0' offset='0x58' readfunction='readIVLSEL0' width='8' writefunction='writeIVLSEL0' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Angle interval output selction register IVLSEL0'/> </docsection> <field bitoffset='0' name='IVSEL' width='3'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IVLSEL1' offset='0x5c' readfunction='readIVLSEL1' width='8' writefunction='writeIVLSEL1' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Angle interval output selection register IVLSEL1'/> </docsection> <field bitoffset='0' name='IVSEL' width='3'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IVLTRGOC0' offset='0x60' readfunction='readIVLTRGOC0' width='8' writefunction='writeIVLTRGOC0' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Angle interval trigger output control register IVLTRGOC0'/> </docsection> <field bitoffset='0' name='TRGEN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IVLTRGOC1' offset='0x64' readfunction='readIVLTRGOC1' width='8' writefunction='writeIVLTRGOC1' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Angle interval trigger output control register IVLTRGOC1'/> </docsection> <field bitoffset='0' name='TRGEN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IVLADTOC' offset='0x68' readfunction='readIVLADTOC' width='8' writefunction='writeIVLADTOC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Angle interval A/D trigger output control register IVLADTOC'/> </docsection> <field bitoffset='1' name='AD1TEN' width='1'/> <field name='AD0TEN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CRCNT3' offset='0x6c' readfunction='readCRCNT3' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 3 register CRCNT3'/> </docsection> <field bitoffset='0' name='CRCNT3' width='7'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRCNT3C' offset='0x70' readfunction='readCRCNT3C' width='8' writefunction='writeCRCNT3C' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 3 output control register CRCNT3C'/> </docsection> <field bitoffset='7' name='CNT3DIV' width='1'/> <field bitoffset='3' name='OUTD1' width='1'/> <field name='OUTD0' width='3'/> <reset mask='255' name='IRESET'/> <field bitoffset='4' name='__pad4' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGN3OUTPC' offset='0x74' readfunction='readSIGN3OUTPC' width='8' writefunction='writeSIGN3OUTPC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 3 output polarty setting register SIGN3OUTPC'/> </docsection> <field bitoffset='0' name='OUTP' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIG3REF1' offset='0x78' readfunction='readSIG3REF1' width='8' writefunction='writeSIG3REF1' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 3 reference setting register 1 SIG3REF1'/> </docsection> <field bitoffset='0' name='SIG3REF' width='7'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIG3REF2' offset='0x7c' readfunction='readSIG3REF2' width='8' writefunction='writeSIG3REF2' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 3 reference setting register 2 SIG3REF2'/> </docsection> <field bitoffset='0' name='SIG3REF' width='7'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIG4OUTC' offset='0x80' readfunction='readSIG4OUTC' width='8' writefunction='writeSIG4OUTC' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 4 output control register SIG4OUTC'/> </docsection> <field bitoffset='0' name='SIG4OUTC' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIG4REF' offset='0x84' readfunction='readSIG4REF' width='8' writefunction='writeSIG4REF' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Signal 4 reference setting register SIG4REF'/> </docsection> <field bitoffset='0' name='SIG4REF' width='3'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MTPROP1' offset='0x88' readfunction='readMTPROP1' width='8' writefunction='writeMTPROP1' writemask='127'> <docsection name='doc' text='Description'> <doctext name='txt' text='Missing Tooth detection ratio 1 setting register MTPROP1'/> </docsection> <field bitoffset='0' name='PROP' width='7'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='MTDET' offset='0x8c' readfunction='readMTDET' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='Missing Tooth detection flag register MTDET'/> </docsection> <field bitoffset='0' name='MTGEN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MTDETC' offset='0x90' readfunction='readMTDETC' width='8' writefunction='writeMTDETC' writemask='127'> <docsection name='doc' text='Description'> <doctext name='txt' text='Missing Tooth detection flag clear register MTDETC'/> </docsection> <field bitoffset='0' name='MTGENC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MTSCM' offset='0x94' readfunction='readMTSCM' width='8' writefunction='writeMTSCM' writemask='7'> <docsection name='doc' text='Description'> <doctext name='txt' text='Missing Tooth interrupt 2 setting register MTSCM'/> </docsection> <field bitoffset='0' name='MTGENC' width='3'/> <reset mask='255' name='IRESET' value='7'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RENEWEN' offset='0x98' readfunction='readRENEWEN' width='8' writefunction='writeRENEWEN' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Updating Enable register RENEWEN'/> </docsection> <field bitoffset='0' name='RENEW' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg4' offset='0xac' size='0x1c' width='32'> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS0' readfunction='readSIGHIS0' width='32' writefunction='writeSIGHIS0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS0&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS1' offset='0x4' readfunction='readSIGHIS1' width='32' writefunction='writeSIGHIS1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS1&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS2' offset='0x8' readfunction='readSIGHIS2' width='32' writefunction='writeSIGHIS2'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS2&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS3' offset='0xc' readfunction='readSIGHIS3' width='32' writefunction='writeSIGHIS3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS3&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS4' offset='0x10' readfunction='readSIGHIS4' width='32' writefunction='writeSIGHIS4'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS4&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS5' offset='0x14' readfunction='readSIGHIS5' width='32' writefunction='writeSIGHIS5'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS5&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SIGHIS6' offset='0x18' readfunction='readSIGHIS6' width='32' writefunction='writeSIGHIS6'> <docsection name='doc' text='Description'> <doctext name='txt' text='Period history register SIGHIS6&quot;'/> </docsection> <field bitoffset='0' name='SIGHIS' width='24'/> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg5' offset='0xc8' size='0x28' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CAHIS' readfunction='readCAHIS' width='8' writefunction='writeCAHIS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Angle history register CAHIS'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HISCLR' offset='0x4' readfunction='readHISCLR' width='8' writefunction='writeHISCLR' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='History Clear register HISCLR'/> </docsection> <field bitoffset='0' name='HISCLR' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='RENEWSTS' offset='0x8' readfunction='readRENEWSTS' width='8' writefunction='writeRENEWSTS' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Updating Status register RENEWSTS'/> </docsection> <field bitoffset='0' name='RENEWSTS' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRSES2' offset='0xc' readfunction='readCRSES2' width='8' writefunction='writeCRSES2' writemask='15'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer external interrupt mode register CRSES2'/> </docsection> <field bitoffset='2' name='CRES1' width='2'/> <field name='CRES0' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCRCP0' offset='0x10' readfunction='readBCRCP0' width='8' writefunction='writeBCRCP0' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='SIG3 input capture register 0 BCRCP0'/> </docsection> <field bitoffset='0' name='BCRCP' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCRCP1' offset='0x14' readfunction='readBCRCP1' width='8' writefunction='writeBCRCP1'> <docsection name='doc' text='Description'> <doctext name='txt' text='SIG3 input capture register 1 BCRCP1'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='BCRINDET' offset='0x18' readfunction='readBCRINDET' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='SIG3 input detection flag register BCRINDET'/> </docsection> <field bitoffset='0' name='BCRIN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCRINDETC' offset='0x1c' readfunction='readBCRINDETC' width='8' writefunction='writeBCRINDETC' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='SIG3 input detection flag clear register BCRINDETC'/> </docsection> <field bitoffset='0' name='BCRIN' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='BCRINLK' offset='0x20' readfunction='readBCRINLK' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='SIG3 input level register BCRINLK'/> </docsection> <field bitoffset='0' name='BCRINL' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCRINLKC' offset='0x24' readfunction='readBCRINLKC' width='8' writefunction='writeBCRINLKC' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='SIG3 input level clear register BCRINLKC'/> </docsection> <field bitoffset='0' name='BCRINLC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg6' offset='0xf0' size='0x8' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CRCM0' readfunction='readCRCM0' width='16' writefunction='writeCRCM0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare register CRCM0'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRCM1' offset='0x4' readfunction='readCRCM1' width='16' writefunction='writeCRCM1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare register CRCM1'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg7' offset='0xf8' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CRCMIMC' offset='0x0' readfunction='readCRCMIMC' width='8' writefunction='writeCRCMIMC' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare Interrupt Mask Control register CRCMIMC'/> </docsection> <field bitoffset='0' name='CRCMIM' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg8' offset='0xfc' size='0x8' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CRCM2' readfunction='readCRCM2' width='16' writefunction='writeCRCM2'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare register CRCM2'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRCM3' offset='0x4' readfunction='readCRCM3' width='16' writefunction='writeCRCM3'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare register CRCM3'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg9' offset='0x104' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CRADTRGC' offset='0x0' readfunction='readCRADTRGC' width='8' writefunction='writeCRADTRGC' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='AD Timer Trigger Control register CRADTRGC'/> </docsection> <field bitoffset='0' name='CRCMIM' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg10' offset='0x108' size='0x8' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CRCM4' readfunction='readCRCM4' width='16' writefunction='writeCRCM4'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare register CRCM4'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CRCM5' offset='0x4' readfunction='readCRCM5' width='16' writefunction='writeCRCM5'> <docsection name='doc' text='Description'> <doctext name='txt' text='Crank Timer Compare register CRCM5'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg11' offset='0x110' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CRADTRGC' offset='0x0' readfunction='readCRADTRGC' width='8' writefunction='writeCRADTRGC' writemask='63'> <docsection name='doc' text='Description'> <doctext name='txt' text='DFIL Timer Trigger Control register CRADTRGC'/> </docsection> <field bitoffset='0' name='CRCMIM' width='6'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[214] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_flashReg/1.0/pse.igen.xml"
files[214] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_flashReg' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST Flash register'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x2'> <addressblock name='reg' size='0x2' width='16'> <memorymappedregister access='r' isvolatile='T' name='FPRST' offset='0x0' width='16'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flash programming Status Register'/> </docsection> <field bitoffset='9' name='FWEPR' width='1'/> <field bitoffset='0' name='__pad0' width='9'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[215] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_sysCntrl/1.0/pse.igen.xml"
files[215] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_sysCntrl' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST System Control register'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x1'> <addressblock name='reg' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CSCPCMD' offset='0x0' readfunction='readCSCPCMD' width='8' writefunction='writeCSCPCMD'> <docsection name='doc' text='Description'> <doctext name='txt' text='CSC protect command register'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[216] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_adapter/1.0/pse.igen.xml"
files[216] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='vforest_adapter' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas VFOREST Adapter'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <packetnetport maxbytes='128' mustbeconnected='F' name='CAN' updatefunction='canrx' updatefunctionargument='0'/> <netport name='shift' type='output' updatefunctionargument='0'/> <netport name='pedal' type='output' updatefunctionargument='0'/> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[217] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.com/peripheral/vforest_gtm/1.0/pse.igen.xml"
files[217] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='vforest_gtm' releasestatus='0' saveRestore='F' vendor='renesas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas VFOREST General Timer (GTM)'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Programmers View Model Only. Under Development.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST Users Manual: Hardware, Preliminary Rev.2.00 Aug. 2010'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort1' size='0x34c'> <addressblock name='reg1' size='0xc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='GTMC' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='General Timer Control register'/> </docsection> <field name='CLKGTM' width='1'/> <field bitoffset='7' name='CEGTM' width='1'/> <reset mask='255' name='IRESET'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='GTMS' offset='0x4' width='8'> <docsection name='doc' text='Description'> <doctext name='txt' text='General Timer Control register'/> </docsection> <field bitoffset='0' name='OVFGTM' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='GTMSC' offset='0x8' readfunction='readGTMSC' width='8' writefunction='writeGTMSC' writemask='1'> <docsection name='doc' text='Description'> <doctext name='txt' text='General Timer Control register'/> </docsection> <field bitoffset='0' name='OVFGTMC' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0xc' size='0x1c' width='16'> <memorymappedregister access='rw' isvolatile='T' name='TOC0' readfunction='readTOC' userdata='0x0' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC0'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOC1' offset='0x4' readfunction='readTOC' userdata='0x1' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC1'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOC2' offset='0x8' readfunction='readTOC' userdata='0x2' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC2'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOC3' offset='0xc' readfunction='readTOC' userdata='0x3' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC3'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOC4' offset='0x10' readfunction='readTOC' userdata='0x4' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC4'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOC5' offset='0x14' readfunction='readTOC' userdata='0x5' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC5'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TOC6' offset='0x18' readfunction='readTOC' userdata='0x6' width='16' writefunction='writeTOC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TOC6'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg3' offset='0x28' size='0x58' width='8'> <memorymappedregister access='rw' isvolatile='T' name='TMDL0' readfunction='readTMDL' userdata='0x0' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL0'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMDL1' offset='0x4' readfunction='readTMDL' userdata='0x1' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL1'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMDL2' offset='0x8' readfunction='readTMDL' userdata='0x2' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL2'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMDL3' offset='0xc' readfunction='readTMDL' userdata='0x3' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL3'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMDL4' offset='0x10' readfunction='readTMDL' userdata='0x4' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL4'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMDL5' offset='0x14' readfunction='readTMDL' userdata='0x5' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL5'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TMDL6' offset='0x18' readfunction='readTMDL' userdata='0x6' width='8' writefunction='writeTMDL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer Output Control register TMDL6'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI0' offset='0x1c' readfunction='readOSI' userdata='0x0' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI0'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI1' offset='0x20' readfunction='readOSI' userdata='0x1' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI1'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI2' offset='0x24' readfunction='readOSI' userdata='0x2' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI2'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI3' offset='0x28' readfunction='readOSI' userdata='0x3' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI3'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI4' offset='0x2c' readfunction='readOSI' userdata='0x4' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI4'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI5' offset='0x30' readfunction='readOSI' userdata='0x5' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI5'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OSI6' offset='0x34' readfunction='readOSI' userdata='0x6' width='8' writefunction='writeOSI' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register OSI6'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT16' offset='0x38' readfunction='readCPCNT' userdata='0x10' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 16'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT17' offset='0x3c' readfunction='readCPCNT' userdata='0x11' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 17'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT18' offset='0x40' readfunction='readCPCNT' userdata='0x12' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 18'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT19' offset='0x44' readfunction='readCPCNT' userdata='0x13' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 19'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT20' offset='0x48' readfunction='readCPCNT' userdata='0x14' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 20'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT21' offset='0x4c' readfunction='readCPCNT' userdata='0x15' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 21'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT22' offset='0x50' readfunction='readCPCNT' userdata='0x16' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 22'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CPCNT23' offset='0x54' readfunction='readCPCNT' userdata='0x17' width='8' writefunction='writeCPCNT'> <docsection name='doc' text='Description'> <doctext name='txt' text='Capture Count Register 23'/> </docsection> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg4' offset='0x80' size='0x288' width='32'> <memorymappedregister access='rw' isvolatile='T' name='GTM' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='General Timer register'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR00' offset='0x4' readfunction='readCP' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 00'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF00' offset='0x8' readfunction='readCP' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 00'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR01' offset='0xc' readfunction='readCP' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 01'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF01' offset='0x10' readfunction='readCP' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 01'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR02' offset='0x14' readfunction='readCP' userdata='0x2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 02'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF02' offset='0x18' readfunction='readCP' userdata='0x2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 02'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR03' offset='0x1c' readfunction='readCP' userdata='0x3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 03'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF03' offset='0x20' readfunction='readCP' userdata='0x3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 03'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR04' offset='0x24' readfunction='readCP' userdata='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 04'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF04' offset='0x28' readfunction='readCP' userdata='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 04'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR05' offset='0x2c' readfunction='readCP' userdata='0x5' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 05'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF05' offset='0x30' readfunction='readCP' userdata='0x5' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 05'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR06' offset='0x34' readfunction='readCP' userdata='0x6' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 06'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF06' offset='0x38' readfunction='readCP' userdata='0x6' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 06'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR07' offset='0x3c' readfunction='readCP' userdata='0x7' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 07'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF07' offset='0x40' readfunction='readCP' userdata='0x7' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 07'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR08' offset='0x44' readfunction='readCP' userdata='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 08'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF08' offset='0x48' readfunction='readCP' userdata='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 08'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR09' offset='0x4c' readfunction='readCP' userdata='0x9' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 09'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF09' offset='0x50' readfunction='readCP' userdata='0x9' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 09'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR10' offset='0x54' readfunction='readCP' userdata='0xa' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 10'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF10' offset='0x58' readfunction='readCP' userdata='0xa' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 10'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPR11' offset='0x5c' readfunction='readCP' userdata='0xb' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge detection capture register 11'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CPF11' offset='0x60' readfunction='readCP' userdata='0xb' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Falling edge detection capture register 11'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP12' offset='0x64' readfunction='readCP' userdata='0xc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 12'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP13' offset='0x68' readfunction='readCP' userdata='0xd' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 13'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP14' offset='0x6c' readfunction='readCP' userdata='0xe' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 14'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP15' offset='0x70' readfunction='readCP' userdata='0xf' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 15'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP16' offset='0x74' readfunction='readCP' userdata='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 16'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP17' offset='0x78' readfunction='readCP' userdata='0x11' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 17'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP18' offset='0x7c' readfunction='readCP' userdata='0x12' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 18'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP19' offset='0x80' readfunction='readCP' userdata='0x13' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 19'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP20' offset='0x84' readfunction='readCP' userdata='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 20'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP21' offset='0x88' readfunction='readCP' userdata='0x15' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 21'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP22' offset='0x8c' readfunction='readCP' userdata='0x16' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 22'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP23' offset='0x90' readfunction='readCP' userdata='0x17' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 23'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP24' offset='0x94' readfunction='readCP' userdata='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 24'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP25' offset='0x98' readfunction='readCP' userdata='0x19' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 25'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP26' offset='0x9c' readfunction='readCP' userdata='0x1a' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 26'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP27' offset='0xa0' readfunction='readCP' userdata='0x1b' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 27'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP28' offset='0xa4' readfunction='readCP' userdata='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 28'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP29' offset='0xa8' readfunction='readCP' userdata='0x1d' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 29'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CP30' offset='0xac' readfunction='readCP' userdata='0x1e' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Rising edge/falling edge detection capture register 30'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR00' offset='0xb0' readfunction='readCMR' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 00'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR01' offset='0xb4' readfunction='readCMR' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 01'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR02' offset='0xb8' readfunction='readCMR' userdata='0x2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 02'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR03' offset='0xbc' readfunction='readCMR' userdata='0x3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 03'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR04' offset='0xc0' readfunction='readCMR' userdata='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 04'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR05' offset='0xc4' readfunction='readCMR' userdata='0x5' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 05'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR06' offset='0xc8' readfunction='readCMR' userdata='0x6' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 06'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR07' offset='0xcc' readfunction='readCMR' userdata='0x7' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 07'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR08' offset='0xd0' readfunction='readCMR' userdata='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 08'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR09' offset='0xd4' readfunction='readCMR' userdata='0x9' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 09'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR10' offset='0xd8' readfunction='readCMR' userdata='0xa' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 10'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR11' offset='0xdc' readfunction='readCMR' userdata='0xb' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 11'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR12' offset='0xe0' readfunction='readCMR' userdata='0xc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 12'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR13' offset='0xe4' readfunction='readCMR' userdata='0xd' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 13'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR14' offset='0xe8' readfunction='readCMR' userdata='0xe' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 14'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR15' offset='0xec' readfunction='readCMR' userdata='0xf' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 15'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR16' offset='0xf0' readfunction='readCMR' userdata='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 16'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR17' offset='0xf4' readfunction='readCMR' userdata='0x11' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 17'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR18' offset='0xf8' readfunction='readCMR' userdata='0x12' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 18'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR19' offset='0xfc' readfunction='readCMR' userdata='0x13' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 19'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR20' offset='0x100' readfunction='readCMR' userdata='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 20'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR21' offset='0x104' readfunction='readCMR' userdata='0x15' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 21'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR22' offset='0x108' readfunction='readCMR' userdata='0x16' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 22'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR23' offset='0x10c' readfunction='readCMR' userdata='0x17' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 23'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR24' offset='0x110' readfunction='readCMR' userdata='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 24'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR25' offset='0x114' readfunction='readCMR' userdata='0x19' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 25'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR26' offset='0x118' readfunction='readCMR' userdata='0x1a' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 26'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR27' offset='0x11c' readfunction='readCMR' userdata='0x1b' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 27'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR28' offset='0x120' readfunction='readCMR' userdata='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 28'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR29' offset='0x124' readfunction='readCMR' userdata='0x1d' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 29'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR30' offset='0x128' readfunction='readCMR' userdata='0x1e' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 30'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR31' offset='0x12c' readfunction='readCMR' userdata='0x1f' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 31'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR32' offset='0x130' readfunction='readCMR' userdata='0x20' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 32'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR33' offset='0x134' readfunction='readCMR' userdata='0x21' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 33'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR34' offset='0x138' readfunction='readCMR' userdata='0x22' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 34'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR35' offset='0x13c' readfunction='readCMR' userdata='0x23' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 35'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR36' offset='0x140' readfunction='readCMR' userdata='0x24' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 36'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR37' offset='0x144' readfunction='readCMR' userdata='0x25' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 37'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR38' offset='0x148' readfunction='readCMR' userdata='0x26' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 38'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR39' offset='0x14c' readfunction='readCMR' userdata='0x27' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 39'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR40' offset='0x150' readfunction='readCMR' userdata='0x28' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 40'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR41' offset='0x154' readfunction='readCMR' userdata='0x29' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 41'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR42' offset='0x158' readfunction='readCMR' userdata='0x2a' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 42'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR43' offset='0x15c' readfunction='readCMR' userdata='0x2b' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 43'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR44' offset='0x160' readfunction='readCMR' userdata='0x2c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 44'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR45' offset='0x164' readfunction='readCMR' userdata='0x2d' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 45'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR46' offset='0x168' readfunction='readCMR' userdata='0x2e' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 46'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR47' offset='0x16c' readfunction='readCMR' userdata='0x2f' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 47'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR48' offset='0x170' readfunction='readCMR' userdata='0x30' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 48'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR49' offset='0x174' readfunction='readCMR' userdata='0x31' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 49'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR50' offset='0x178' readfunction='readCMR' userdata='0x32' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 50'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR51' offset='0x17c' readfunction='readCMR' userdata='0x33' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 51'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR52' offset='0x180' readfunction='readCMR' userdata='0x34' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 52'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR53' offset='0x184' readfunction='readCMR' userdata='0x35' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 53'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR54' offset='0x188' readfunction='readCMR' userdata='0x36' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 54'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMR55' offset='0x18c' readfunction='readCMR' userdata='0x37' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare rise register 55'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF00' offset='0x190' readfunction='readCMF' userdata='0x0' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 00'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF01' offset='0x194' readfunction='readCMF' userdata='0x1' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 01'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF02' offset='0x198' readfunction='readCMF' userdata='0x2' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 02'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF03' offset='0x19c' readfunction='readCMF' userdata='0x3' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 03'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF04' offset='0x1a0' readfunction='readCMF' userdata='0x4' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 04'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF05' offset='0x1a4' readfunction='readCMF' userdata='0x5' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 05'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF06' offset='0x1a8' readfunction='readCMF' userdata='0x6' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 06'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF07' offset='0x1ac' readfunction='readCMF' userdata='0x7' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 07'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF08' offset='0x1b0' readfunction='readCMF' userdata='0x8' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 08'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF09' offset='0x1b4' readfunction='readCMF' userdata='0x9' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 09'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF10' offset='0x1b8' readfunction='readCMF' userdata='0xa' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 10'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF11' offset='0x1bc' readfunction='readCMF' userdata='0xb' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 11'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF12' offset='0x1c0' readfunction='readCMF' userdata='0xc' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 12'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF13' offset='0x1c4' readfunction='readCMF' userdata='0xd' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 13'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF14' offset='0x1c8' readfunction='readCMF' userdata='0xe' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 14'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF15' offset='0x1cc' readfunction='readCMF' userdata='0xf' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 15'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF16' offset='0x1d0' readfunction='readCMF' userdata='0x10' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 16'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF17' offset='0x1d4' readfunction='readCMF' userdata='0x11' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 17'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF18' offset='0x1d8' readfunction='readCMF' userdata='0x12' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 18'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF19' offset='0x1dc' readfunction='readCMF' userdata='0x13' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 19'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF20' offset='0x1e0' readfunction='readCMF' userdata='0x14' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 20'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF21' offset='0x1e4' readfunction='readCMF' userdata='0x15' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 21'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF22' offset='0x1e8' readfunction='readCMF' userdata='0x16' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 22'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF23' offset='0x1ec' readfunction='readCMF' userdata='0x17' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 23'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF24' offset='0x1f0' readfunction='readCMF' userdata='0x18' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 24'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF25' offset='0x1f4' readfunction='readCMF' userdata='0x19' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 25'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF26' offset='0x1f8' readfunction='readCMF' userdata='0x1a' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 26'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF27' offset='0x1fc' readfunction='readCMF' userdata='0x1b' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 27'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF28' offset='0x200' readfunction='readCMF' userdata='0x1c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 28'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF29' offset='0x204' readfunction='readCMF' userdata='0x1d' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 29'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF30' offset='0x208' readfunction='readCMF' userdata='0x1e' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 30'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF31' offset='0x20c' readfunction='readCMF' userdata='0x1f' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 31'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF32' offset='0x210' readfunction='readCMF' userdata='0x20' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 32'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF33' offset='0x214' readfunction='readCMF' userdata='0x21' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 33'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF34' offset='0x218' readfunction='readCMF' userdata='0x22' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 34'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF35' offset='0x21c' readfunction='readCMF' userdata='0x23' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 35'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF36' offset='0x220' readfunction='readCMF' userdata='0x24' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 36'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF37' offset='0x224' readfunction='readCMF' userdata='0x25' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 37'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF38' offset='0x228' readfunction='readCMF' userdata='0x26' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 38'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF39' offset='0x22c' readfunction='readCMF' userdata='0x27' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 39'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF40' offset='0x230' readfunction='readCMF' userdata='0x28' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 40'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF41' offset='0x234' readfunction='readCMF' userdata='0x29' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 41'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF42' offset='0x238' readfunction='readCMF' userdata='0x2a' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 42'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF43' offset='0x23c' readfunction='readCMF' userdata='0x2b' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 43'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF44' offset='0x240' readfunction='readCMF' userdata='0x2c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 44'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF45' offset='0x244' readfunction='readCMF' userdata='0x2d' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 45'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF46' offset='0x248' readfunction='readCMF' userdata='0x2e' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 46'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF47' offset='0x24c' readfunction='readCMF' userdata='0x2f' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 47'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF48' offset='0x250' readfunction='readCMF' userdata='0x30' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 48'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF49' offset='0x254' readfunction='readCMF' userdata='0x31' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 49'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF50' offset='0x258' readfunction='readCMF' userdata='0x32' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 50'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF51' offset='0x25c' readfunction='readCMF' userdata='0x33' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 51'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF52' offset='0x260' readfunction='readCMF' userdata='0x34' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 52'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF53' offset='0x264' readfunction='readCMF' userdata='0x35' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 53'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF54' offset='0x268' readfunction='readCMF' userdata='0x36' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 54'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CMF55' offset='0x26c' readfunction='readCMF' userdata='0x37' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare Fall register 55'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CM56' offset='0x270' readfunction='readCM' userdata='0x38' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare register 56'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CM57' offset='0x274' readfunction='readCM' userdata='0x39' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare register 57'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CM58' offset='0x278' readfunction='readCM' userdata='0x3a' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare register 58'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CM59' offset='0x27c' readfunction='readCM' userdata='0x3b' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare register 59'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CM60' offset='0x280' readfunction='readCM' userdata='0x3c' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare register 60'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CM61' offset='0x284' readfunction='readCM' userdata='0x3d' width='32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Compare register 61'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg5' offset='0x308' size='0x18' width='8'> <memorymappedregister access='rw' isvolatile='T' name='SES0' readfunction='readSES' userdata='0x0' width='8' writefunction='writeSES' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU external interrupt mode register SES0'/> </docsection> <field name='ES0' width='2'/> <field bitoffset='2' name='ES1' width='2'/> <field bitoffset='4' name='ES2' width='2'/> <field bitoffset='6' name='ES3' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES1' offset='0x1' readfunction='readSES' userdata='0x1' width='8' writefunction='writeSES' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU external interrupt mode register SES1'/> </docsection> <field name='ES0' width='2'/> <field bitoffset='2' name='ES1' width='2'/> <field bitoffset='4' name='ES2' width='2'/> <field bitoffset='6' name='ES3' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES2' offset='0x2' readfunction='readSES' userdata='0x2' width='8' writefunction='writeSES' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU external interrupt mode register SES2'/> </docsection> <field name='ES0' width='2'/> <field bitoffset='2' name='ES1' width='2'/> <field bitoffset='4' name='ES2' width='2'/> <field bitoffset='6' name='ES3' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES3' offset='0x3' readfunction='readSES' userdata='0x3' width='8' writefunction='writeSES' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU external interrupt mode register SES3'/> </docsection> <field name='ES0' width='2'/> <field bitoffset='2' name='ES1' width='2'/> <field bitoffset='4' name='ES2' width='2'/> <field bitoffset='6' name='ES3' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SES4' offset='0x4' readfunction='readSES' userdata='0x4' width='8' writefunction='writeSES' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU external interrupt mode register SES4'/> </docsection> <field name='ES0' width='2'/> <field bitoffset='2' name='ES1' width='2'/> <field bitoffset='4' name='ES2' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INTS' offset='0x5' readfunction='readINTS' width='8' writefunction='writeINTS' writemask='15'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU interval time select register'/> </docsection> <field name='INTS512' width='2'/> <field bitoffset='2' name='INTS2M' width='2'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg6' offset='0x320' size='0x1c' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CMIMC0' readfunction='readCMIMC' userdata='0x0' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC0'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMIMC1' offset='0x4' readfunction='readCMIMC' userdata='0x1' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC1'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMIMC2' offset='0x8' readfunction='readCMIMC' userdata='0x2' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC2'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMIMC3' offset='0xc' readfunction='readCMIMC' userdata='0x3' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC3'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMIMC4' offset='0x10' readfunction='readCMIMC' userdata='0x4' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC4'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMIMC5' offset='0x14' readfunction='readCMIMC' userdata='0x5' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC5'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CMIMC6' offset='0x18' readfunction='readCMIMC' userdata='0x6' width='16' writefunction='writeCMIMC' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='One Shot pulse polarity control register CMIMC6'/> </docsection> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg7' offset='0x33c' size='0xc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='ADTRGC0' readfunction='readADTRGC' userdata='0x0' width='8' writefunction='writeADTRGC' writemask='15'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU A/D timer trigger control register 0'/> </docsection> <field bitoffset='3' name='ADTE03' width='1'/> <field bitoffset='2' name='ADTE02' width='1'/> <field bitoffset='1' name='ADTE01' width='1'/> <field name='ADTE00' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADTRGC1' offset='0x4' readfunction='readADTRGC' userdata='0x1' width='8' writefunction='writeADTRGC' writemask='15'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU A/D timer trigger control register 1'/> </docsection> <field bitoffset='3' name='ADTE03' width='1'/> <field bitoffset='2' name='ADTE02' width='1'/> <field bitoffset='1' name='ADTE01' width='1'/> <field name='ADTE00' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DFTRGC0' offset='0x8' readfunction='readDFTRGC' userdata='0x0' width='8' writefunction='writeDFTRGC' writemask='3'> <docsection name='doc' text='Description'> <doctext name='txt' text='RPU digital filter trigger control register 0'/> </docsection> <field bitoffset='1' name='DFTE1' width='1'/> <field name='DFTE0' width='1'/> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg8' offset='0x348' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='IMMTHLVL7' offset='0x0' readfunction='readIMMTHLVL' userdata='0x7' width='32' writefunction='writeIMMTHLVL' writemask='255'> <docsection name='doc' text='Description'> <doctext name='txt' text='Immediate Function Value Setting Register IMMTHLVL7'/> </docsection> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[218] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/philips.ovpworld.org/peripheral/ISP1761/1.0/pse.igen.xml"
files[218] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' extensionfile='model' imagefile='pse.pse' library='peripheral' name='ISP1761' releasestatus='0' saveRestore='F' vendor='philips.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Functional Model of USB Phillips ISP1761 for Arm Versatile Explress platforms. For full details please consult README-OTG.txt'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text=' - Only host mode is supported. - DMA modes are not supported for the moment, only the mandatory slave mode is implemented. - Control and bulk transfer types are currently implemented. No interrupt and isochronous transfers yet. - Tested only the attachment of a single host device. The HSOTG controller&apos;s root hub has a single port, so only one device can be attached to it. This device could be a hub, though. Currently we support only one non-hub device. - Hot plug events are currently unsupported. '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='Philips/NXP'/> </docsection> <netport name='hc_irq' type='output' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='bport1' size='0x10000'> <addressblock name='ab' size='0x10000' width='32'> <localmemory name='shmem' offset='0x400' readfunction='shmemRdCB' size='0xfc00' writefunction='shmemWrCB'/> <memorymappedregister access='r' isvolatile='T' name='CAPLENGTH' readfunction='defaultRegRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='16' name='HCIVERSION' width='16'/> <field access='r' name='CAPLENGTH' width='8'/> <field bitoffset='8' name='__pad8' width='8'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCSPARAMS' offset='0x4' readfunction='defaultRegRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='28' name='DPN' width='4'/> <field access='r' bitoffset='16' name='P_INDICATOR' width='1'/> <field access='r' bitoffset='12' name='N_CC' width='4'/> <field access='r' bitoffset='8' name='N_PCC' width='4'/> <field access='r' bitoffset='7' name='PRR' width='1'/> <field access='r' bitoffset='4' name='PPC' width='1'/> <field access='r' name='N_PORTS' width='4'/> <field bitoffset='5' name='__pad5' width='2'/> <field bitoffset='17' name='__pad17' width='11'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCCPARAMS' offset='0x8' readfunction='defaultRegRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='8' name='EECP' width='8'/> <field access='r' bitoffset='4' name='IST' width='4'/> <field access='r' bitoffset='2' name='ASPC' width='1'/> <field access='r' bitoffset='1' name='PFLF' width='1'/> <field access='r' name='AC64' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBCMD' offset='0x20' readfunction='defaultRegRdCB' width='32' writefunction='usbCmdWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='7' name='LHCR' width='1'/> <field access='rw' bitoffset='1' name='HCRESET' width='1'/> <field access='rw' name='RS' width='1'/> <field bitoffset='2' name='__pad2' width='5'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBSTS' offset='0x24' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='3' name='FLR' width='1'/> <field access='rw' bitoffset='2' name='PCD' width='1'/> <field bitoffset='0' name='__pad0' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='USBINTR' offset='0x28' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='FRINDEX' offset='0x2c' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='FRINDEX' width='14'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTRLDSSEGMENT' offset='0x30' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CONFIGFLAG' offset='0x60' readfunction='defaultRegRdCB' width='32' writefunction='confFlagWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='CF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PORTSC1' offset='0x64' readfunction='defaultRegRdCB' width='32' writefunction='portscWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='16' name='PTC' width='4'/> <field access='r' bitoffset='14' name='PIC' width='2'/> <field access='rw' bitoffset='13' name='PO' width='1'/> <field access='rw' bitoffset='12' name='PP' width='1'/> <field access='rw' bitoffset='10' name='LS' width='2'/> <field access='r' bitoffset='8' name='PR' width='1'/> <field access='rw' bitoffset='7' name='SUSP' width='1'/> <field access='rw' bitoffset='6' name='FPR' width='1'/> <field access='rw' bitoffset='2' name='PED' width='1'/> <field access='rw' bitoffset='1' name='ECSC' width='1'/> <field access='r' name='ECCS' width='1'/> <field bitoffset='3' name='__pad3' width='3'/> <field bitoffset='9' name='__pad9' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ISO_PTD_DONE' offset='0x130' readfunction='ptdDoneRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='0' name='ISO_PTD_DONE_MAP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISO_PTD_SKIP' offset='0x134' readfunction='defaultRegRdCB' width='32' writefunction='ptdSkipWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ISO_PTD_SKIP_MAP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISO_PTD_LAST' offset='0x138' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ISO_PTD_LAST_PTD' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='INT_PTD_DONE' offset='0x140' readfunction='ptdDoneRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='0' name='INT_PTD_DONE_MAP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INT_PTD_SKIP' offset='0x144' readfunction='defaultRegRdCB' width='32' writefunction='ptdSkipWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='INT_PTD_SKIP_MAP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INT_PTD_LAST' offset='0x148' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='INT_PTD_LAST_PTD' width='32'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ATL_PTD_DONE' offset='0x150' readfunction='ptdDoneRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='0' name='ATL_PTD_DONE_MAP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATL_PTD_SKIP' offset='0x154' readfunction='defaultRegRdCB' width='32' writefunction='ptdSkipWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ATL_PTD_SKIP_MAP' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATL_PTD_LAST' offset='0x158' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ATL_PTD_LAST_PTD' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HW_MODE_CTRL' offset='0x300' readfunction='defaultRegRdCB' width='32' writefunction='hwModeWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='31' name='ALL_ATX_RESET' width='1'/> <field access='rw' bitoffset='15' name='ANA_DIGI_OC' width='1'/> <field access='rw' bitoffset='11' name='DEV_DMA' width='1'/> <field access='rw' bitoffset='10' name='COMN_IRQ' width='1'/> <field access='rw' bitoffset='9' name='COMN_DMA' width='1'/> <field access='rw' bitoffset='8' name='DATA_BUS_WIDTH' width='1'/> <field access='rw' bitoffset='6' name='DACK_POL' width='1'/> <field access='rw' bitoffset='5' name='DREQ_POL' width='1'/> <field access='rw' bitoffset='2' name='INTR_POL' width='1'/> <field access='rw' bitoffset='1' name='INTR_LEVEL' width='1'/> <field access='rw' name='GLOBAL_INTR_EN' width='1'/> <field bitoffset='3' name='__pad3' width='2'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='12' name='__pad12' width='3'/> <field bitoffset='16' name='__pad16' width='15'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HCCHIPID' offset='0x304' readfunction='defaultRegRdCB' width='32'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='r' bitoffset='0' name='CHIPID' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HCSCRATCH' offset='0x308' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='SCRATCH' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SW_RESET' offset='0x30c' readfunction='defaultRegRdCB' width='32' writefunction='swResetWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='1' name='RESET_HC' width='1'/> <field access='rw' name='RESET_ALL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HCDMACONFIG' offset='0x330' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='8' name='DMA_COUNTER' width='24'/> <field access='rw' bitoffset='2' name='BURST_LEN' width='2'/> <field access='rw' bitoffset='1' name='ENABLE_DMA' width='1'/> <field access='rw' name='DMA_RW_SEL' width='1'/> <field bitoffset='4' name='__pad4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HCBUFFSTATUS' offset='0x334' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='2' name='ISO_BUF_FILL' width='1'/> <field access='rw' bitoffset='1' name='INT_BUF_FILL' width='1'/> <field access='rw' name='ATL_BUF_FILL' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATL_DONE_TO' offset='0x338' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ATL_DONE_TO' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MEMORY' offset='0x33c' readfunction='defaultRegRdCB' width='32' writefunction='memoryWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='16' name='MEM_BANK_SEL' width='2'/> <field access='rw' name='START_ADDR_MEM_RD' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='EDGE_INT_CNT' offset='0x340' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='24' name='MIN_WIDTH' width='8'/> <field access='rw' name='NO_OF_CLK' width='16'/> <field bitoffset='16' name='__pad16' width='8'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='DMA_START' offset='0x344' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='w' bitoffset='0' name='START_ADDR_DMA' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PWDN_CTRL' offset='0x354' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='16' name='CLK_OFF_COUNTER' width='16'/> <field access='rw' bitoffset='12' name='PORT3_PD' width='1'/> <field access='rw' bitoffset='11' name='PORT2_PD' width='1'/> <field access='rw' bitoffset='10' name='VBATDETPWR' width='1'/> <field access='rw' bitoffset='5' name='BIASEN' width='1'/> <field access='rw' bitoffset='4' name='VREG_ON' width='1'/> <field access='rw' bitoffset='3' name='OC3_PWR' width='1'/> <field access='rw' bitoffset='2' name='OC2_PWR' width='1'/> <field access='rw' bitoffset='1' name='OC1_PWR' width='1'/> <field access='rw' name='HC_CLK_EN' width='1'/> <field bitoffset='6' name='__pad6' width='4'/> <field bitoffset='13' name='__pad13' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HC_INT' offset='0x310' readfunction='defaultRegRdCB' width='32' writefunction='hcIntWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='10' name='OTG_IRQ' width='1'/> <field access='rw' bitoffset='9' name='ISO_IRQ' width='1'/> <field access='rw' bitoffset='8' name='ATL_IRQ' width='1'/> <field access='rw' bitoffset='7' name='INT_IRQ' width='1'/> <field access='rw' bitoffset='6' name='CLKREADY' width='1'/> <field access='rw' bitoffset='5' name='HCSUSP' width='1'/> <field access='rw' bitoffset='3' name='DMAEOTINT' width='1'/> <field access='rw' name='SOFITLINT' width='1'/> <field bitoffset='1' name='__pad1' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='HC_INT_EN' offset='0x314' readfunction='defaultRegRdCB' width='32' writefunction='hcIntEnWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='10' name='OTG_IRQ_E' width='1'/> <field access='rw' bitoffset='9' name='ISO_IRQ_E' width='1'/> <field access='rw' bitoffset='8' name='ATL_IRQ_E' width='1'/> <field access='rw' bitoffset='7' name='INT_IRQ_E' width='1'/> <field access='rw' bitoffset='6' name='CLKREADY_E' width='1'/> <field access='rw' bitoffset='5' name='HCSUSP_E' width='1'/> <field access='rw' bitoffset='3' name='DMAEOTINT_E' width='1'/> <field access='rw' name='SOFITLINT_E' width='1'/> <field bitoffset='1' name='__pad1' width='2'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISOMASKOR' offset='0x318' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ISO_IRQ_MASK_OR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INTMASKOR' offset='0x31c' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='INT_IRQ_MASK_OR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATLMASKOR' offset='0x320' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ATL_IRQ_MASK_OR' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ISOMASKAND' offset='0x324' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ISO_IRQ_MASK_AND' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INTMASKAND' offset='0x328' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='INT_IRQ_MASK_AND' width='32'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ATLMASKAND' offset='0x32c' readfunction='defaultRegRdCB' width='32' writefunction='defaultRegWrCB'> <docsection name='doc' text='Description'> <doctext name='txt'/> </docsection> <field access='rw' bitoffset='0' name='ATL_IRQ_MASK_AND' width='32'/> </memorymappedregister> </addressblock> </busslaveport> <formalattribute name='usbDevice' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Device to connect to in host mode. Currently supports &apos;host:VID:PID&apos; or &apos;host:BUS-PORT&apos;'/> </docsection> </formalattribute> <formalattribute name='usbHost' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='USB Host to connect to in device mode. Currently supports &apos;usbip:PORT&apos;'/> </docsection> </formalattribute> <formalattribute name='logfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='If set, output packets to logfile in libpcap format.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[219] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/amd.ovpworld.org/peripheral/79C970/1.0/pse.igen.xml"
files[219] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral extensionfile='model' imagefile='pse.pse' library='peripheral' name='79C970' releasestatus='0' saveRestore='F' vendor='amd.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text=' PCI:Ethernet interface. Implements part of the AMD AM79C97xx series devices. diagnosticlevel: bits 0:1 give levels 0:3 for the network hardware. bits 2:3 give levels 0:3 for the user:mode SLIRP interface.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Sufficient to Boot MIPS Linux.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='AMD Am79C973/Am79C975 PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY Datasheet'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort' remappable='T' size='0x8'> <docsection name='doc' text='Description'> <doctext name='txt' text='PCI main bus connection for register access.'/> </docsection> </busslaveport> <busslaveport addresswidth='32' name='PCIconfig' remappable='T' size='0x800'> <docsection name='doc' text='Description'> <doctext name='txt' text='PCI configuration bus connection.'/> </docsection> </busslaveport> <busmasterport addresswidth='32' name='dmaPort'> <docsection name='doc' text='Description'> <doctext name='txt' text='PCI DMA bus connection.'/> </docsection> </busmasterport> <netport name='intOut0' type='output' updatefunctionargument='0'/> <formalattribute name='PCIslot' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the PCI slot at which the Ethernet card is installed'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the PCI function of the device. The default of 0 is correct for this device.'/> </docsection> </formalattribute> <formalattribute name='ethereal' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set a log file name and turn on packet logging using ethereal format. Every packet passing trough the device will be added to the file. Use the freely available &apos;ethereal&apos; program to analyze the output. Example: /home/my_user/my_ethereal_log_file.txt'/> </docsection> </formalattribute> <formalattribute name='maxEtherLength' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Only used when ethereal attribute set. Specify the max length for each packet logged.'/> </docsection> </formalattribute> <formalattribute name='pollDelay' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Allows the rate the network is checked for packets to transfer to be altered .'/> </docsection> </formalattribute> <formalattribute name='MAC' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the MAC address of the NIC, as read from the PCI bus. Note that the interface to the host&apos;s network is at the TCP/UPD level so it is not possible to affect the actual MAC address. Example: ab:cd:ef:01:23:45'/> </docsection> </formalattribute> <formalattribute name='redir' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify a list of ports to open on the host and redirect to the guest. Format: redirect{,redirect} redirect := protocol:host_port:guest_ip:guest_port protocol := udp|tcp host_port := integer guest_ip := integer.integer.integer.integer guest_port := integer Example: tcp:10080:10.0.2.15:80,tcp:10021:10.0.2.15:21 This opens ports 10080 and 10021 on the host and redirects them to the guest&apos;s http and ftp ports. This could be used if http and ftp servers are running on the guest. The default sub-net of the network interface is 10.0.2.0; This can be changed (see below), but there is rarely any need; each network card is on a private network invisible to all other devices (even another network card in the same platform). TCP and UDP packets are routed to the real network using N.A.T. (like in a SOHO router). In this example, the guest Linux configures the network IP as 10.0.2.15, which is correct for the 10.0.2.0 virtual subnet it is connected to.'/> </docsection> </formalattribute> <formalattribute name='tftpPrefix' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the TFTP server emulation and set the tftp root directory. tftp is a trivial FTP protocol (port 69) used usually to boot diskless computers on a LAN. When this feature is enabled, the network card intercepts all TFTP &apos;get&apos; requests, regardless of their destination, and searches the supplied directory for the requested file. Thus, a TFTP client running on the guest platform can fetch files without a server on the host. Note that there is no &apos;put&apos; feature. Example: /home/my_user/my_tftp_directory'/> </docsection> </formalattribute> <formalattribute name='localNet' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Change the local network address from its default of 10.0.2.0 (rarely required, see above). Example: 192.168.0.0'/> </docsection> </formalattribute> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[220] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/semihosting/or1kNewlib/1.0/semihosting.igen.xml"
files[220] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='or1kNewlib' releasestatus='4' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting libc newlib.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='OR1K'> <vlnvreference library='processor' name='or1k' vendor='ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[221] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/memory/ram/1.0/memory.igen.xml"
files[221] = "<?xml version='1.0' encoding='UTF-8'?> <memory library='memory' name='ram' type='RAM' vendor='ovpworld.org' version='1.0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generic read-write memory.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='sp1'/> <fileversion major='1' minor='0' name='_version_0'/> </memory> ";
fileNames[222] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/memory/trap/1.0/memory.igen.xml"
files[222] = "<?xml version='1.0' encoding='UTF-8'?> <memory library='memory' name='trap' type='TRAP' vendor='ovpworld.org' version='1.0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generic neither read or write memory. Used internally.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='sp1'/> <fileversion major='1' minor='0' name='_version_0'/> </memory> ";
fileNames[223] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/memory/rom/1.0/memory.igen.xml"
files[223] = "<?xml version='1.0' encoding='UTF-8'?> <memory library='memory' name='rom' type='ROM' vendor='ovpworld.org' version='1.0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Generic read-only memory.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='sp1'/> <fileversion major='1' minor='0' name='_version_0'/> </memory> ";
fileNames[224] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/platform/BareMetalOr1kSingle_TLM2.0/1.0/platform.igen.xml"
files[224] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalOr1kSingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an Or1k Processor using SystemC TLM2.0 as infrastructure. The bare metal platform instantiates a single Or1k processor instance. It creates two memories; program memory from 0x00000000 to 0x000FFFFF. stack memory from 0xFFFF0000 to 0xFFFFFFFF. The TLM2.0 platform can be passed any application compiled to an Or1k elf format as the argument platform.OS.exe application.CROSS.elf Where OS is Linux or Windows'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of OR1K binary files compiled with OR1K CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='or1k' vendor='ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xfffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='stack'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0xffff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[225] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/platform/BareMetalOr1kSingle/1.0/platform.igen.xml"
files[225] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalOr1kSingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an OR1K Processor. The bare metal platform instantiates a single OR1K processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an OR1K elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of OR1K binary files compiled with OR1K CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='or1k' vendor='ovpworld.org'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[226] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/modelSupport/imperasExit/1.0/intercept.igen.xml"
files[226] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='modelSupport' name='imperasExit' releasestatus='4' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Finish the simulation when symbol &apos;exit&apos; is executed.'/> </docsection> <supportedprocessor name='any'/> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[227] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/processor/or1k/1.0/or1k.igen.xml"
files[227] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='or1kNewlib' defaultsemihostvendor='ovpworld.org' defaultsemihostversion='1.0' elfcode='33906' endian='big' family='openCores' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/CrossCompiler/or32-elf/bin/or32-elf-gdb' groupH='or1k' imagefile='model' library='processor' name='or1k' procdoc='$IMPERAS_HOME/ImperasLib/source/ovpworld.org/processor/or1k/1.0/doc/OVP_Model_Specific_Information_or1k_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='OR1K 32Bit processor model.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Core instruction set only. Does not support MMU &amp; TLB.'/> </docsection> <formalattribute name='fifos' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on FIFO feature'/> </docsection> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on model messages'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'> <docsection name='doc' text='Description'> <doctext name='txt' text='Used to fetch code for execution'/> </docsection> </busmasterport> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'> <docsection name='doc' text='Description'> <doctext name='txt' text='Used to read &amp; write data'/> </docsection> </busmasterport> <netport mustbeconnected='F' name='intr0' type='input'/> <netport mustbeconnected='F' name='intr1' type='input'/> <netport mustbeconnected='F' name='intr2' type='input'/> <netport mustbeconnected='F' name='intr3' type='input'/> <netport mustbeconnected='F' name='reset' type='input'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='256' name='RST'> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset'/> </docsection> </exception> <exception code='512' name='BUS'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bus error'/> </docsection> </exception> <exception code='768' name='DPF'> <docsection name='doc' text='Description'> <doctext name='txt' text='Data privilege'/> </docsection> </exception> <exception code='1024' name='IPF'> <docsection name='doc' text='Description'> <doctext name='txt' text='Instruction privilege'/> </docsection> </exception> <exception code='1280' name='TTI'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tick timer'/> </docsection> </exception> <exception code='1792' name='ILL'> <docsection name='doc' text='Description'> <doctext name='txt' text='Illegal instruction'/> </docsection> </exception> <exception code='2048' name='EXI'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </exception> <exception code='3072' name='SYS'> <docsection name='doc' text='Description'> <doctext name='txt' text='System call'/> </docsection> </exception> </exceptions> <modes name='Modes'> <mode code='0' name='SUPERVISOR'/> <mode code='1' name='USER'/> </modes> <registers name='GPR'> <register name='R0' readonly='T' type='0' width='32'/> <register name='R1' readonly='F' type='2' width='32'/> <register name='R2' readonly='F' type='3' width='32'/> <register name='R3' readonly='F' type='0' width='32'/> <register name='R4' readonly='F' type='0' width='32'/> <register name='R5' readonly='F' type='0' width='32'/> <register name='R6' readonly='F' type='0' width='32'/> <register name='R7' readonly='F' type='0' width='32'/> <register name='R8' readonly='F' type='0' width='32'/> <register name='R9' readonly='F' type='0' width='32'/> <register name='R10' readonly='F' type='0' width='32'/> <register name='R11' readonly='F' type='0' width='32'/> <register name='R12' readonly='F' type='0' width='32'/> <register name='R13' readonly='F' type='0' width='32'/> <register name='R14' readonly='F' type='0' width='32'/> <register name='R15' readonly='F' type='0' width='32'/> <register name='R16' readonly='F' type='0' width='32'/> <register name='R17' readonly='F' type='0' width='32'/> <register name='R18' readonly='F' type='0' width='32'/> <register name='R19' readonly='F' type='0' width='32'/> <register name='R20' readonly='F' type='0' width='32'/> <register name='R21' readonly='F' type='0' width='32'/> <register name='R22' readonly='F' type='0' width='32'/> <register name='R23' readonly='F' type='0' width='32'/> <register name='R24' readonly='F' type='0' width='32'/> <register name='R25' readonly='F' type='0' width='32'/> <register name='R26' readonly='F' type='0' width='32'/> <register name='R27' readonly='F' type='0' width='32'/> <register name='R28' readonly='F' type='0' width='32'/> <register name='R29' readonly='F' type='0' width='32'/> <register name='R30' readonly='F' type='0' width='32'/> <register name='R31' readonly='F' type='0' width='32'/> </registers> <registers name='System'> <register name='PC' readonly='F' type='1' width='32'/> <register name='SR' readonly='F' type='0' width='32'/> <register name='EPCR' readonly='F' type='0' width='32'/> <register name='EEAR' readonly='F' type='0' width='32'/> <register name='ESR' readonly='F' type='0' width='32'/> <register name='PICMR' readonly='F' type='0' width='32'/> <register name='PICSR' readonly='F' type='0' width='32'/> <register name='TTCR' readonly='F' type='0' width='32'/> <register name='TTMR' readonly='F' type='0' width='32'/> </registers> <registers name='Integration_Support'> <register name='EXCPT' readonly='F' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[228] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/mmc/wb_1way_32byteline_2048tags/1.0/mmc.igen.xml"
files[228] = "<?xml version='1.0' encoding='UTF-8'?> <mmc imagefile='model' library='mmc' name='wb_1way_32byteline_2048tags' releasestatus='4' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='This is an MMC cache model. 	It is configured as write back, 1 way, 32 byte line length with 2048 tags.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='sp1' size='0x0'/> <busmasterport addresswidth='32' mustbeconnected='T' name='mp1'/> <fileversion major='1' minor='0' name='_version_0'/> </mmc> ";
fileNames[229] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/mmc/endianSwap/1.0/mmc.igen.xml"
files[229] = "<?xml version='1.0' encoding='UTF-8'?> <mmc imagefile='model' library='mmc' name='endianSwap' releasestatus='4' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='MMC endian swapper model. Swaps a 4 byte access from aabbccdd to ddccbbaa.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No other access size supported.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='sp1' size='0x0'/> <busmasterport addresswidth='32' mustbeconnected='T' name='mp1'/> <fileversion major='1' minor='0' name='_version_0'/> </mmc> ";
fileNames[230] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/ledRegister/1.0/pse.igen.xml"
files[230] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='config' imagefile='pse.pse' library='peripheral' name='ledRegister' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Simple test peripheral providing a register that may be used to toggle LED outputs.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='None'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='This is not based upon a real device'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort' size='0x8'> <addressblock name='A' size='0x8' width='8'> <memorymappedregister access='rw' isvolatile='T' name='led_set' readfunction='readLed' width='8' writefunction='setLed'> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='led_reset' offset='0x1' readfunction='readLed' width='8' writefunction='resetLed'> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='led_data' offset='0x4' readfunction='readLed' width='8' writefunction='writeLed'> <reset mask='255' name='reset'/> </memorymappedregister> </addressblock> </busslaveport> <formalattribute name='availableLEDS' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='How many LEDs to display (default 3)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[231] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/DynamicBridge/1.0/pse.igen.xml"
files[231] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='DynamicBridge' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='This is not based upon the operation of a real device'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='sp' remappable='T' size='0x0'/> <busmasterport addresswidth='32' mustbeconnected='T' name='mp'/> <netport name='enable' type='input' updatefunction='updateEnable' updatefunctionargument='0'/> <formalattribute name='mpLoAddress' type='integer'/> <formalattribute name='spLoAddress' type='integer'/> <formalattribute name='portSize' type='integer'/> <formalattribute name='enableBridge' type='bool'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[232] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/SimpleDma/1.0/pse.igen.xml"
files[232] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='SimpleDma' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Basic DMA Controller.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model is a basic DMA engine example implementation, it does not conform to an actual device.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='This is not based upon a real device'/> </docsection> <busmasterport addresswidth='32' mustbeconnected='T' name='MREAD'/> <busmasterport addresswidth='32' mustbeconnected='T' name='MWRITE'/> <busslaveport addresswidth='32' mustbeconnected='T' name='DMACSP' size='0x140'/> <netport name='INTR' type='output' updatefunctionargument='0'/> <netport name='INTTC' type='output' updatefunctionargument='0'/> <netport name='RESET' type='input' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[233] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/dummyPort/1.0/pse.igen.xml"
files[233] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='dummyPort' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Dummy peripheral that provides an area for accesses.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Has no behavior. This peripheral defines a port through which a 4k byte memory area can be read and written.'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='This is not based upon a real device'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x1000'> <addressblock name='MEM' size='0x1000' width='32'> <localmemory name='buffer' readfunction='readMemCB' size='0x1000' writefunction='writeMemCB'/> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[234] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/FlashDevice/1.0/pse.igen.xml"
files[234] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral extensionfile='model' imagefile='pse.pse' library='peripheral' name='FlashDevice' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Model of AMD Am29 Flash memory device.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='Only basic erase and programming commands are supported.'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='AMD Am29 datasheet'/> </docsection> <formalattribute name='endian' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set the endian of the peripheral (default little endian)'/> </docsection> </formalattribute> <formalattribute name='init' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify an initialisation file for the Flash Memory (Intel Hex Format)'/> </docsection> </formalattribute> <busslaveport addresswidth='32' mustbeconnected='T' name='flash' size='0x0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[235] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/SerInt/1.0/pse.igen.xml"
files[235] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='SerInt' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='The serial interrupt control registers in the FDC 37M817 SuperIO device.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text='This is a register description only. The model does not contain any functionality.'/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='SMsC FDC 37M817 SuperIO device datasheet'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x4'> <addressblock name='A' size='0x4' width='32'> <memorymappedregister access='rw' isvolatile='T' name='R0' offset='0x0' width='32'> <reset mask='4294967295' name='resetNet'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[236] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/Alpha2x16Display/1.0/pse.igen.xml"
files[236] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='userStart' imagefile='pse.pse' library='peripheral' name='Alpha2x16Display' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='This is a simple test peripheral creating a 2x16 alphanumeric display.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This is not representing a real device and provides simple operations as an example.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='This is not based upon a real device'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort' size='0x4'> <addressblock name='A' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='control' width='8' writefunction='controlWrite'> <reset mask='255' name='resetNet'/> <field bitoffset='3' name='invert' width='1'/> <field bitoffset='2' name='set' width='1'/> <field bitoffset='1' name='clear' width='1'/> <field name='enable' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='address' offset='0x1' width='8'> <reset mask='255' name='resetNet'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='status' offset='0x2' width='8' writefunction='statusWriteError'> <reset mask='255' name='resetNet'/> <field bitoffset='1' name='enable' width='1'/> <field name='busy' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='data' offset='0x3' readfunction='dataRead' width='8' writefunction='dataWrite'/> </addressblock> </busslaveport> <netport name='interrupt' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[237] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ovpworld.org/peripheral/VirtioBlkMMIO/1.0/pse.igen.xml"
files[237] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='VirtioBlkMMIO' releasestatus='4' saveRestore='F' vendor='ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' VIRTIO version 1 mmio block device This model implements a VIRTIO MMIO block device as described in: http://docs.oasis-open.org/virtio/virtio/v1.0/virtio-v1.0.pdf. Use the VB_DRIVE parameter to specify the disk image file to use. Set the VB_DRIVE_DELTA parameter to 1 to prevent writes to disk during simulation from changing the image file. '/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text=' Only supports the Legacy (Device Version 1) interface. Only little endian guests are supported. '/> </docsection> <docsection name='doc_2' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text=' http://docs.oasis-open.org/virtio/virtio/v1.0/virtio-v1.0.pdf '/> </docsection> <busmasterport addresswidth='40' mustbeconnected='T' name='dma'/> <busslaveport addresswidth='32' name='bport1' size='0x200'> <addressblock name='ab' size='0x200' width='32'> <memorymappedregister access='r' isvolatile='T' name='MagicValue' readfunction='rdMagic' width='32'> <reset mask='4294967295' name='Reset' value='1953655158'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Magic value (&apos;virt&apos; string)'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='Version' offset='0x4' width='32'> <reset mask='4294967295' name='Reset' value='1'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device Version number'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='DeviceID' offset='0x8' width='32'> <reset mask='4294967295' name='Reset' value='2'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Block Subsystem Device ID'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='VendorID' offset='0xc' width='32'> <reset mask='4294967295' name='Reset' value='5264975'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Subsystem Vendor ID (&apos;OVP&apos; string)'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='HostFeatures' offset='0x10' readfunction='rdHostF' width='32'> <reset mask='4294967295' name='Reset' value='134217728'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host features flags'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='HostFSel' offset='0x14' width='32' writefunction='wrSel'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Host features select'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='GuestFeatures' offset='0x20' width='32' writefunction='wrGuestF'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest features flags'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='GuestFSel' offset='0x24' width='32' writefunction='wrSel'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest features select'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='GuestPageSz' offset='0x28' width='32' writefunction='wrGPgSz'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Guest page size'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='QueueSel' offset='0x30' width='32' writefunction='wrSel'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual queue index'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='QueueNumMax' offset='0x34' width='32'> <reset mask='4294967295' name='Reset' value='256'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Maximum virtual queue size'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='QueueNum' offset='0x38' width='32' writefunction='wrQNum'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual queue size'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='QueueAlign' offset='0x3c' width='32' writefunction='wrQAlign'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual queue align'/> </docsection> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='QueuePFN' offset='0x40' readfunction='rdQPFN' width='32' writefunction='wrQPFN'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual queue PFN'/> </docsection> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='QueueNotify' offset='0x50' width='32' writefunction='wrQNotify'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual queue notify'/> </docsection> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='IntStatus' offset='0x60' readfunction='rdIntStat' width='32'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt status'/> </docsection> <field name='UsedRingUpdate' width='1'/> <field bitoffset='1' name='ConfigChange' width='1'/> </memorymappedregister> <memorymappedregister access='w' isvolatile='T' name='IntAck' offset='0x64' width='32' writefunction='wrIntAck' writemask='3'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt acknowlege'/> </docsection> <field name='UsedRingUpdate' width='1'/> <field bitoffset='1' name='ConfigChange' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='Status' offset='0x70' readfunction='rdStatus' width='32' writefunction='wrStatus'> <reset mask='4294967295' name='Reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='Device status'/> </docsection> <field name='Ack' width='1'/> <field bitoffset='1' name='Driver' width='1'/> <field bitoffset='2' name='DriverOk' width='1'/> <field bitoffset='7' name='Failed' width='1'/> <field bitoffset='3' name='__pad3' width='4'/> </memorymappedregister> <localmemory name='BlkConfig' offset='0x100' size='0x100'/> </addressblock> </busslaveport> <netport name='Interrupt' type='output' updatefunctionargument='0'/> <formalattribute name='VB_DRIVE' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename of image for Virtio Block device'/> </docsection> </formalattribute> <formalattribute name='VB_DRIVE_DELTA' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='If true the Drive uses delta writes (image will not be updated)'/> </docsection> </formalattribute> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[238] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arc.ovpworld.org/semihosting/arcNewlib/1.0/semihosting.igen.xml"
files[238] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='arcNewlib' releasestatus='0' vendor='arc.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of LibC (newlib version) for arc processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='arc'> <vlnvreference library='processor' name='arc' vendor='arc.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[239] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arc.ovpworld.org/semihosting/arcDwcNewlib/1.0/semihosting.igen.xml"
files[239] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='arcDwcNewlib' releasestatus='0' vendor='arc.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of LibC (newlib version) for arc processors (compiled with Synopsys DWC arc-elf32-gcc)'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='arc'> <vlnvreference library='processor' name='arc' vendor='arc.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[240] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arc.ovpworld.org/platform/BareMetalArcSingle/1.0/platform.igen.xml"
files[240] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalArcSingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arc.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARC Processor. The bare metal platform instantiates a single ARC processor instance. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an ARC elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARC binary files compiled with FOSS for Synopsys DesignWare ARC Processors CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None, baremetal platform definition'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='arc' vendor='arc.ovpworld.org' version='1.0'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference library='memory' name='ram' vendor='ovpworld.org' version='1.0'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[241] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arc.ovpworld.org/platform/BareMetalArcSingle_TLM2.0/1.0/platform.igen.xml"
files[241] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalArcSingle_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='arc.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an ARC Processor. The bare metal platform instantiates a single ARC processor instance. The processor operates using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The TLM2.0 platform can be passed any application compiled to an ARC elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of ARC binary files compiled with FOSS for Synopsys DesignWare ARC Processors CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None'/> </docsection> <processorinstance endian='big' mips='100.000000' name='cpu1'> <vlnvreference name='arc' vendor='arc.ovpworld.org'/> <attribute content='700' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='ram1'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1fffff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='ram2'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x3dffffff' loaddress='0x3d000000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[242] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/arc.ovpworld.org/processor/arc/1.0/arc.igen.xml"
files[242] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='arcNewlib' defaultsemihostvendor='arc.ovpworld.org' defaultsemihostversion='1.0' elfcode='93' endian='either' family='Synopsys_ARC' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/arc-elf32-gdb' imagefile='model' library='processor' name='arc' procdoc='$IMPERAS_HOME/ImperasLib/source/arc.ovpworld.org/processor/arc/1.0/doc/OVP_Model_Specific_Information_arc_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='arc.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='ARC 600 processor model (ARCv1 architecture)'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately.'/> <doctext name='txt_1' text='Instruction and data caches are not modeled, except for the auxiliary register interface.'/> <doctext name='txt_2' text='External host debug is not modeled, except for the auxiliary register interface.'/> <doctext name='txt_3' text='Real-world timing effects are not modeled. All instructions are assumed to complete in a single cycle.'/> <doctext name='txt_4' text='User extensions are not yet implemented, except for extension core registers.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Models have been validated correct in a cooperative project between Imperas and ARC'/> </docsection> <docsection name='doc_4' text='Reference'> <doctext name='txt' text='ARC Processor ARC6xx/ARC7xx Reference Documentation'/> </docsection> <docsection name='doc_5' text='Debugging'> <doctext name='txt' text='The model has been designed for debug using GNU gdb ARCompact/ARCv2 ISA elf32 version 7.5.1. To ensure correct behavior, enter the following command into gdb before attempting to connect to the processor:'/> <doctext name='txt_1' text='	set architecture ARC600 '/> <doctext name='txt_2' text='Failure to do this may cause the debugging session to fail because of g-packet size mismatch.'/> </docsection> <docsection name='doc_6' text='Features'> <doctext name='txt' text='The model implements the full ARCv1 instruction set.'/> <doctext name='txt_1' text='The model can be configured with either a 16-entry or 32-entry register file using parameter opt-rf16.'/> <doctext name='txt_2' text='The exact set of core instructions present can be configured by a number of parameters: see information for opt-swap, opt-bitscan, opt-extended-arith and opt-multiply in the table below.'/> <doctext name='txt_3' text='Parameter opt-extension-interrupts can be used to enable extension interrupts 16-31.'/> <doctext name='txt_4' text='Timer 0 and Timer 1 can be enabled using parameters opt-timer0 and opt-timer1, respectively.'/> <doctext name='txt_5' text='The sizes of DCCM, ICCM0 and ICCM1 can be specified using parameters opt-dccm-size, opt-iccm0-size and opt-iccm1-size, respectively. Reset base addresses for the ICCMs can be specified using opt-iccm0-base and opt-iccm1-base. Note that the DCCM reset base address is architecturally defined (0x80000000) and not configurable. When CCMs are present, bus ports called DCCM0, ICCM0 and ICCM1 are created so that CCM contents may be viewed or modified externally by connecting to these ports. Parameter opt-internal-ccms specifies whether CCM memory is modeled internally or externally. If modeled externally, the CCMs must be implemented on a bus which is then connected to the CCM bus ports listed above (this parameter is ignored if CCM ports are unconnected; in that case, CCMs are always modeled internally). Parameter opt-reset-internal-ccms indicates that internally-modeled CCMs should be cleared to zero on a processor reset; if False, then internally-modeled CCMs retain their previous state after a reset.'/> <doctext name='txt_6' text='The set of core registers can be specified using parameter opt-extension-core-regs. This is a 64-bit value in which a 1-bit implies the presence of that core extension register. For example, a value of 0xf00000000ULL implies that extension registers r32-r35 should be configured.'/> <doctext name='txt_7' text='The reset value of the exception vector base register can be specified using parameter opt-intvbase-preset.'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor variant'/> </docsection> <enum name='600' value='0'/> <enum name='605' value='1'/> <enum name='700' value='2'/> <enum name='0x21' value='3'/> <enum name='0x22' value='4'/> <enum name='0x31' value='5'/> <enum name='0x32' value='6'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable verbose messages'/> </docsection> </formalattribute> <formalattribute name='end-on-halt' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify whether to end simulation when halt bit set in STATUS/STATUS32'/> </docsection> </formalattribute> <formalattribute name='dump-bcrs' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Add BCRs to register trace'/> </docsection> </formalattribute> <formalattribute name='format' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select register format'/> </docsection> <enum name='gdb' value='0'/> <enum name='metaware' value='1'/> </formalattribute> <formalattribute name='compatibility' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Select compatibility mode'/> </docsection> <enum name='ISA' value='0'/> <enum name='metaware8.2' value='1'/> </formalattribute> <formalattribute name='opt-identity' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override value of IDENTITY register'/> </docsection> </formalattribute> <formalattribute name='opt-intvbase-preset' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify reset vectore base register x 1024 (VECBASE_AC_BUILD.Addr)'/> </docsection> </formalattribute> <formalattribute name='opt-rf16' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify 16-entry core register file (RF_BUILD.E)'/> </docsection> </formalattribute> <formalattribute name='opt-swap' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify swap instructions version (SWAP_BUILD.Version)'/> </docsection> </formalattribute> <formalattribute name='opt-bitscan' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify bitscan instructions version (NORM_BUILD.Version)'/> </docsection> </formalattribute> <formalattribute name='opt-extended-arith' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify extended arithmetic version (EA_BUILD.Version)'/> </docsection> </formalattribute> <formalattribute name='opt-multiply' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify multiply instructions version (MULTIPLY_BUILD.Version)'/> </docsection> </formalattribute> <formalattribute name='opt-extension-interrupts' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable extension interrupts 16-31'/> </docsection> </formalattribute> <formalattribute name='opt-timer0' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer 0 present (TIMER_BUILD.T0)'/> </docsection> </formalattribute> <formalattribute name='opt-timer1' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Timer 1 present (TIMER_BUILD.T1)'/> </docsection> </formalattribute> <formalattribute name='opt-dccm-size' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify DCCM RAM size (DCCM_BUILD.Size)'/> </docsection> </formalattribute> <formalattribute name='opt-iccm0-size' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify ICCM0 RAM size (ICCM_BUILD.ICCM0_SIZE)'/> </docsection> </formalattribute> <formalattribute name='opt-iccm1-size' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify ICCM1 RAM size (ICCM_BUILD.ICCM1_SIZE)'/> </docsection> </formalattribute> <formalattribute name='opt-iccm0-base' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify ICCM0 RAM base address at reset'/> </docsection> </formalattribute> <formalattribute name='opt-iccm1-base' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify ICCM1 RAM base address at reset'/> </docsection> </formalattribute> <formalattribute name='opt-internal-ccms' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify that configured CCMs should be modeled internally'/> </docsection> </formalattribute> <formalattribute name='opt-reset-internal-ccms' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify that internally-modeled configured CCMs should be zeroed at reset'/> </docsection> </formalattribute> <formalattribute name='opt-extension-core-regs' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bitmask specifying extension core registers'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Processor reset'/> </docsection> </netport> <netport mustbeconnected='F' name='watchdog' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Watchdog timer'/> </docsection> </netport> <netport mustbeconnected='F' name='irq4' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq5' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq6' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq8' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq9' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq10' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq11' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq12' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq13' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq14' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <netport mustbeconnected='F' name='irq15' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='External interrupt'/> </docsection> </netport> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Reset'/> <exception code='2' name='IllegalInstruction'/> <exception code='28' name='MisalignedDataAccess'/> </exceptions> <modes name='Modes'> <mode code='0' name='Kernel'> <docsection name='doc' text='Description'> <doctext name='txt' text='Kernel mode'/> </docsection> </mode> </modes> <registers name='core.arcompact'> <register name='R0' readonly='F' type='0' width='32'/> <register name='R1' readonly='F' type='0' width='32'/> <register name='R2' readonly='F' type='0' width='32'/> <register name='R3' readonly='F' type='0' width='32'/> <register name='R10' readonly='F' type='0' width='32'/> <register name='R11' readonly='F' type='0' width='32'/> <register name='R12' readonly='F' type='0' width='32'/> <register name='R13' readonly='F' type='0' width='32'/> <register name='R14' readonly='F' type='0' width='32'/> <register name='R15' readonly='F' type='0' width='32'/> <register name='GP' readonly='F' type='0' width='32'/> <register name='FP' readonly='F' type='3' width='32'/> <register name='SP' readonly='F' type='2' width='32'/> <register name='ILINK1' readonly='F' type='0' width='32'/> <register name='ILINK2' readonly='F' type='0' width='32'/> <register name='BLINK' readonly='F' type='0' width='32'/> <register name='LP_COUNT' readonly='T' type='0' width='32'/> <register name='PCL' readonly='T' type='0' width='32'/> </registers> <registers name='aux-minimal'> <register name='STATUS' readonly='T' type='0' width='32'/> <register name='SEMAPHORE' readonly='F' type='0' width='32'/> <register name='LP_START' readonly='F' type='0' width='32'/> <register name='LP_END' readonly='F' type='0' width='32'/> <register name='IDENTITY' readonly='T' type='0' width='32'/> <register name='DEBUG' readonly='F' type='0' width='32'/> <register name='PC' readonly='F' type='1' width='32'/> <register name='STATUS32' readonly='T' type='0' width='32'/> <register name='STATUS32_L1' readonly='F' type='0' width='32'/> <register name='STATUS32_L2' readonly='F' type='0' width='32'/> <register name='COUNT0' readonly='F' type='0' width='32'/> <register name='CONTROL0' readonly='F' type='0' width='32'/> <register name='LIMIT0' readonly='F' type='0' width='32'/> <register name='INT_VECTOR_BASE' readonly='F' type='0' width='32'/> <register name='AUX_IRQ_LV12' readonly='F' type='0' width='32'/> <register name='COUNT1' readonly='F' type='0' width='32'/> <register name='CONTROL1' readonly='F' type='0' width='32'/> <register name='LIMIT1' readonly='F' type='0' width='32'/> <register name='AUX_IRQ_LEV' readonly='F' type='0' width='32'/> <register name='AUX_IRQ_HINT' readonly='F' type='0' width='32'/> </registers> <registers name='BCR'> <register name='BCR_VER' readonly='T' type='0' width='32'/> <register name='BCR_DCCM_BASE' readonly='T' type='0' width='32'/> <register name='BCR_CRC' readonly='T' type='0' width='32'/> <register name='BCR_VBFDW' readonly='T' type='0' width='32'/> <register name='BCR_EA_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_DATASPACE' readonly='T' type='0' width='32'/> <register name='BCR_MEMSUBSYS' readonly='T' type='0' width='32'/> <register name='BCR_VECBASE_AC_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_PBASEADDR' readonly='T' type='0' width='32'/> <register name='BCR_MPU_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_RF_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_VECBASE_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_DCACHE_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_MADI' readonly='T' type='0' width='32'/> <register name='BCR_LDSTRAM' readonly='T' type='0' width='32'/> <register name='BCR_TIMER_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_AP_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_ICACHE_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_ICCM_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_DSPRAM' readonly='T' type='0' width='32'/> <register name='BCR_MAC_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_MULTIPLY_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_SWAP_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_NORM_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_MINMAX_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_BARREL_BUILD' readonly='T' type='0' width='32'/> <register name='BCR_PMU' readonly='T' type='0' width='32'/> <register name='BCR_IFETCHQUEUE' readonly='T' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[243] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/marvell.ovpworld.org/peripheral/GT6412x/1.0/pse.igen.xml"
files[243] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral imagefile='pse.pse' library='peripheral' name='GT6412x' releasestatus='4' saveRestore='F' vendor='marvell.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='GT64120 System Controller. Diagnostic levels: PCI_SLAVE 0x03 PCI_CONFIG_MASTER 0x04 PCI_EMPTY 0x08 INT_ACK 0x10 MAIN_BUS 0x20 INFO 0x40'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.'/> </docsection> <busslaveport addresswidth='32' mustbeconnected='T' name='busPort' remappable='T' size='0x1000'/> <busmasterport addresswidth='16' mustbeconnected='T' name='PCIconfigM'/> <busslaveport addresswidth='32' mustbeconnected='T' name='PCIconfigS' size='0x10000'/> <busslaveport addresswidth='16' name='PCIconfig' remappable='T' size='0x0'/> <busmasterport addresswidth='1' name='PCIackM'/> <netport name='timerInt' type='output' updatefunctionargument='0'/> <formalattribute name='PCIslot' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI slot the device occupies.'/> </docsection> </formalattribute> <formalattribute name='PCIfunction' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify which PCI function the device implements.'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[244] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/posedgesoft.ovpworld.org/semihosting/m16cNewlib/1.0/semihosting.igen.xml"
files[244] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='m16cNewlib' releasestatus='0' vendor='posedgesoft.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting libc newlib.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='M16C'> <vlnvreference library='processor' name='m16c' vendor='posedgesoft.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[245] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/posedgesoft.ovpworld.org/platform/BareMetalM16cSingle/1.0/platform.igen.xml"
files[245] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalM16cSingle' purpose='0' releasestatus='4' stoponctrlc='F' vendor='posedgesoft.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an M16C Processor. The bare metal platform instantiates a single M16C processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an M16C elf format. ./platform.&lt;OS&gt;.exe --program application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of M16C binary files compiled with M16C CrossCompiler toolchain.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='None, baremetal platform definition'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='m16c' vendor='posedgesoft.ovpworld.org' version='1.0'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[246] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/posedgesoft.ovpworld.org/processor/m16c/1.0/m16c.igen.xml"
files[246] = "<?xml version='1.0' encoding='UTF-8'?> <processor defaultsemihostlibrary='semihosting' defaultsemihostname='m16cNewlib' defaultsemihostvendor='posedgesoft.ovpworld.org' defaultsemihostversion='1.0' elfcode='117' endian='little' family='Renesas' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/m32c-elf-gdb' imagefile='model' library='processor' name='m16c' procdoc='$IMPERAS_HOME/ImperasLib/source/posedgesoft.ovpworld.org/processor/m16c/1.0/doc/OVP_Model_Specific_Information_m16c_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='posedgesoft.ovpworld.org' version='1.0' visibility='0'> <elfoption code='120' name='elf120'/> <docsection name='doc' text='Description'> <doctext name='txt' text='M16c Family 16Bit CISC processor model.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright Posedge Software, Licensed as Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Core Instruction Set Architecture only.'/> <doctext name='txt_1' text='Interrupt and Reset Signals are TBD.'/> </docsection> <docsection name='doc_3' text='Verification'> <doctext name='txt' text='Model has been validated correct by running through extensive instruction level tests'/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic ISA or a specific model)'/> </docsection> <enum name='m16c' value='0'/> <enum name='r8c' value='1'/> </formalattribute> <formalattribute name='compatibility' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify compatibility mode'/> </docsection> <enum name='isa' value='0'/> <enum name='gdb' value='1'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbose output messages'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='reset' type='input'/> <netport mustbeconnected='F' name='nmi' type='input'/> <netport mustbeconnected='F' name='int_per' type='input'/> <netport mustbeconnected='F' name='int_ack' type='output'/> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='Undefined'/> <exception code='1' name='Overflow'/> <exception code='2' name='BRK'/> <exception code='3' name='AddressMatch'/> <exception code='4' name='SingleStep'/> <exception code='5' name='Watchdog'/> <exception code='6' name='DBC'/> <exception code='7' name='NMI'/> <exception code='8' name='Reset'/> <exception code='9' name='Fetch'/> </exceptions> <registers name='registers'> <register name='R0' readonly='F' type='0' width='16'/> <register name='R1' readonly='F' type='0' width='16'/> <register name='R2' readonly='F' type='0' width='16'/> <register name='R3' readonly='F' type='0' width='16'/> <register name='A0' readonly='F' type='0' width='16'/> <register name='A1' readonly='F' type='0' width='16'/> <register name='FB' readonly='F' type='0' width='16'/> <register name='R0B' readonly='F' type='0' width='16'/> <register name='R1B' readonly='F' type='0' width='16'/> <register name='R2B' readonly='F' type='0' width='16'/> <register name='R3B' readonly='F' type='0' width='16'/> <register name='A0B' readonly='F' type='0' width='16'/> <register name='A1B' readonly='F' type='0' width='16'/> <register name='FBB' readonly='F' type='0' width='16'/> <register name='SB' readonly='F' type='0' width='16'/> <register name='USP' readonly='F' type='0' width='16'/> <register name='ISP' readonly='F' type='0' width='16'/> <register name='INTB' readonly='F' type='0' width='20'/> <register name='PC' readonly='F' type='1' width='20'/> <register name='FLG' readonly='F' type='0' width='16'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[247] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/ti.ovpworld.org/peripheral/UartInterface/1.0/pse.igen.xml"
files[247] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='UartInterface' releasestatus='0' saveRestore='F' vendor='ti.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text=' UART: Universal Asynchronous Receiver Transmitter This model contains an accurate Register set interface for the TI Stellaris ARM Cortex-M3 based device.'/> </docsection> <docsection name='doc_1' text='Limitations'> <doctext name='txt' text=' The functionality of this model is limited. Basic status flag setting allows character reception and transmission.'/> </docsection> <docsection name='doc_2' text='Reference'> <doctext name='txt' text=' FreeRTOS Cortex-M3 / GCC Port LM3S102 with GCC for Luminary Micros Stellaris microcontrollers http://www.freertos.org/portcortexgcc.html'/> </docsection> <docsection name='doc_3' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <formalattribute name='loopback' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='When enabled transmit data is looped back to the receiver data register.'/> </docsection> </formalattribute> <busslaveport addresswidth='32' mustbeconnected='T' name='bport1' size='0x1000'> <addressblock name='ab' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='dr' readfunction='readDR' width='32' writefunction='writeDR'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTDR'/> </docsection> <field bitoffset='11' name='OE' width='1'/> <field bitoffset='10' name='BE' width='1'/> <field bitoffset='9' name='PE' width='1'/> <field bitoffset='8' name='FE' width='1'/> <field name='DATA' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='rsrecr' offset='0x4' readfunction='readSRRECR' width='32' writefunction='writeSRRECR'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTRSRECR'/> </docsection> <field bitoffset='3' name='OE' width='1'/> <field bitoffset='2' name='BE' width='1'/> <field bitoffset='1' name='PE' width='1'/> <field name='FE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='fr' offset='0x18' readfunction='readSR' width='32'> <reset mask='4294967295' name='reset' value='144'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTFR'/> </docsection> <field bitoffset='7' name='TXFE' width='1'/> <field bitoffset='6' name='RXFF' width='1'/> <field bitoffset='5' name='TXFF' width='1'/> <field bitoffset='4' name='RXFE' width='1'/> <field bitoffset='3' name='BUSY' width='1'/> <field bitoffset='0' name='__pad0' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='fbrd' offset='0x24' width='32'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTFBDR'/> </docsection> <field bitoffset='0' name='DIVFRAC' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ibrd' offset='0x28' width='32'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTIBRD'/> </docsection> <field bitoffset='0' name='DIVINT' width='16'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='lcrh' offset='0x2c' width='32'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTLCRH'/> </docsection> <field bitoffset='7' name='SPS' width='1'/> <field bitoffset='5' name='WLEN' width='2'/> <field bitoffset='4' name='FEN' width='1'/> <field bitoffset='3' name='STP2' width='1'/> <field bitoffset='2' name='EPS' width='1'/> <field bitoffset='1' name='PEN' width='1'/> <field name='BRK' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ctl' offset='0x30' readfunction='readCTL' width='32' writefunction='writeCTL'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTLCTL'/> </docsection> <field bitoffset='9' name='RXE' width='1'/> <field bitoffset='8' name='TXE' width='1'/> <field bitoffset='7' name='LBE' width='1'/> <field name='UARTEN' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ifls' offset='0x34' width='32'> <reset mask='4294967295' name='reset' value='18'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTIFLS'/> </docsection> <field bitoffset='3' name='RXIFLSEL' width='3'/> <field name='TXIFLSEL' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='im' offset='0x38' readfunction='readIM' width='32' writefunction='writeIM'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTIM'/> </docsection> <field bitoffset='6' name='OEIM' width='1'/> <field bitoffset='5' name='BEIM' width='1'/> <field bitoffset='4' name='PEIM' width='1'/> <field bitoffset='3' name='FEIM' width='1'/> <field bitoffset='2' name='RTIM' width='1'/> <field bitoffset='1' name='TXIM' width='1'/> <field name='RXIM' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ris' offset='0x3c' readfunction='readRIS' width='32' writefunction='writeRIS'> <reset mask='4294967295' name='reset' value='15'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTRIS'/> </docsection> <field bitoffset='6' name='OERIS' width='1'/> <field bitoffset='5' name='BERIS' width='1'/> <field bitoffset='4' name='PERIS' width='1'/> <field bitoffset='3' name='FERIS' width='1'/> <field bitoffset='2' name='RTRIS' width='1'/> <field bitoffset='1' name='TXRIS' width='1'/> <field name='RXRIS' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='mis' offset='0x40' readfunction='readMIS' width='32' writefunction='writeMIS'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTMIS'/> </docsection> <field bitoffset='6' name='OEMIS' width='1'/> <field bitoffset='5' name='BEMIS' width='1'/> <field bitoffset='4' name='PEMIS' width='1'/> <field bitoffset='3' name='FEMIS' width='1'/> <field bitoffset='2' name='RTMIS' width='1'/> <field bitoffset='1' name='TXMIS' width='1'/> <field name='RXMIS' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='icr' offset='0x44' readfunction='readICR' width='32' writefunction='writeICR'> <reset mask='4294967295' name='reset'/> <docsection name='doc' text='Description'> <doctext name='txt' text='UARTICR'/> </docsection> <field bitoffset='6' name='OEIC' width='1'/> <field bitoffset='5' name='BEIC' width='1'/> <field bitoffset='4' name='PEIC' width='1'/> <field bitoffset='3' name='FEIC' width='1'/> <field bitoffset='2' name='RTIC' width='1'/> <field bitoffset='1' name='TXIC' width='1'/> <field name='RXIC' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid0' offset='0xfd0' width='32'> <reset mask='4294967295' name='reset' value='17'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid1' offset='0xfd4' width='32'> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid2' offset='0xfd8' width='32'> <reset mask='4294967295' name='reset' value='24'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid3' offset='0xfdc' width='32'> <reset mask='4294967295' name='reset' value='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid4' offset='0xfe0' width='32'> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid5' offset='0xfe4' width='32'> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid6' offset='0xfe8' width='32'> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='pid7' offset='0xfec' width='32'> <reset mask='4294967295' name='reset'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='cid0' offset='0xff0' width='32'> <reset mask='4294967295' name='reset' value='13'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='cid1' offset='0xff4' width='32'> <reset mask='4294967295' name='reset' value='240'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='cid2' offset='0xff8' width='32'> <reset mask='4294967295' name='reset' value='5'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='cid3' offset='0xffc' width='32'> <reset mask='4294967295' name='reset' value='177'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='irq' type='output' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[248] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/semihosting/v850Newlib/1.0/semihosting.igen.xml"
files[248] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='semihosting' name='v850Newlib' releasestatus='0' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Semihosting of LibC (newlib version) for v850 processors'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <supportedprocessor name='v850'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org' version='1.0'/> </supportedprocessor> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[249] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/platform/BareMetalV850Single_TLM2.0/1.0/platform.igen.xml"
files[249] = "<?xml version='1.0' encoding='UTF-8'?> <hw enableintercepts='F' library='platform' name='BareMetalV850Single_TLM2.0' purpose='0' releasestatus='4' stoponctrlc='F' vendor='renesas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an V850 Processor. The bare metal platform instantiates a single V850 processor instance. The processor operate using little endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an V850 elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org' version='1.0'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='program'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0x1fffff' loaddress='0x100000' name='sp1'/> </memoryinstance> <memoryinstance name='stack'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xeffffff' loaddress='0xeff0000' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[250] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/platform/ghs-multi/1.0/platform.igen.xml"
files[250] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpMessage='Basic Usage. &lt;ghs-multi executable&gt; --elfusevma --program &lt;elf file&gt;' clpStdArgs='T' enableintercepts='F' library='platform' name='ghs-multi' purpose='0' releasestatus='4' stoponctrlc='T' vendor='renesas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Platform Compatible with Greenhills Compiler Output for a V850E1 Processor. The bare metal platform instantiates a single V850 processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an V850 elf format. ./platform.&lt;OS&gt;.exe --program application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform to support images generated with Greenhills Compiler targeting a V850E1 Processor'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org' version='1.0'/> <extlibrary directLoad='T' name='v850Newlib_0'> <vlnvreference name='v850Newlib'/> </extlibrary> <attribute content='V850E1' name='variant'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[251] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/platform/RenesasUPD70F3441/1.0/platform.igen.xml"
files[251] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='T' library='platform' name='RenesasUPD70F3441' purpose='2' releasestatus='4' stoponctrlc='T' vendor='renesas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='The Renesas uPD70F3441 - V850/PHO3 platform'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Limitiations of peripheral functionality is documented within the peripheral component. Unimplemented Components: System Controller Standby Controller Bus Control Unit Memory Controller CAN Controller FlexRay I/O Ports CPU-CRC DATA-CRC On-chip Debug Unit NBD Partially Implemented Components (not complete - only certain modes or features modeled or tested) DMA '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <processorinstance mips='128.000000' name='CPU'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org'/> <attribute content='V850ES' name='variant'/> <busmasterportconnection connection='vfb' hiaddress='0xfffffff' name='INSTRUCTION'/> <busmasterportconnection connection='vfb' hiaddress='0xfffffff' name='DATA'/> <netportconnection connection='INTRESET' name='reset'/> <netportconnection connection='INTNMI' name='nmi0'/> <netportconnection connection='INTINTP' name='intp'/> <netportconnection connection='INTMIRETI' name='mireti'/> <netportconnection connection='INTINTACK' name='intack'/> </processorinstance> <bus addresswidth='28' name='vfb'/> <pkn name='vcan0'/> <pkn name='vcan1'/> <peripheralinstance name='LOGIC'> <vlnvreference library='peripheral' name='UPD70F3441Logic' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff6d3' loaddress='0xffff6d0' name='LOGICP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff475' loaddress='0xffff400' name='LOGICP1'/> <busslaveportconnection connection='vfb' hiaddress='0xffff893' loaddress='0xffff888' name='LOGICP2'/> <busslaveportconnection connection='vfb' hiaddress='0xffff1fc' loaddress='0xffff1fc' name='LOGICP3'/> <netportconnection connection='INTNMI0' name='NMIOUT'/> <netportconnection connection='INTINT0' name='INT0'/> <netportconnection connection='INTINT1' name='INT1'/> <netportconnection connection='INTUC0R' name='INTUC0R'/> <netportconnection connection='INTINT6' name='INT6'/> <netportconnection connection='INTUC1R' name='INTUC1R'/> <netportconnection connection='INTINT7' name='INT7'/> <netportconnection connection='INTBRG0' name='INTBRG0'/> <netportconnection connection='INTBRG1' name='INTBRG1'/> <netportconnection connection='INTINT75' name='INT75'/> <netportconnection connection='INTCB0T' name='INTCB0T'/> <netportconnection connection='INTUC2T' name='INTUC2T'/> <netportconnection connection='INTINT99' name='INT99'/> <netportconnection connection='INTCB0R' name='INTCB0R'/> <netportconnection connection='INTUC2R' name='INTUC2R'/> <netportconnection connection='INTINT100' name='INT100'/> <netportconnection connection='INTCB0RE' name='INTCB0RE'/> <netportconnection connection='INTUC2RE' name='INTUC2RE'/> <netportconnection connection='INTINT101' name='INT101'/> <netportconnection connection='INTINT116' name='INT116'/> </peripheralinstance> <peripheralinstance name='INTC'> <vlnvreference library='peripheral' name='intc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff1fb' loaddress='0xffff100' name='INTCP0'/> <netportconnection connection='INTRESET' name='RESET'/> <netportconnection connection='INTNMI' name='NMI0'/> <netportconnection connection='INTINTP' name='INTP'/> <netportconnection connection='INTMIRETI' name='MIRETI'/> <netportconnection connection='INTINTACK' name='INTACK'/> <netportconnection connection='INTNMI0' name='NMI_00'/> <netportconnection connection='INTINT0' name='INT_00'/> <netportconnection connection='INTINT1' name='INT_01'/> <netportconnection connection='INTINT6' name='INT_06'/> <netportconnection connection='INTINT7' name='INT_07'/> <netportconnection connection='INTTS0OV' name='INT_15'/> <netportconnection connection='INTTS0CC0' name='INT_16'/> <netportconnection connection='INTTS0CC1' name='INT_17'/> <netportconnection connection='INTTS0CC2' name='INT_18'/> <netportconnection connection='INTTS0CC3' name='INT_19'/> <netportconnection connection='INTTS0CC4' name='INT_20'/> <netportconnection connection='INTTS0CC5' name='INT_21'/> <netportconnection connection='INTTS0CD0' name='INT_22'/> <netportconnection connection='INTTS0OD' name='INT_23'/> <netportconnection connection='INTTS0ER' name='INT_24'/> <netportconnection connection='INTTS0WN' name='INT_25'/> <netportconnection connection='INTTS1OV' name='INT_26'/> <netportconnection connection='INTTS1CC0' name='INT_27'/> <netportconnection connection='INTTS1CC1' name='INT_28'/> <netportconnection connection='INTTS1CC2' name='INT_29'/> <netportconnection connection='INTTS1CC3' name='INT_30'/> <netportconnection connection='INTTS1CC4' name='INT_31'/> <netportconnection connection='INTTS1CC5' name='INT_32'/> <netportconnection connection='INTTS1CD0' name='INT_33'/> <netportconnection connection='INTTS1OD' name='INT_34'/> <netportconnection connection='INTTS1ER' name='INT_35'/> <netportconnection connection='INTTS1WN' name='INT_36'/> <netportconnection connection='INTTT0OV' name='INT_37'/> <netportconnection connection='INTTT0CC0' name='INT_38'/> <netportconnection connection='INTTT0CC1' name='INT_39'/> <netportconnection connection='INTTT0EC' name='INT_40'/> <netportconnection connection='INTTT1OV' name='INT_41'/> <netportconnection connection='INTTT1CC0' name='INT_42'/> <netportconnection connection='INTTT1CC1' name='INT_43'/> <netportconnection connection='INTTT1EC' name='INT_44'/> <netportconnection connection='INTTAA0OV' name='INT_45'/> <netportconnection connection='INTTAA0CC0' name='INT_46'/> <netportconnection connection='INTTAA0CC1' name='INT_47'/> <netportconnection connection='INTTAA1OV' name='INT_48'/> <netportconnection connection='INTTAA1CC0' name='INT_49'/> <netportconnection connection='INTTAA1CC1' name='INT_50'/> <netportconnection connection='INTTAA2OV' name='INT_51'/> <netportconnection connection='INTTAA2CC0' name='INT_52'/> <netportconnection connection='INTTAA2CC1' name='INT_53'/> <netportconnection connection='INTTAA3OV' name='INT_54'/> <netportconnection connection='INTTAA3CC0' name='INT_55'/> <netportconnection connection='INTTAA3CC1' name='INT_56'/> <netportconnection connection='INTTAA4OV' name='INT_57'/> <netportconnection connection='INTTAA4CC0' name='INT_58'/> <netportconnection connection='INTTAA4CC1' name='INT_59'/> <netportconnection connection='INTTAA5OV' name='INT_60'/> <netportconnection connection='INTTAA5CC0' name='INT_61'/> <netportconnection connection='INTTAA5CC1' name='INT_62'/> <netportconnection connection='INTTAA6OV' name='INT_63'/> <netportconnection connection='INTTAA6CC0' name='INT_64'/> <netportconnection connection='INTTAA6CC1' name='INT_65'/> <netportconnection connection='INTTAA7OV' name='INT_66'/> <netportconnection connection='INTTAA7CC0' name='INT_67'/> <netportconnection connection='INTTAA7CC1' name='INT_68'/> <netportconnection connection='INTTAA8OV' name='INT_69'/> <netportconnection connection='INTTAA8CC0' name='INT_70'/> <netportconnection connection='INTTAA8CC1' name='INT_71'/> <netportconnection connection='INTTAA9OV' name='INT_72'/> <netportconnection connection='INTTAA9CC0' name='INT_73'/> <netportconnection connection='INTTAA9CC1' name='INT_74'/> <netportconnection connection='INTINT75' name='INT_75'/> <netportconnection connection='INTBRG2' name='INT_76'/> <netportconnection connection='INTC0ERR' name='INT_83'/> <netportconnection connection='INTC0WUPIC' name='INT_84'/> <netportconnection connection='INTC0REC' name='INT_85'/> <netportconnection connection='INTC0TRX' name='INT_86'/> <netportconnection connection='INTC1ERR' name='INT_87'/> <netportconnection connection='INTC1WUPIC' name='INT_88'/> <netportconnection connection='INTC1REC' name='INT_89'/> <netportconnection connection='INTC1TRX' name='INT_90'/> <netportconnection connection='INTINT99' name='INT_99'/> <netportconnection connection='INTINT100' name='INT_100'/> <netportconnection connection='INTINT101' name='INT_101'/> <netportconnection connection='INTCB1T' name='INT_102'/> <netportconnection connection='INTCB1R' name='INT_103'/> <netportconnection connection='INTCB1RE' name='INT_104'/> <netportconnection connection='INTUC0RE' name='INT_109'/> <netportconnection connection='INTUC0T' name='INT_110'/> <netportconnection connection='INTUC1RE' name='INT_111'/> <netportconnection connection='INTUC1T' name='INT_112'/> <netportconnection connection='INTAD0' name='INT_113'/> <netportconnection connection='INTAD1' name='INT_114'/> <netportconnection connection='INTINT116' name='INT_116'/> </peripheralinstance> <peripheralinstance name='CRC'> <vlnvreference library='peripheral' name='crc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xfe0007f' loaddress='0xfe00000' name='CRCP0'/> </peripheralinstance> <peripheralinstance name='CLKGEN'> <vlnvreference library='peripheral' name='clkgen' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff860' loaddress='0xffff860' name='CLKGENP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffca0' loaddress='0xffffca0' name='CLKGENP1'/> </peripheralinstance> <memoryinstance name='CodeFlash'> <vlnvreference name='ram'/> <busslaveportconnection connection='vfb' hiaddress='0xf7fff' loaddress='0x0' name='sp1'/> </memoryinstance> <memoryinstance name='DataFlash'> <vlnvreference name='ram'/> <busslaveportconnection connection='vfb' hiaddress='0x3e07fff' loaddress='0x3e00000' name='sp1'/> </memoryinstance> <memoryinstance name='iRam'> <vlnvreference name='ram'/> <busslaveportconnection connection='vfb' hiaddress='0x3ffefff' loaddress='0x3ff0000' name='sp1'/> </memoryinstance> <bridge name='bridge_vfb_0x03FF0000_0x0FFF0000'> <busslaveportconnection connection='vfb' hiaddress='0xfffefff' loaddress='0xfff0000' name='sp'/> <busmasterportconnection connection='vfb' hiaddress='0x3ffefff' loaddress='0x3ff0000' name='mp'/> </bridge> <peripheralinstance name='BCU'> <vlnvreference library='peripheral' name='bcu' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff06f' loaddress='0xffff060' name='BCUP0'/> </peripheralinstance> <peripheralinstance name='MEMC'> <vlnvreference library='peripheral' name='memc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff48f' loaddress='0xffff480' name='MEMCP0'/> </peripheralinstance> <peripheralinstance name='DMA'> <vlnvreference library='peripheral' name='dma' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffe0f' loaddress='0xffffe00' name='DMAP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff3ff' loaddress='0xffff300' name='DMAP1'/> <busmasterportconnection connection='vfb' hiaddress='0xfffffff' name='DMAPM'/> <netportconnection connection='INTAD0' name='INTDMA0'/> <netportconnection connection='INTAD1' name='INTDMA1'/> <netportconnection connection='DMA0EN' name='DMA0EN'/> <netportconnection connection='DMA1EN' name='DMA1EN'/> <netportconnection connection='ADDMARQ0' name='ADDMARQ0'/> <netportconnection connection='ADDMARQ1' name='ADDMARQ1'/> <netportconnection connection='INTUC0R' name='INTUC0R'/> <netportconnection connection='INTUC1R' name='INTUC1R'/> <netportconnection connection='INTUC2R' name='INTUC2R'/> </peripheralinstance> <peripheralinstance name='UARTC0'> <vlnvreference library='peripheral' name='uartc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffa0f' loaddress='0xffffa00' name='UARTP0'/> <netportconnection connection='INTUC0T' name='INTUCT'/> <netportconnection connection='INTUC0R' name='INTUCR'/> <netportconnection connection='INTUC0RE' name='INTUCRE'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='UARTC1'> <vlnvreference library='peripheral' name='uartc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffa2f' loaddress='0xffffa20' name='UARTP0'/> <netportconnection connection='INTUC1T' name='INTUCT'/> <netportconnection connection='INTUC1R' name='INTUCR'/> <netportconnection connection='INTUC1RE' name='INTUCRE'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='UARTC2'> <vlnvreference library='peripheral' name='uartc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffa4f' loaddress='0xffffa40' name='UARTP0'/> <netportconnection connection='INTUC2T' name='INTUCT'/> <netportconnection connection='INTUC2R' name='INTUCR'/> <netportconnection connection='INTUC2RE' name='INTUCRE'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> <attribute content='1' name='console'/> <attribute content='1' name='finishOnDisconnect'/> </peripheralinstance> <peripheralinstance name='CSIB0'> <vlnvreference library='peripheral' name='csib' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffd07' loaddress='0xffffd00' name='CSIBP0'/> <netportconnection connection='INTCB0T' name='INTCBT'/> <netportconnection connection='INTCB0R' name='INTCBR'/> <netportconnection connection='INTCB0RE' name='INTCBRE'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='524288' name='PCLK6'/> </peripheralinstance> <peripheralinstance name='CSIB1'> <vlnvreference library='peripheral' name='csib' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffd27' loaddress='0xffffd20' name='CSIBP0'/> <netportconnection connection='INTCB1T' name='INTCBT'/> <netportconnection connection='INTCB1R' name='INTCBR'/> <netportconnection connection='INTCB1RE' name='INTCBRE'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='524288' name='PCLK6'/> </peripheralinstance> <peripheralinstance name='CSIE0'> <vlnvreference library='peripheral' name='csie' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffd5f' loaddress='0xffffd40' name='CSIEP0'/> <attribute content='33554432' name='PCLK0'/> </peripheralinstance> <peripheralinstance name='CSIE1'> <vlnvreference library='peripheral' name='csie' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffd9f' loaddress='0xffffd80' name='CSIEP0'/> <attribute content='33554432' name='PCLK0'/> </peripheralinstance> <peripheralinstance name='CAN0'> <vlnvreference library='peripheral' name='can' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0x84000ff' loaddress='0x8400000' name='busPortGR'/> <packetnetportconnection connection='vcan0' name='CAN'/> <netportconnection connection='INTC0ERR' name='INTERR'/> <netportconnection connection='INTC0REC' name='INTREC'/> <netportconnection connection='INTC0TRX' name='INTTRX'/> <netportconnection connection='INTC0WUPIC' name='INTWUP'/> </peripheralinstance> <peripheralinstance name='CAN1'> <vlnvreference library='peripheral' name='can' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0x84006ff' loaddress='0x8400600' name='busPortGR'/> <packetnetportconnection connection='vcan0' name='CAN'/> <netportconnection connection='INTC0ERR' name='INTERR'/> <netportconnection connection='INTC0REC' name='INTREC'/> <netportconnection connection='INTC0TRX' name='INTTRX'/> <netportconnection connection='INTC0WUPIC' name='INTWUP'/> </peripheralinstance> <peripheralinstance name='ADC0'> <vlnvreference library='peripheral' name='adc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff22f' loaddress='0xffff200' name='ADCP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff270' loaddress='0xffff270' name='ADCP1'/> <attribute content='16777216' name='PCLK1'/> <attribute content='100' name='sample'/> <netportconnection connection='TS0ADTRG0' name='TS0ADT0'/> <netportconnection connection='TS0ADTRG1' name='TS0ADT1'/> <netportconnection connection='TS1ADTRG0' name='TS1ADT0'/> <netportconnection connection='TS1ADTRG1' name='TS1ADT1'/> <netportconnection connection='INTTS0OD' name='INTTS0OD'/> <netportconnection connection='INTTS0CD0' name='INTTS0CD'/> <netportconnection connection='INTTS1OD' name='INTTS1OD'/> <netportconnection connection='INTTS1CD0' name='INTTS1CD'/> <netportconnection connection='INTAD0' name='INTAD'/> <netportconnection connection='ADDMARQ0' name='ADDMARQ'/> <netportconnection connection='DMA0EN' name='INTADEN'/> </peripheralinstance> <peripheralinstance name='ADC1'> <vlnvreference library='peripheral' name='adc' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff26f' loaddress='0xffff240' name='ADCP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff272' loaddress='0xffff272' name='ADCP1'/> <attribute content='16777216' name='PCLK1'/> <attribute content='100' name='sample'/> <netportconnection connection='TS0ADTRG0' name='TS0ADT0'/> <netportconnection connection='TS0ADTRG1' name='TS0ADT1'/> <netportconnection connection='TS1ADTRG0' name='TS1ADT0'/> <netportconnection connection='TS1ADTRG1' name='TS1ADT1'/> <netportconnection connection='INTTS0OD' name='INTTS0OD'/> <netportconnection connection='INTTS0CD0' name='INTTS0CD'/> <netportconnection connection='INTTS1OD' name='INTTS1OD'/> <netportconnection connection='INTTS1CD0' name='INTTS1CD'/> <netportconnection connection='INTAD1' name='INTAD'/> <netportconnection connection='ADDMARQ1' name='ADDMARQ'/> <netportconnection connection='DMA1EN' name='INTADEN'/> </peripheralinstance> <peripheralinstance name='TAA0'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff60f' loaddress='0xffff600' name='TAAP0'/> <netportconnection connection='INTTAA0OV' name='INTTAAOV'/> <netportconnection connection='INTTAA0CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA0CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA1'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff61f' loaddress='0xffff610' name='TAAP0'/> <netportconnection connection='INTTAA1OV' name='INTTAAOV'/> <netportconnection connection='INTTAA1CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA1CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA2'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff62f' loaddress='0xffff620' name='TAAP0'/> <netportconnection connection='INTTAA2OV' name='INTTAAOV'/> <netportconnection connection='INTTAA2CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA2CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA3'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff63f' loaddress='0xffff630' name='TAAP0'/> <netportconnection connection='INTTAA3OV' name='INTTAAOV'/> <netportconnection connection='INTTAA3CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA3CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA4'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff64f' loaddress='0xffff640' name='TAAP0'/> <netportconnection connection='INTTAA4OV' name='INTTAAOV'/> <netportconnection connection='INTTAA4CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA4CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA5'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff65f' loaddress='0xffff650' name='TAAP0'/> <netportconnection connection='INTTAA5OV' name='INTTAAOV'/> <netportconnection connection='INTTAA5CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA5CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA6'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff66f' loaddress='0xffff660' name='TAAP0'/> <netportconnection connection='INTTAA6OV' name='INTTAAOV'/> <netportconnection connection='INTTAA6CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA6CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA7'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff67f' loaddress='0xffff670' name='TAAP0'/> <netportconnection connection='INTTAA7OV' name='INTTAAOV'/> <netportconnection connection='INTTAA7CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA7CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA8'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff68f' loaddress='0xffff680' name='TAAP0'/> <netportconnection connection='INTTAA8OV' name='INTTAAOV'/> <netportconnection connection='INTTAA8CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA8CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TAA9'> <vlnvreference library='peripheral' name='taa' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff6bf' loaddress='0xffff6b0' name='TAAP0'/> <netportconnection connection='INTTAA9OV' name='INTTAAOV'/> <netportconnection connection='INTTAA9CC0' name='INTTAACC0'/> <netportconnection connection='INTTAA9CC1' name='INTTAACC1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TMS0'> <vlnvreference library='peripheral' name='tms' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff5a9' loaddress='0xffff580' name='TMSP0'/> <netportconnection connection='INTTS0OV' name='INTTSOV'/> <netportconnection connection='INTTS0CC0' name='INTTSCC0'/> <netportconnection connection='INTTS0CC1' name='INTTSCC1'/> <netportconnection connection='INTTS0CC2' name='INTTSCC2'/> <netportconnection connection='INTTS0CC3' name='INTTSCC3'/> <netportconnection connection='INTTS0CC4' name='INTTSCC4'/> <netportconnection connection='INTTS0CC5' name='INTTSCC5'/> <netportconnection connection='INTTS0CD0' name='INTTSCD0'/> <netportconnection connection='INTTS0OD' name='INTTSOD'/> <netportconnection connection='INTTS0ER' name='INTTSER'/> <netportconnection connection='INTTS0WN' name='INTTSWN'/> <netportconnection connection='TS0ADTRG0' name='TSADTRG0'/> <netportconnection connection='TS0ADTRG1' name='TSADTRG1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <bridge name='bridge_vfb_0x0FFFF58A_0x0FFFFB48'> <busslaveportconnection connection='vfb' hiaddress='0xffffb51' loaddress='0xffffb48' name='sp'/> <busmasterportconnection connection='vfb' hiaddress='0xffff593' loaddress='0xffff58a' name='mp'/> </bridge> <bridge name='bridge_vfb_0x0FFFF598_0x0FFFFB56'> <busslaveportconnection connection='vfb' hiaddress='0xffffb5d' loaddress='0xffffb56' name='sp'/> <busmasterportconnection connection='vfb' hiaddress='0xffff59f' loaddress='0xffff598' name='mp'/> </bridge> <peripheralinstance name='TMS1'> <vlnvreference library='peripheral' name='tms' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff5e9' loaddress='0xffff5c0' name='TMSP0'/> <netportconnection connection='INTTS1OV' name='INTTSOV'/> <netportconnection connection='INTTS1CC0' name='INTTSCC0'/> <netportconnection connection='INTTS1CC1' name='INTTSCC1'/> <netportconnection connection='INTTS1CC2' name='INTTSCC2'/> <netportconnection connection='INTTS1CC3' name='INTTSCC3'/> <netportconnection connection='INTTS1CC4' name='INTTSCC4'/> <netportconnection connection='INTTS1CC5' name='INTTSCC5'/> <netportconnection connection='INTTS1CD0' name='INTTSCD0'/> <netportconnection connection='INTTS1OD' name='INTTSOD'/> <netportconnection connection='INTTS1ER' name='INTTSER'/> <netportconnection connection='INTTS1WN' name='INTTSWN'/> <netportconnection connection='TS1ADTRG0' name='TSADTRG0'/> <netportconnection connection='TS1ADTRG1' name='TSADTRG1'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <bridge name='bridge_vfb_0x0FFFF5CA_0x0FFFFBC8'> <busslaveportconnection connection='vfb' hiaddress='0xffffbd1' loaddress='0xffffbc8' name='sp'/> <busmasterportconnection connection='vfb' hiaddress='0xffff5d3' loaddress='0xffff5ca' name='mp'/> </bridge> <bridge name='bridge_vfb_0x0FFFF5D8_0x0FFFFBD6'> <busslaveportconnection connection='vfb' hiaddress='0xffffbdd' loaddress='0xffffbd6' name='sp'/> <busmasterportconnection connection='vfb' hiaddress='0xffff5df' loaddress='0xffff5d8' name='mp'/> </bridge> <peripheralinstance name='TMT0'> <vlnvreference library='peripheral' name='tmt' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff69f' loaddress='0xffff690' name='TMTP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff991' loaddress='0xffff990' name='TMTP1'/> <netportconnection connection='INTTT0OV' name='INTTTOV'/> <netportconnection connection='INTTT0CC0' name='INTTTCC0'/> <netportconnection connection='INTTT0CC1' name='INTTTCC1'/> <netportconnection connection='INTTT0EC' name='INTTTEC'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='TMT1'> <vlnvreference library='peripheral' name='tmt' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff6af' loaddress='0xffff6a0' name='TMTP0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff9a1' loaddress='0xffff9a0' name='TMTP1'/> <netportconnection connection='INTTT1OV' name='INTTTOV'/> <netportconnection connection='INTTT1CC0' name='INTTTCC0'/> <netportconnection connection='INTTT1CC1' name='INTTTCC1'/> <netportconnection connection='INTTT1EC' name='INTTTEC'/> <attribute content='33554432' name='PCLK0'/> <attribute content='16777216' name='PCLK1'/> <attribute content='8388608' name='PCLK2'/> <attribute content='4194304' name='PCLK3'/> <attribute content='2097152' name='PCLK4'/> <attribute content='1048576' name='PCLK5'/> <attribute content='262144' name='PCLK7'/> <attribute content='65536' name='PCLK9'/> </peripheralinstance> <peripheralinstance name='RNG0'> <vlnvreference library='peripheral' name='rng' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffff701' loaddress='0xffff700' name='RNGP0'/> </peripheralinstance> <peripheralinstance name='BRG0'> <vlnvreference library='peripheral' name='brg' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffdc1' loaddress='0xffffdc0' name='BRGP0'/> <netportconnection connection='INTBRG0' name='INTBRG'/> <attribute content='16777216' name='PCLK'/> </peripheralinstance> <peripheralinstance name='BRG1'> <vlnvreference library='peripheral' name='brg' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffdd1' loaddress='0xffffdd0' name='BRGP0'/> <netportconnection connection='INTBRG1' name='INTBRG'/> <attribute content='16777216' name='PCLK'/> </peripheralinstance> <peripheralinstance name='BRG2'> <vlnvreference library='peripheral' name='brg' vendor='renesas.ovpworld.org' version='1.0'/> <busslaveportconnection connection='vfb' hiaddress='0xffffde1' loaddress='0xffffde0' name='BRGP0'/> <netportconnection connection='INTBRG2' name='INTBRG'/> <attribute content='33554432' name='PCLK'/> </peripheralinstance> <nets name='nets'> <net name='INTRESET'/> <net name='INTNMI'/> <net name='INTINTP'/> <net name='INTMIRETI'/> <net name='INTINTACK'/> <net name='INTNMI0'/> <net name='INTINT0'/> <net name='INTINT1'/> <net name='INTUC0R'/> <net name='INTINT6'/> <net name='INTUC1R'/> <net name='INTINT7'/> <net name='INTBRG0'/> <net name='INTBRG1'/> <net name='INTINT75'/> <net name='INTCB0T'/> <net name='INTUC2T'/> <net name='INTINT99'/> <net name='INTCB0R'/> <net name='INTUC2R'/> <net name='INTINT100'/> <net name='INTCB0RE'/> <net name='INTUC2RE'/> <net name='INTINT101'/> <net name='INTINT116'/> <net name='INTTS0OV'/> <net name='INTTS0CC0'/> <net name='INTTS0CC1'/> <net name='INTTS0CC2'/> <net name='INTTS0CC3'/> <net name='INTTS0CC4'/> <net name='INTTS0CC5'/> <net name='INTTS0CD0'/> <net name='INTTS0OD'/> <net name='INTTS0ER'/> <net name='INTTS0WN'/> <net name='INTTS1OV'/> <net name='INTTS1CC0'/> <net name='INTTS1CC1'/> <net name='INTTS1CC2'/> <net name='INTTS1CC3'/> <net name='INTTS1CC4'/> <net name='INTTS1CC5'/> <net name='INTTS1CD0'/> <net name='INTTS1OD'/> <net name='INTTS1ER'/> <net name='INTTS1WN'/> <net name='INTTT0OV'/> <net name='INTTT0CC0'/> <net name='INTTT0CC1'/> <net name='INTTT0EC'/> <net name='INTTT1OV'/> <net name='INTTT1CC0'/> <net name='INTTT1CC1'/> <net name='INTTT1EC'/> <net name='INTTAA0OV'/> <net name='INTTAA0CC0'/> <net name='INTTAA0CC1'/> <net name='INTTAA1OV'/> <net name='INTTAA1CC0'/> <net name='INTTAA1CC1'/> <net name='INTTAA2OV'/> <net name='INTTAA2CC0'/> <net name='INTTAA2CC1'/> <net name='INTTAA3OV'/> <net name='INTTAA3CC0'/> <net name='INTTAA3CC1'/> <net name='INTTAA4OV'/> <net name='INTTAA4CC0'/> <net name='INTTAA4CC1'/> <net name='INTTAA5OV'/> <net name='INTTAA5CC0'/> <net name='INTTAA5CC1'/> <net name='INTTAA6OV'/> <net name='INTTAA6CC0'/> <net name='INTTAA6CC1'/> <net name='INTTAA7OV'/> <net name='INTTAA7CC0'/> <net name='INTTAA7CC1'/> <net name='INTTAA8OV'/> <net name='INTTAA8CC0'/> <net name='INTTAA8CC1'/> <net name='INTTAA9OV'/> <net name='INTTAA9CC0'/> <net name='INTTAA9CC1'/> <net name='INTBRG2'/> <net name='INTC0ERR'/> <net name='INTC0WUPIC'/> <net name='INTC0REC'/> <net name='INTC0TRX'/> <net name='INTC1ERR'/> <net name='INTC1WUPIC'/> <net name='INTC1REC'/> <net name='INTC1TRX'/> <net name='INTCB1T'/> <net name='INTCB1R'/> <net name='INTCB1RE'/> <net name='INTUC0RE'/> <net name='INTUC0T'/> <net name='INTUC1RE'/> <net name='INTUC1T'/> <net name='INTAD0'/> <net name='INTAD1'/> <net name='DMA0EN'/> <net name='DMA1EN'/> <net name='ADDMARQ0'/> <net name='ADDMARQ1'/> <net name='TS0ADTRG0'/> <net name='TS0ADTRG1'/> <net name='TS1ADTRG0'/> <net name='TS1ADTRG1'/> </nets> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[252] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/platform/BareMetalV850Single/1.0/platform.igen.xml"
files[252] = "<?xml version='1.0' encoding='UTF-8'?> <hw clp='T' clpAllArgs='T' clpExtArgs='T' clpStdArgs='T' enableintercepts='F' library='platform' name='BareMetalV850Single' purpose='0' releasestatus='4' stoponctrlc='T' vendor='renesas.ovpworld.org' verbose='F' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Bare Metal Platform for an V850 Processor. The bare metal platform instantiates a single V850 processor instance. The processor operate using big endian data ordering. It creates contiguous memory from 0x00000000 to 0xFFFFFFFF. The ICM platform can be passed any application compiled to an V850 elf format. ./platform.exe application.elf'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='BareMetal platform for execution of V850 binary files'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <processorinstance mips='100.000000' name='cpu1'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org' version='1.0'/> <extlibrary directLoad='T' name='v850Newlib_0'> <vlnvreference name='v850Newlib'/> </extlibrary> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='INSTRUCTION'/> <busmasterportconnection connection='bus1' hiaddress='0xffffffff' name='DATA'/> </processorinstance> <bus addresswidth='32' name='bus1'/> <memoryinstance name='memory'> <vlnvreference name='ram'/> <busslaveportconnection connection='bus1' hiaddress='0xffffffff' loaddress='0x0' name='sp1'/> </memoryinstance> <fileversion major='1' minor='0' name='_version_0'/> </hw> ";
fileNames[253] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/processor/v850/1.0/v850.igen.xml"
files[253] = "<?xml version='1.0' encoding='UTF-8'?> <processor QLQualified='T' defaultsemihostlibrary='semihosting' defaultsemihostname='v850Newlib' defaultsemihostvendor='renesas.ovpworld.org' defaultsemihostversion='1.0' elfcode='87' endian='little' family='renesas_v850' gdbpath='$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/v850-elf-gdb' imagefile='model' library='processor' name='v850' procdoc='$IMPERAS_HOME/ImperasLib/source/renesas.ovpworld.org/processor/v850/1.0/doc/OVP_Model_Specific_Information_v850_generic.pdf' releasestatus='4' useindefaultplatform='T' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <elfoption code='36' name='elf36'/> <elfoption code='36' name='elf28913'/> <elfoption code='36' name='elf28927'/> <elfoption code='36' name='elf29819'/> <docsection name='doc' text='Description'> <doctext name='txt' text='V850 Family Processor Model.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Verification'> <doctext name='txt' text='Models have been extensively tested by Imperas, In addition Verification suites have been supplied by Renesas for CORE validation'/> </docsection> <docsection name='doc_3' text='Features'> <doctext name='txt' text='All v850 Instructions are supported. '/> <doctext name='txt_1' text='All Program and System Registers are supported. '/> </docsection> <formalattribute name='variant' type='enumeration'> <docsection name='doc' text='Description'> <doctext name='txt' text='Selects variant (either a generic ISA or a specific model)'/> </docsection> <enum name='V850' value='0'/> <enum name='V850E1' value='1'/> <enum name='V850E1F' value='2'/> <enum name='V850ES' value='3'/> <enum name='V850E2' value='4'/> <enum name='V850E2M' value='5'/> <enum name='V850E2R' value='6'/> </formalattribute> <formalattribute name='verbose' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify verbose output messages'/> </docsection> </formalattribute> <formalattribute name='GDBSIMMODE' type='bool'> <docsection name='doc' text='Description'> <doctext name='txt' text='GDB Simulator Compatibility Mode'/> </docsection> </formalattribute> <busmasterport addresswidth='32' mustbeconnected='T' name='INSTRUCTION'/> <busmasterport addresswidth='32' mustbeconnected='F' name='DATA'/> <netport mustbeconnected='F' name='intp' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Port'/> </docsection> </netport> <netport mustbeconnected='F' name='nmi0' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non-Maskable Interrupt Port'/> </docsection> </netport> <netport mustbeconnected='F' name='reset' type='input'> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset Port'/> </docsection> </netport> <netport mustbeconnected='F' name='mireti' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Return from Interrupt Port'/> </docsection> </netport> <netport mustbeconnected='F' name='intack' type='output'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt Acknowledge Port'/> </docsection> </netport> <command name='isync'> <docsection name='doc' text='Description'> <doctext name='txt' text='specify instruction address range for synchronous execution'/> </docsection> </command> <command name='itrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='enable or disable instruction tracing'/> </docsection> </command> <exceptions name='Exceptions'> <exception code='0' name='reset'> <docsection name='doc' text='Description'> <doctext name='txt' text='Reset Signal Exception'/> </docsection> </exception> <exception code='16' name='nmi0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non Maskable Interrupt(0) Exception'/> </docsection> </exception> <exception code='32' name='nmi1'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non Maskable Interrupt(1) Exception'/> </docsection> </exception> <exception code='48' name='nmi2'> <docsection name='doc' text='Description'> <doctext name='txt' text='Non Maskable Interrupt(2) Exception'/> </docsection> </exception> <exception code='65535' name='intp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Maskable Interrupt Exception - Vector value = (0x0000ffff AND intp)'/> </docsection> </exception> <exception code='64' name='trap0'> <docsection name='doc' text='Description'> <doctext name='txt' text='TRAP0 Exception'/> </docsection> </exception> <exception code='80' name='trap1'> <docsection name='doc' text='Description'> <doctext name='txt' text='TRAP1 Exception'/> </docsection> </exception> <exception code='96' name='ilgop'> <docsection name='doc' text='Description'> <doctext name='txt' text='Illegal OPCODE Exception'/> </docsection> </exception> </exceptions> <registers name='User'> <register name='R0' readonly='T' type='0' width='32'/> <register name='R1' readonly='F' type='0' width='32'/> <register name='R2' readonly='F' type='0' width='32'/> <register name='R3' readonly='F' type='2' width='32'/> <register name='R4' readonly='F' type='0' width='32'/> <register name='R5' readonly='F' type='0' width='32'/> <register name='R6' readonly='F' type='0' width='32'/> <register name='R7' readonly='F' type='0' width='32'/> <register name='R8' readonly='F' type='0' width='32'/> <register name='R9' readonly='F' type='0' width='32'/> <register name='R10' readonly='F' type='0' width='32'/> <register name='R11' readonly='F' type='0' width='32'/> <register name='R12' readonly='F' type='0' width='32'/> <register name='R13' readonly='F' type='0' width='32'/> <register name='R14' readonly='F' type='0' width='32'/> <register name='R15' readonly='F' type='0' width='32'/> <register name='R16' readonly='F' type='0' width='32'/> <register name='R17' readonly='F' type='0' width='32'/> <register name='R18' readonly='F' type='0' width='32'/> <register name='R19' readonly='F' type='0' width='32'/> <register name='R20' readonly='F' type='0' width='32'/> <register name='R21' readonly='F' type='0' width='32'/> <register name='R22' readonly='F' type='0' width='32'/> <register name='R23' readonly='F' type='0' width='32'/> <register name='R24' readonly='F' type='0' width='32'/> <register name='R25' readonly='F' type='0' width='32'/> <register name='R26' readonly='F' type='0' width='32'/> <register name='R27' readonly='F' type='0' width='32'/> <register name='R28' readonly='F' type='0' width='32'/> <register name='R29' readonly='F' type='0' width='32'/> <register name='R30' readonly='F' type='0' width='32'/> <register name='R31' readonly='F' type='0' width='32'/> </registers> <registers name='System'> <register name='EIPC' readonly='T' type='0' width='32'/> <register name='EIPSW' readonly='T' type='0' width='32'/> <register name='FEPC' readonly='T' type='0' width='32'/> <register name='FEPSW' readonly='T' type='0' width='32'/> <register name='ECR' readonly='T' type='0' width='32'/> <register name='PSW' readonly='T' type='0' width='32'/> <register name='SR6' readonly='T' type='0' width='32'/> <register name='SR7' readonly='T' type='0' width='32'/> <register name='SR8' readonly='T' type='0' width='32'/> <register name='SR9' readonly='T' type='0' width='32'/> <register name='SR10' readonly='T' type='0' width='32'/> <register name='SR11' readonly='T' type='0' width='32'/> <register name='SR12' readonly='T' type='0' width='32'/> <register name='SR13' readonly='T' type='0' width='32'/> <register name='SR14' readonly='T' type='0' width='32'/> <register name='SR15' readonly='T' type='0' width='32'/> <register name='SR16' readonly='T' type='0' width='32'/> <register name='SR17' readonly='T' type='0' width='32'/> <register name='SR18' readonly='T' type='0' width='32'/> <register name='SR19' readonly='T' type='0' width='32'/> <register name='SR20' readonly='T' type='0' width='32'/> <register name='SR21' readonly='T' type='0' width='32'/> <register name='SR22' readonly='T' type='0' width='32'/> <register name='SR23' readonly='T' type='0' width='32'/> <register name='SR24' readonly='T' type='0' width='32'/> <register name='SR25' readonly='T' type='0' width='32'/> <register name='SR26' readonly='T' type='0' width='32'/> <register name='SR27' readonly='T' type='0' width='32'/> <register name='SR28' readonly='T' type='0' width='32'/> <register name='SR29' readonly='T' type='0' width='32'/> <register name='SR30' readonly='T' type='0' width='32'/> <register name='SR31' readonly='T' type='0' width='32'/> <register name='PC' readonly='F' type='1' width='32'/> <register name='FP' readonly='T' type='0' width='32'/> </registers> <fileversion major='1' minor='0' name='_version_0'/> </processor> ";
fileNames[254] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/brg/1.0/pse.igen.xml"
files[254] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='brg' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas BRG Baud Rate Generator'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Fully Supported'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK' type='uns32'/> <netport name='BRGOUT' type='output' updatefunctionargument='0'/> <netport name='INTBRG' type='output' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='BRGP0' size='0x2'> <addressblock name='reg0' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PRSM' width='8' writefunction='writePRSM' writemask='23'> <reset mask='255' name='IRESET'/> <field name='BGCS' width='2'/> <field bitoffset='2' name='TODIS' width='1'/> <field bitoffset='4' name='BGCE' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PRSCM' offset='0x1' width='8' writefunction='writePRSCM' writemask='255'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[255] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/memc/1.0/pse.igen.xml"
files[255] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='memc' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas MEMC Bus Control Unit'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <busslaveport addresswidth='32' name='MEMCP0' size='0x10'> <addressblock name='reg0' size='0xc' width='16'> <memorymappedregister access='rw' isvolatile='T' name='BCT0' width='16' writefunction='writeBCT0' writemask='34952'> <reset mask='65535' name='IRESET' value='17476'/> <field bitoffset='3' name='ME0' width='1'/> <field bitoffset='7' name='ME1' width='1'/> <field bitoffset='11' name='ME2' width='1'/> <field bitoffset='15' name='ME3' width='1'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='3'/> <field bitoffset='12' name='__pad12' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCT1' offset='0x2' width='16' writefunction='writeBCT1' writemask='34952'> <reset mask='65535' name='IRESET' value='17476'/> <field bitoffset='3' name='ME4' width='1'/> <field bitoffset='7' name='ME5' width='1'/> <field bitoffset='11' name='ME6' width='1'/> <field bitoffset='15' name='ME7' width='1'/> <field bitoffset='0' name='__pad0' width='3'/> <field bitoffset='4' name='__pad4' width='3'/> <field bitoffset='8' name='__pad8' width='3'/> <field bitoffset='12' name='__pad12' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DWC0' offset='0x4' width='16' writefunction='writeDWC0' writemask='30583'> <reset mask='65535' name='IRESET' value='30583'/> <field name='DW0' width='3'/> <field bitoffset='4' name='DW1' width='3'/> <field bitoffset='8' name='DW2' width='3'/> <field bitoffset='12' name='DW3' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DWC1' offset='0x6' width='16' writefunction='writeDWC1' writemask='30583'> <reset mask='65535' name='IRESET' value='30583'/> <field name='DW4' width='3'/> <field bitoffset='4' name='DW5' width='3'/> <field bitoffset='8' name='DW6' width='3'/> <field bitoffset='12' name='DW7' width='3'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='AWC' offset='0x8' width='16' writefunction='writeAWC'> <reset mask='65535' name='IRESET' value='65535'/> <field name='ASW0' width='1'/> <field bitoffset='1' name='AHW0' width='1'/> <field bitoffset='2' name='ASW1' width='1'/> <field bitoffset='3' name='AHW1' width='1'/> <field bitoffset='4' name='ASW2' width='1'/> <field bitoffset='5' name='AHW2' width='1'/> <field bitoffset='6' name='ASW3' width='1'/> <field bitoffset='7' name='AHW3' width='1'/> <field bitoffset='8' name='ASW4' width='1'/> <field bitoffset='9' name='AHW4' width='1'/> <field bitoffset='10' name='ASW5' width='1'/> <field bitoffset='11' name='AHW5' width='1'/> <field bitoffset='12' name='ASW6' width='1'/> <field bitoffset='13' name='AHW6' width='1'/> <field bitoffset='14' name='ASW7' width='1'/> <field bitoffset='15' name='AHW7' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BCC' offset='0xa' width='16' writefunction='writeBCC' writemask='43690'> <reset mask='65535' name='IRESET' value='43690'/> <field bitoffset='1' name='BC01' width='1'/> <field bitoffset='3' name='BC11' width='1'/> <field bitoffset='5' name='BC21' width='1'/> <field bitoffset='7' name='BC31' width='1'/> <field bitoffset='9' name='BC41' width='1'/> <field bitoffset='11' name='BC51' width='1'/> <field bitoffset='13' name='BC61' width='1'/> <field bitoffset='15' name='BC71' width='1'/> <field bitoffset='0' name='__pad0' width='1'/> <field bitoffset='2' name='__pad2' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> <field bitoffset='6' name='__pad6' width='1'/> <field bitoffset='8' name='__pad8' width='1'/> <field bitoffset='10' name='__pad10' width='1'/> <field bitoffset='12' name='__pad12' width='1'/> <field bitoffset='14' name='__pad14' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0xf' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='DVC' offset='0x0' width='8' writefunction='writeDVC' writemask='129'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[256] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/clkgen/1.0/pse.igen.xml"
files[256] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='clkgen' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas Clock Generator'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <busslaveport addresswidth='32' name='CLKGENP0' size='0x1'> <addressblock name='reg0' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CANCKSEL' offset='0x0' width='8' writefunction='writeCANCKSEL' writemask='1'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='CANCK0' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='CLKGENP1' size='0x1'> <addressblock name='reg0' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CLM' offset='0x0' width='8' writefunction='writeCLM' writemask='3'> <reset mask='255' name='IRESET'/> <field name='CLME' width='1'/> <field bitoffset='1' name='CLMD' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[257] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/tmt/1.0/pse.igen.xml"
files[257] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='tmt' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas TMT Timer/Event Counter T'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Status of Modes - Interval Timer Mode - Supported - External Event Count Mode - Unsupported - External Trigger Pulse Output Mode - Unsupported - One-Shot Pulse Mode - Unsupported - PWM Mode - Unsupported - Free-Running Mode - Supported - Pulse Width Measurement Mode - Unsupported - Triangular Wave PWM Mode - Unsupported - Encoder Compare Mode - Unsupported - Encoder Capture Mode - Unsupported - Encoder Capture Compare Mode - Unsupported - Offset Trigger Generation Mode - Unsupported '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK0' type='uns32'/> <formalattribute name='PCLK1' type='uns32'/> <formalattribute name='PCLK2' type='uns32'/> <formalattribute name='PCLK3' type='uns32'/> <formalattribute name='PCLK4' type='uns32'/> <formalattribute name='PCLK5' type='uns32'/> <formalattribute name='PCLK7' type='uns32'/> <formalattribute name='PCLK9' type='uns32'/> <netport name='TOT0' type='output' updatefunctionargument='0'/> <netport name='TOT1' type='output' updatefunctionargument='0'/> <netport name='TTTTO0' type='output' updatefunctionargument='0'/> <netport name='TTTT01' type='output' updatefunctionargument='0'/> <netport name='TTTICC0' type='output' updatefunctionargument='0'/> <netport name='TTTICC1' type='output' updatefunctionargument='0'/> <netport name='TTTEQC0' type='output' updatefunctionargument='0'/> <netport name='TTTEQC1' type='output' updatefunctionargument='0'/> <netport name='INTTTCC0' type='output' updatefunctionargument='0'/> <netport name='INTTTCC1' type='output' updatefunctionargument='0'/> <netport name='INTTTOV' type='output' updatefunctionargument='0'/> <netport name='INTTTEC' type='output' updatefunctionargument='0'/> <netport name='TIT0' type='input' updatefunction='P_TIT0' updatefunctionargument='0'/> <netport name='TIT1' type='input' updatefunction='P_TIT1' updatefunctionargument='0'/> <netport name='TEVTT' type='input' updatefunction='P_TEVTT' updatefunctionargument='0'/> <netport name='TTRGT' type='input' updatefunction='P_TTRGT' updatefunctionargument='0'/> <netport name='TENCT0' type='input' updatefunction='P_TENCT0' updatefunctionargument='0'/> <netport name='TENCT1' type='input' updatefunction='P_TENCT1' updatefunctionargument='0'/> <netport name='TECRT' type='input' updatefunction='P_TECRT' updatefunctionargument='0'/> <netport name='TTTTI0' type='input' updatefunction='P_TTTTI0' updatefunctionargument='0'/> <netport name='TTTTI1' type='input' updatefunction='P_TTTTI1' updatefunctionargument='0'/> <netport name='TTTENC0' type='input' updatefunction='P_TTTENC0' updatefunctionargument='0'/> <netport name='TTTENC1' type='input' updatefunction='P_TTTENC1' updatefunctionargument='0'/> <netport name='TTTTRG' type='input' updatefunction='P_TTTTRG' updatefunctionargument='0'/> <netport name='TTTEVT' type='input' updatefunction='P_TTTEVT' updatefunctionargument='0'/> <netport name='TTTECR' type='input' updatefunction='P_TTTECR' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='TMTP0' size='0x10'> <addressblock name='reg0' size='0xa' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTL0' width='8' writefunction='writeCTL0' writemask='135'> <reset mask='255' name='IRESET'/> <field name='CKS' width='3'/> <field bitoffset='7' name='CE' width='1'/> <field bitoffset='3' name='__pad3' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL1' offset='0x1' width='8' writefunction='writeCTL1' writemask='111'> <reset mask='255' name='IRESET'/> <field name='MD' width='4'/> <field bitoffset='5' name='EEE' width='1'/> <field bitoffset='6' name='EST' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL2' offset='0x2' width='8' writefunction='writeCTL2' writemask='159'> <reset mask='255' name='IRESET'/> <field name='UDS' width='2'/> <field bitoffset='2' name='ECM' width='2'/> <field bitoffset='4' name='LDE' width='1'/> <field bitoffset='7' name='ECC' width='1'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC0' offset='0x3' width='8' writefunction='writeIOC0' writemask='15'> <reset mask='255' name='IRESET'/> <field name='OE0' width='1'/> <field bitoffset='1' name='OL0' width='1'/> <field bitoffset='2' name='OE1' width='1'/> <field bitoffset='3' name='OL1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC1' offset='0x4' width='8' writefunction='writeIOC1' writemask='15'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IS' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC2' offset='0x5' width='8' writefunction='writeIOC2' writemask='15'> <reset mask='255' name='IRESET'/> <field name='ETS' width='2'/> <field bitoffset='2' name='EES' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC3' offset='0x6' width='8' writefunction='writeIOC3' writemask='255'> <reset mask='255' name='IRESET'/> <field name='EIS' width='2'/> <field bitoffset='2' name='ECS' width='2'/> <field bitoffset='4' name='ACL' width='1'/> <field bitoffset='5' name='BCL' width='1'/> <field bitoffset='6' name='ZCL' width='1'/> <field bitoffset='7' name='SCE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT0' offset='0x7' width='8' writefunction='writeOPT0' writemask='49'> <reset mask='255' name='IRESET'/> <field name='OVF' width='1'/> <field bitoffset='4' name='CCS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT1' offset='0x8' width='8' writefunction='writeOPT1' writemask='7'> <reset mask='255' name='IRESET'/> <field name='ESF' width='1'/> <field bitoffset='1' name='EOF' width='1'/> <field bitoffset='2' name='EUF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT2' offset='0x9' width='8' writefunction='writeOPT2' writemask='1'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='RSF' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0xa' size='0x6' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CCR0' width='16' writefunction='writeCCR0' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR1' offset='0x2' width='16' writefunction='writeCCR1' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNT' offset='0x4' readfunction='readCNT' width='16'> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='TMTP1' size='0x2'> <addressblock name='reg0' size='0x2' width='16'> <memorymappedregister access='rw' isvolatile='T' name='TCW' offset='0x0' width='16' writefunction='writeTCW' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <formalattribute defaultValue='False' name='PlantModelPWMMode' type='bool'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[258] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/UPD70F3441Logic/1.0/pse.igen.xml"
files[258] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='UPD70F3441Logic' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas V850PHO3 / UPD70F3441 Glue Logic'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No known limitations'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <netport name='NMIIN' type='input' updatefunction='P_NMIIN' updatefunctionargument='0'/> <netport name='INTDEDF' type='input' updatefunction='P_INTDEDF' updatefunctionargument='0'/> <netport name='INTDEDR' type='input' updatefunction='P_INTDEDR' updatefunctionargument='0'/> <netport name='INTDEDFR' type='input' updatefunction='P_INTDEDFR' updatefunctionargument='0'/> <netport name='INTOSD' type='input' updatefunction='P_INTOSD' updatefunctionargument='0'/> <netport name='INTP4' type='input' updatefunction='P_INTP4' updatefunctionargument='0'/> <netport name='INTUC0R' type='input' updatefunction='P_INTUC0R' updatefunctionargument='0'/> <netport name='INTP5' type='input' updatefunction='P_INTP5' updatefunctionargument='0'/> <netport name='INTUC1R' type='input' updatefunction='P_INTUC1R' updatefunctionargument='0'/> <netport name='INTBRG0' type='input' updatefunction='P_INTBRG0' updatefunctionargument='0'/> <netport name='INTBRG1' type='input' updatefunction='P_INTBRG1' updatefunctionargument='0'/> <netport name='INTCB0T' type='input' updatefunction='P_INTCB0T' updatefunctionargument='0'/> <netport name='INTUC2T' type='input' updatefunction='P_INTUC2T' updatefunctionargument='0'/> <netport name='INTCB0R' type='input' updatefunction='P_INTCB0R' updatefunctionargument='0'/> <netport name='INTUC2R' type='input' updatefunction='P_INTUC2R' updatefunctionargument='0'/> <netport name='INTP13' type='input' updatefunction='P_INTP13' updatefunctionargument='0'/> <netport name='INTCB0RE' type='input' updatefunction='P_INTCB0RE' updatefunctionargument='0'/> <netport name='INTUC2RE' type='input' updatefunction='P_INTUC2RE' updatefunctionargument='0'/> <netport name='INTDMA3' type='input' updatefunction='P_INTDMA3' updatefunctionargument='0'/> <netport name='INTFL' type='input' updatefunction='P_INTFL' updatefunctionargument='0'/> <netport name='NMIOUT' type='output' updatefunctionargument='0'/> <netport name='INT0' type='output' updatefunctionargument='0'/> <netport name='INT1' type='output' updatefunctionargument='0'/> <netport name='INT6' type='output' updatefunctionargument='0'/> <netport name='INT7' type='output' updatefunctionargument='0'/> <netport name='INT75' type='output' updatefunctionargument='0'/> <netport name='INT99' type='output' updatefunctionargument='0'/> <netport name='INT100' type='output' updatefunctionargument='0'/> <netport name='INT101' type='output' updatefunctionargument='0'/> <netport name='INT116' type='output' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='LOGICP0' size='0x4'> <addressblock name='reg0' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='INTSEL' width='8' writefunction='writeSEL' writemask='157'> <reset mask='255' name='IRESET'/> <field name='BRGSSR' width='1'/> <field bitoffset='4' name='INTSEL4' width='1'/> <field bitoffset='7' name='ISR' width='1'/> <field bitoffset='1' name='__pad1' width='3'/> <field bitoffset='5' name='__pad5' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='INTERRF' offset='0x2' width='8' writefunction='writeERR' writemask='135'> <reset mask='255' name='IRESET'/> <field name='INTERR0' width='1'/> <field bitoffset='1' name='INTERR1' width='1'/> <field bitoffset='2' name='INTERR2' width='1'/> <field bitoffset='7' name='INTERR7' width='1'/> <field bitoffset='3' name='__pad3' width='4'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='LOGICP1' size='0x76'> <addressblock name='reg0' size='0x76' width='8'> <memorymappedregister access='r' isvolatile='T' name='LOGICP0' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='P1' offset='0x2' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM1' offset='0x22' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC1' offset='0x42' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P2' offset='0x4' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM2' offset='0x24' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC2' offset='0x44' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P3' offset='0x6' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM3' offset='0x26' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC3' offset='0x46' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P4' offset='0x8' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM4' offset='0x28' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC4' offset='0x48' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P5' offset='0xa' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM5' offset='0x2a' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC5' offset='0x4a' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P6' offset='0xc' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM6' offset='0x2c' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC6' offset='0x4c' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P7' offset='0xe' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM7' offset='0x2e' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC7' offset='0x4e' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P8' offset='0x10' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM8' offset='0x30' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC8' offset='0x50' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P9' offset='0x12' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM9' offset='0x32' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC9' offset='0x52' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P10' offset='0x14' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM10' offset='0x34' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC10' offset='0x54' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='P11' offset='0x16' width='8' writefunction='writeP'/> <memorymappedregister access='rw' isvolatile='T' name='PM11' offset='0x36' width='8' writefunction='writePM'/> <memorymappedregister access='rw' isvolatile='T' name='PMC11' offset='0x56' width='8' writefunction='writePMC'/> <memorymappedregister access='rw' isvolatile='T' name='PFC1' offset='0x62' width='8' writefunction='writePFC'/> <memorymappedregister access='rw' isvolatile='T' name='PFC2' offset='0x64' width='8' writefunction='writePFC'/> <memorymappedregister access='rw' isvolatile='T' name='PFC4' offset='0x68' width='8' writefunction='writePFC'> <field name='PFC40' width='1'/> <field bitoffset='1' name='PFC41' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PFC7' offset='0x6e' width='8' writefunction='writePFC'/> <memorymappedregister access='rw' isvolatile='T' name='PFC8' offset='0x70' width='8' writefunction='writePFC'/> <memorymappedregister access='rw' isvolatile='T' name='PFC9' offset='0x72' width='8' writefunction='writePFC'/> <memorymappedregister access='rw' isvolatile='T' name='PFC10' offset='0x74' width='8' writefunction='writePFC'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='LOGICP2' size='0xc'> <addressblock name='reg0' size='0xc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='PESC5' width='8' writefunction='writePESC5'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ESOST5' offset='0x2' width='8' writefunction='writeESOST5'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PESC6' offset='0x4' width='8' writefunction='writePESC6'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ESOST6' offset='0x6' width='8' writefunction='writeESOST6'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PESMK5' offset='0x8' width='8' writefunction='writePESMK5'> <reset mask='255' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PESMK6' offset='0xa' width='8' writefunction='writePESMK6'> <reset mask='255' name='IRESET'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='LOGICP3' size='0x1'> <addressblock name='reg0' size='0x1' width='8'> <memorymappedregister access='w' isvolatile='T' name='PRCMD' offset='0x0' width='8' writefunction='writePRCMD'/> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[259] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/bcu/1.0/pse.igen.xml"
files[259] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='bcu' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas BCU Bus Control Unit'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <busslaveport addresswidth='32' name='BCUP0' size='0x10'> <addressblock name='reg0' size='0xa' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CSC0' width='16' writefunction='writeCSCO'> <reset mask='65535' name='IRESET' value='11281'/> <field name='CS0' width='4'/> <field bitoffset='4' name='CS1' width='4'/> <field bitoffset='8' name='CS2' width='4'/> <field bitoffset='12' name='CS3' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CSC1' offset='0x2' width='16' writefunction='writeCSC1'> <reset mask='65535' name='IRESET' value='11281'/> <field name='CS7' width='4'/> <field bitoffset='4' name='CS6' width='4'/> <field bitoffset='8' name='CS5' width='4'/> <field bitoffset='12' name='CS4' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BPC' offset='0x4' width='16' writefunction='writeBPC' writemask='49151'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BSC' offset='0x6' width='16' writefunction='writeBSC'> <reset mask='65535' name='IRESET' value='43690'/> <field name='BS0' width='2'/> <field bitoffset='2' name='BS1' width='2'/> <field bitoffset='4' name='BS2' width='2'/> <field bitoffset='6' name='BS3' width='2'/> <field bitoffset='8' name='BS4' width='2'/> <field bitoffset='10' name='BS5' width='2'/> <field bitoffset='12' name='BS6' width='2'/> <field bitoffset='14' name='BS7' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='BEC' offset='0x8' width='16' writefunction='writeBEC' writemask='21845'> <reset mask='65535' name='IRESET'/> <field name='BE00' width='1'/> <field bitoffset='2' name='BE10' width='1'/> <field bitoffset='4' name='BE20' width='1'/> <field bitoffset='6' name='BE30' width='1'/> <field bitoffset='8' name='BE40' width='1'/> <field bitoffset='10' name='BE50' width='1'/> <field bitoffset='12' name='BE60' width='1'/> <field bitoffset='14' name='BE70' width='1'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> <field bitoffset='5' name='__pad5' width='1'/> <field bitoffset='7' name='__pad7' width='1'/> <field bitoffset='9' name='__pad9' width='1'/> <field bitoffset='11' name='__pad11' width='1'/> <field bitoffset='13' name='__pad13' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0xf' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='VSWC' offset='0x0' width='8' writefunction='writeVSWC'> <reset mask='255' name='IRESET' value='119'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[260] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/taa/1.0/pse.igen.xml"
files[260] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='taa' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas TAA Timer/Event Counter AA'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Status of Modes - Interval Timer Mode - Supported - External Event Count Mode - Unsupported - External Trigger Pulse Output Mode - Unsupported - One-Shot Pulse Mode - Unsupported - PWM Mode - Unsupported - Free-Running Mode - Supported - Pulse Width Measurement Mode - Unsupported '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK0' type='uns32'/> <formalattribute name='PCLK1' type='uns32'/> <formalattribute name='PCLK2' type='uns32'/> <formalattribute name='PCLK3' type='uns32'/> <formalattribute name='PCLK4' type='uns32'/> <formalattribute name='PCLK5' type='uns32'/> <formalattribute name='PCLK7' type='uns32'/> <formalattribute name='PCLK9' type='uns32'/> <netport name='TOAA0' type='output' updatefunctionargument='0'/> <netport name='TOAA1' type='output' updatefunctionargument='0'/> <netport name='INTTAAOV' type='output' updatefunctionargument='0'/> <netport name='INTTAACC0' type='output' updatefunctionargument='0'/> <netport name='INTTAACC1' type='output' updatefunctionargument='0'/> <netport name='TIAA0' type='input' updatefunction='P_TIAA0' updatefunctionargument='0'/> <netport name='TIAA1' type='input' updatefunction='P_TIAA1' updatefunctionargument='0'/> <netport name='TTRGAA' type='input' updatefunction='P_TTRGAA' updatefunctionargument='0'/> <netport name='TEVTAA' type='input' updatefunction='P_TEVTAA' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='TAAP0' size='0x10'> <addressblock name='reg0' size='0x6' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTL0' width='8' writefunction='writeCTL0' writemask='135'> <reset mask='255' name='IRESET'/> <field name='CKS' width='3'/> <field bitoffset='7' name='CE' width='1'/> <field bitoffset='3' name='__pad3' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL1' offset='0x1' width='8' writefunction='writeCTL1' writemask='231'> <reset mask='255' name='IRESET'/> <field name='MD' width='3'/> <field bitoffset='5' name='EEE' width='1'/> <field bitoffset='6' name='EST' width='1'/> <field bitoffset='7' name='SYE' width='1'/> <field bitoffset='3' name='__pad3' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC0' offset='0x2' width='8' writefunction='writeIOC0' writemask='15'> <reset mask='255' name='IRESET'/> <field name='OE0' width='1'/> <field bitoffset='1' name='OL0' width='1'/> <field bitoffset='2' name='OE1' width='1'/> <field bitoffset='3' name='OL1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC1' offset='0x3' width='8' writefunction='writeIOC1' writemask='15'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='IS' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC2' offset='0x4' width='8' writefunction='writeIOC2' writemask='15'> <reset mask='255' name='IRESET'/> <field name='ETS' width='2'/> <field bitoffset='2' name='EES' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT0' offset='0x5' width='8' writefunction='writeOPT0' writemask='49'> <reset mask='255' name='IRESET'/> <field name='OVF' width='1'/> <field bitoffset='4' name='CCS' width='2'/> <field bitoffset='1' name='__pad1' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x6' size='0x6' width='16'> <memorymappedregister access='rw' isvolatile='T' name='CCR0' width='16' writefunction='writeCCR0'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR1' offset='0x2' width='16' writefunction='writeCCR1'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNT' offset='0x4' readfunction='readCNT' width='16'> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0xc' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='IOC4' width='8' writefunction='writeIOC4' writemask='15'> <reset mask='255' name='IRESET'/> <field name='OR0' width='1'/> <field bitoffset='1' name='OS0' width='1'/> <field bitoffset='2' name='OR1' width='1'/> <field bitoffset='3' name='OS1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SVC' offset='0x2' width='8' writefunction='writeSVC'> <reset mask='255' name='IRESET'/> <field name='CSR0' width='1'/> <field bitoffset='1' name='CSD0' width='1'/> <field bitoffset='2' name='CSE0' width='1'/> <field bitoffset='3' name='ENC0' width='1'/> <field bitoffset='4' name='CSR1' width='1'/> <field bitoffset='5' name='CSD1' width='1'/> <field bitoffset='6' name='CSE1' width='1'/> <field bitoffset='7' name='ENC1' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <formalattribute defaultValue='False' name='PlantModelPWM' type='bool'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[261] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/crc/1.0/pse.igen.xml"
files[261] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='crc' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas Cyclic Redundancy Generator'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <busslaveport addresswidth='32' name='CRCP0' size='0x80'> <addressblock name='reg0' size='0x48' width='32'> <memorymappedregister access='rw' isvolatile='T' name='CCRCIN0' width='32' writefunction='writeCCRCIN0'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCD0' offset='0x4' width='32' writefunction='writeCCRCD0'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCIN1' offset='0x8' width='32' writefunction='writeCCRCIN1'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCD1' offset='0xc' width='32' writefunction='writeCCRCD1'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCIN2' offset='0x10' width='32' writefunction='writeCCRCIN2'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCD2' offset='0x14' width='32' writefunction='writeCCRCD2'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCIN3' offset='0x18' width='32' writefunction='writeCCRCIN3'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCD3' offset='0x1c' width='32' writefunction='writeCCRCD3'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCIN4' offset='0x20' width='32' writefunction='writeCCRCIN4'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCRCD4' offset='0x24' width='32' writefunction='writeCCRCD4'> <reset mask='4294967295' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DCRCIN' offset='0x30' width='32' writefunction='writeDCRCIN'/> <memorymappedregister access='rw' isvolatile='T' name='DCRCD' offset='0x34' width='32' writefunction='writeDCRCD'/> <memorymappedregister access='rw' isvolatile='T' name='CRCC' offset='0x40' width='32' writefunction='writeCRCC'> <reset mask='4294967295' name='IRESET'/> <field name='POL' width='1'/> <field bitoffset='1' name='ISZ' width='2'/> <field bitoffset='8' name='CRCEN0' width='1'/> <field bitoffset='9' name='CRCEN1' width='1'/> <field bitoffset='10' name='CRCEN2' width='1'/> <field bitoffset='11' name='CRCEN3' width='1'/> <field bitoffset='12' name='CRCEN4' width='1'/> <field bitoffset='3' name='__pad3' width='5'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[262] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/csib/1.0/pse.igen.xml"
files[262] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='csib' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas CSIB Clocked Serial Interface'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions Clock selection for BRG0, BRG1 or SCKB defaults to PCLK6'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK1' type='uns32'/> <formalattribute name='PCLK2' type='uns32'/> <formalattribute name='PCLK3' type='uns32'/> <formalattribute name='PCLK4' type='uns32'/> <formalattribute name='PCLK5' type='uns32'/> <formalattribute name='PCLK6' type='uns32'/> <netport name='INTCBT' type='output' updatefunctionargument='0'/> <netport name='INTCBR' type='output' updatefunctionargument='0'/> <netport name='INTCBRE' type='output' updatefunctionargument='0'/> <netport name='SOB' type='output' updatefunctionargument='0'/> <netport name='SIB' type='input' updatefunction='P_SIB' updatefunctionargument='0'/> <netport name='SSB' type='input' updatefunction='P_SSB' updatefunctionargument='0'/> <netport name='SCKB' type='inout' updatefunction='P_SCKB' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='CSIBP0' size='0x8'> <addressblock name='reg0' size='0x4' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTL0' width='8' writefunction='writeCTL0' writemask='247'> <reset mask='255' name='IRESET' value='1'/> <field name='SCE' width='1'/> <field bitoffset='1' name='TMS' width='1'/> <field bitoffset='2' name='SSE' width='1'/> <field bitoffset='4' name='DIR' width='1'/> <field bitoffset='5' name='RXE' width='1'/> <field bitoffset='6' name='TXE' width='1'/> <field bitoffset='7' name='PWR' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL1' offset='0x1' width='8' writefunction='writeCTL1' writemask='31'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='CKS' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL2' offset='0x2' width='8' writefunction='writeCTL2' writemask='15'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='CL' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='STR' offset='0x3' width='8' writefunction='writeSTR' writemask='129'> <reset mask='255' name='IRESET'/> <field name='OVE' width='1'/> <field bitoffset='7' name='TSF' width='1'/> <field bitoffset='1' name='__pad1' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x4' size='0x4' width='16'> <memorymappedregister access='r' isvolatile='T' name='RX' readfunction='readRX' width='16'> <reset mask='65535' name='IRESET'/> <field name='RXL' width='8'/> <field bitoffset='8' name='RXH' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TX' offset='0x2' readfunction='readTX' width='16' writefunction='writeTX'> <reset mask='65535' name='IRESET'/> <field name='TXL' width='8'/> <field bitoffset='8' name='TXH' width='8'/> </memorymappedregister> </addressblock> </busslaveport> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[263] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/tms/1.0/pse.igen.xml"
files[263] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='tms' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas TMS Timer/Event Counter S'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Status of Modes - Interval Timer Mode - Supported - External Event Count Mode - Untested - External Trigger Pulse Output Mode - Unsupported - One-Shot Pulse Mode - Unsupported - PWM Mode - Unsupported - Free-Running Mode - Supported - Triangular-Wave PWM Mode - Unsupported - High Accuracy T-PWM Mode - Unsupported - PWM Mode with Dead Time - Unsupported - 120Deg Excitation Mode - Unsupported - Special 120Deg Excitation Mode - Unsupported - Special Pattern Output Mode - Unsupported '/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK0' type='uns32'/> <formalattribute name='PCLK1' type='uns32'/> <formalattribute name='PCLK2' type='uns32'/> <formalattribute name='PCLK3' type='uns32'/> <formalattribute name='PCLK4' type='uns32'/> <formalattribute name='PCLK5' type='uns32'/> <formalattribute name='PCLK7' type='uns32'/> <formalattribute name='PCLK9' type='uns32'/> <formalattribute defaultValue='0' max='9' min='0' name='PCLK_DEF' type='uns32'/> <formalattribute defaultValue='0' name='PARAM_01' type='uns32'/> <netport name='TOS0' type='output' updatefunctionargument='0'/> <netport name='TOS1' type='output' updatefunctionargument='0'/> <netport name='TOS2' type='output' updatefunctionargument='0'/> <netport name='TOS3' type='output' updatefunctionargument='0'/> <netport name='TOS4' type='output' updatefunctionargument='0'/> <netport name='TOS5' type='output' updatefunctionargument='0'/> <netport name='TOS6' type='output' updatefunctionargument='0'/> <netport name='TOS7' type='output' updatefunctionargument='0'/> <netport name='TSADTRG0' type='output' updatefunctionargument='0'/> <netport name='TSADTRG1' type='output' updatefunctionargument='0'/> <netport name='TSAEDO' type='output' updatefunctionargument='0'/> <netport name='TSESG' type='output' updatefunctionargument='0'/> <netport name='TSTSF' type='output' updatefunctionargument='0'/> <netport name='INTTSCC0' type='output' updatefunctionargument='0'/> <netport name='INTTSCC1' type='output' updatefunctionargument='0'/> <netport name='INTTSCC2' type='output' updatefunctionargument='0'/> <netport name='INTTSCC3' type='output' updatefunctionargument='0'/> <netport name='INTTSCC4' type='output' updatefunctionargument='0'/> <netport name='INTTSCC5' type='output' updatefunctionargument='0'/> <netport name='INTTSCD0' type='output' updatefunctionargument='0'/> <netport name='INTTSOD' type='output' updatefunctionargument='0'/> <netport name='INTTSOV' type='output' updatefunctionargument='0'/> <netport name='INTTSER' type='output' updatefunctionargument='0'/> <netport name='INTTSWN' type='output' updatefunctionargument='0'/> <netport name='TTRGS' type='input' updatefunction='P_TTRGS' updatefunctionargument='0'/> <netport name='TEVTS' type='input' updatefunction='P_TEVTS' updatefunctionargument='0'/> <netport name='TAPTS0' type='input' updatefunction='P_TAPTS0' updatefunctionargument='0'/> <netport name='TAPTS1' type='input' updatefunction='P_TAPTS1' updatefunctionargument='0'/> <netport name='TAPTS2' type='input' updatefunction='P_TAPTS2' updatefunctionargument='0'/> <netport name='ESO' type='input' updatefunction='P_ESO' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='TMSP0' size='0x2a'> <addressblock name='reg0' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTL0' width='8' writefunction='writeCTL0' writemask='135'> <reset mask='255' name='IRESET'/> <field name='CKS' width='3'/> <field bitoffset='7' name='CE' width='1'/> <field bitoffset='3' name='__pad3' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL1' offset='0x1' width='8' writefunction='writeCTL1' writemask='111'> <reset mask='255' name='IRESET'/> <field name='MD' width='4'/> <field bitoffset='5' name='EEE' width='1'/> <field bitoffset='6' name='EST' width='1'/> <field bitoffset='4' name='__pad4' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x2' size='0x2' width='16'> <memorymappedregister access='rw' isvolatile='T' name='IOC0' offset='0x0' readfunction='readIOC0' width='16' writefunction='writeIOC0' writemask='65535'> <reset mask='65535' name='IRESET'/> <field name='OE0' width='1'/> <field bitoffset='1' name='OL0' width='1'/> <field bitoffset='2' name='OE1' width='1'/> <field bitoffset='3' name='OL1' width='1'/> <field bitoffset='4' name='OE2' width='1'/> <field bitoffset='5' name='OL2' width='1'/> <field bitoffset='6' name='OE3' width='1'/> <field bitoffset='7' name='OL3' width='1'/> <field bitoffset='8' name='OE4' width='1'/> <field bitoffset='9' name='OL4' width='1'/> <field bitoffset='10' name='OE5' width='1'/> <field bitoffset='11' name='OL5' width='1'/> <field bitoffset='12' name='OE6' width='1'/> <field bitoffset='13' name='OL6' width='1'/> <field bitoffset='14' name='OE7' width='1'/> <field bitoffset='15' name='OL7' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0x4' size='0x6' width='8'> <memorymappedregister access='rw' isvolatile='T' name='IOC2' width='8' writefunction='writeIOC2' writemask='15'> <reset mask='255' name='IRESET'/> <field name='ETS' width='2'/> <field bitoffset='2' name='EES' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IOC4' offset='0x1' width='8' writefunction='writeIOC4' writemask='117'> <reset mask='255' name='IRESET'/> <field name='EOC' width='1'/> <field bitoffset='2' name='WOC' width='1'/> <field bitoffset='4' name='BA' width='3'/> <field bitoffset='1' name='__pad1' width='1'/> <field bitoffset='3' name='__pad3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT0' offset='0x2' width='8' writefunction='writeOPT0' writemask='15'> <reset mask='255' name='IRESET'/> <field name='OVF' width='1'/> <field bitoffset='1' name='CUF' width='1'/> <field bitoffset='2' name='CMS' width='1'/> <field bitoffset='3' name='DSE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT4' offset='0x4' width='8' writefunction='writeOPT4' writemask='143'> <reset mask='255' name='IRESET'/> <field name='IPC' width='3'/> <field bitoffset='3' name='PSC' width='1'/> <field bitoffset='7' name='SOC' width='1'/> <field bitoffset='4' name='__pad4' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT5' offset='0x5' width='8' writefunction='writeOPT5' writemask='255'> <reset mask='255' name='IRESET'/> <field name='OPF' width='3'/> <field bitoffset='3' name='TSF' width='1'/> <field bitoffset='4' name='PTS' width='1'/> <field bitoffset='5' name='PSS' width='1'/> <field bitoffset='6' name='POT' width='1'/> <field bitoffset='7' name='ADC' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT7' offset='0x3' width='8' writefunction='writeOPT7' writemask='63'> <reset mask='255' name='IRESET'/> <field name='TOS' width='1'/> <field bitoffset='1' name='PTC' width='2'/> <field bitoffset='3' name='TDC' width='1'/> <field bitoffset='4' name='PPC' width='1'/> <field bitoffset='5' name='IDC' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg3' offset='0xa' size='0x20' width='16'> <memorymappedregister access='rw' isvolatile='T' name='OPT1' readfunction='readOPT1' width='16' writefunction='writeOPT1' writemask='8191'> <field name='ID' width='5'/> <field bitoffset='5' name='RDE' width='1'/> <field bitoffset='6' name='IOE' width='1'/> <field bitoffset='7' name='ICE' width='1'/> <field bitoffset='8' name='RBE' width='1'/> <field bitoffset='9' name='RTE' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT2' offset='0x16' readfunction='readOPT2' width='16' writefunction='writeOPT2' writemask='65535'> <reset mask='65535' name='IRESET'/> <field name='AT00' width='1'/> <field bitoffset='1' name='AT01' width='1'/> <field bitoffset='2' name='AT02' width='1'/> <field bitoffset='3' name='AT03' width='1'/> <field bitoffset='4' name='AT04' width='1'/> <field bitoffset='5' name='AT05' width='1'/> <field bitoffset='6' name='AT06' width='1'/> <field bitoffset='7' name='AT07' width='1'/> <field bitoffset='8' name='ACC0' width='1'/> <field bitoffset='9' name='ACC1' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT3' offset='0x18' readfunction='readOPT3' width='16' writefunction='writeOPT3' writemask='1023'> <reset mask='65535' name='IRESET'/> <field name='AT00' width='1'/> <field bitoffset='1' name='AT01' width='1'/> <field bitoffset='2' name='AT02' width='1'/> <field bitoffset='3' name='AT03' width='1'/> <field bitoffset='4' name='AT04' width='1'/> <field bitoffset='5' name='AT05' width='1'/> <field bitoffset='6' name='AT06' width='1'/> <field bitoffset='7' name='AT07' width='1'/> <field bitoffset='8' name='ACC2' width='1'/> <field bitoffset='9' name='ACC3' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT6' offset='0x1a' readfunction='readOPT6' width='16' writefunction='writeOPT6' writemask='511'> <reset mask='65535' name='IRESET'/> <field name='RSF' width='1'/> <field bitoffset='1' name='SUF' width='1'/> <field bitoffset='2' name='TBF' width='1'/> <field bitoffset='3' name='PEF' width='1'/> <field bitoffset='4' name='PRF' width='1'/> <field bitoffset='5' name='NDF' width='1'/> <field bitoffset='6' name='TDF' width='1'/> <field bitoffset='7' name='PTF' width='1'/> <field bitoffset='8' name='PPF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC0' offset='0x4' width='16' writefunction='writeDTC0' writemask='1022'> <reset mask='65535' name='IRESET'/> <field bitoffset='1' name='DTV' width='9'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTC1' offset='0x2' width='16' writefunction='writeDTC1' writemask='1022'> <reset mask='65535' name='IRESET'/> <field bitoffset='1' name='DTV' width='9'/> <field bitoffset='0' name='__pad0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PAT0' offset='0xc' width='16' writefunction='writePAT0' writemask='65535'> <reset mask='65535' name='IRESET'/> <field name='SP0' width='4'/> <field bitoffset='4' name='SP1' width='4'/> <field bitoffset='8' name='SP2' width='4'/> <field bitoffset='12' name='SP3' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='PAT1' offset='0xa' width='16' writefunction='writePAT1' writemask='65535'> <reset mask='65535' name='IRESET'/> <field name='SP4' width='4'/> <field bitoffset='4' name='SP5' width='4'/> <field bitoffset='8' name='SP6' width='4'/> <field bitoffset='12' name='SP7' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR0' offset='0xe' width='16' writefunction='writeCCR0' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR1' offset='0x14' width='16' writefunction='writeCCR1' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR2' offset='0x12' width='16' writefunction='writeCCR2' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR3' offset='0x10' width='16' writefunction='writeCCR3' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR4' offset='0x8' width='16' writefunction='writeCCR4' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CCR5' offset='0x6' width='16' writefunction='writeCCR5' writemask='65535'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='CNT' offset='0x1c' readfunction='readCNT' width='16'> <reset mask='65535' name='IRESET'/> <field name='MODE' width='1'/> <field bitoffset='1' name='VAL' width='15'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='SBC' offset='0x1e' readfunction='readSBC' width='16'> <reset mask='65535' name='IRESET'/> <field name='MODE' width='1'/> <field bitoffset='1' name='SVAL' width='15'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[264] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/dma/1.0/pse.igen.xml"
files[264] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='dma' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas DMA Controller'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Initial implementation to support CAN DMA message transfer only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <busmasterport addresswidth='28' name='DMAPM'/> <busslaveport addresswidth='32' name='DMAP0' size='0x10'> <addressblock name='abc' size='0x10' width='16'> <memorymappedregister access='rw' isvolatile='T' name='DMAWC0' readfunction='readDMAWC0' width='16' writefunction='writeDMAWC0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Wait Control Register 0'/> </docsection> <reset mask='65535' name='reset' value='55'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMAWC1' offset='0x2' readfunction='readDMAWC1' width='16' writefunction='writeDMAWC1'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Wait Control Register 1'/> </docsection> <reset mask='65535' name='reset' value='7'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='DMAP1' size='0x100'> <addressblock name='abw' size='0x24' width='16'> <memorymappedregister access='rw' isvolatile='T' name='MAR0' readfunction='readMAR0' width='16' writefunction='writeMAR0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR1' offset='0x2' readfunction='readMAR1' width='16' writefunction='writeMAR1'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR2' offset='0x4' readfunction='readMAR2' width='16' writefunction='writeMAR2'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR3' offset='0x6' readfunction='readMAR3' width='16' writefunction='writeMAR3'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR4' offset='0x8' readfunction='readMAR4' width='16' writefunction='writeMAR4'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR5' offset='0xa' readfunction='readMAR5' width='16' writefunction='writeMAR5'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR6' offset='0xc' readfunction='readMAR6' width='16' writefunction='writeMAR6'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR7' offset='0xe' readfunction='readMAR7' width='16' writefunction='writeMAR7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR8' offset='0x10' readfunction='readMAR8' width='16' writefunction='writeMAR8'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='MAR9' offset='0x12' readfunction='readMAR9' width='16' writefunction='writeMAR9'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Memory Start Address Register'/> </docsection> <reset mask='65535' name='reset'/> </memorymappedregister> </addressblock> <addressblock name='abb' offset='0x24' size='0xdc' width='8'> <memorymappedregister access='rw' isvolatile='T' name='SAR2' readfunction='readSAR2' width='8' writefunction='writeSAR2' writemask='15'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer SFR Start Adrress Register 2'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='0' name='SAR' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='SAR3' offset='0x2' readfunction='readSAR3' width='8' writefunction='writeSAR3' writemask='15'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer SFR Start Adrress Register 3'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='0' name='SAR' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR4' offset='0x64' readfunction='readDTFR4' width='8' writefunction='writeDTFR4'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Trigger Factor register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='0' name='IFCn' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR5' offset='0x66' readfunction='readDTFR5' width='8' writefunction='writeDTFR5'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Trigger Factor register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='0' name='IFCn' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR6' offset='0x68' readfunction='readDTFR6' width='8' writefunction='writeDTFR6'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Trigger Factor register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='0' name='IFCn' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTFR7' offset='0x6a' readfunction='readDTFR7' width='8' writefunction='writeDTFR7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Trigger Factor register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='0' name='IFCn' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR0' offset='0x1c' readfunction='readDTCR0' width='8' writefunction='writeDTCR0'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR1' offset='0x1e' readfunction='readDTCR1' width='8' writefunction='writeDTCR1'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR2' offset='0x20' readfunction='readDTCR2' width='8' writefunction='writeDTCR2'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR3' offset='0x22' readfunction='readDTCR3' width='8' writefunction='writeDTCR3'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR4' offset='0x24' readfunction='readDTCR4' width='8' writefunction='writeDTCR4'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR5' offset='0x26' readfunction='readDTCR5' width='8' writefunction='writeDTCR5'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR6' offset='0x28' readfunction='readDTCR6' width='8' writefunction='writeDTCR6'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR7' offset='0x2a' readfunction='readDTCR7' width='8' writefunction='writeDTCR7'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR8' offset='0x2c' readfunction='readDTCR8' width='8' writefunction='writeDTCR8'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DTCR9' offset='0x2e' readfunction='readDTCR9' width='8' writefunction='writeDTCR9'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Transfer Count register'/> </docsection> <reset mask='255' name='reset'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMASL' offset='0x3e' readfunction='readDMASL' width='8' writefunction='writeDMASL'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Status Register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='7' name='DMAS7' width='1'/> <field bitoffset='6' name='DMAS6' width='1'/> <field bitoffset='5' name='DMAS5' width='1'/> <field bitoffset='4' name='DMAS4' width='1'/> <field bitoffset='3' name='DMAS3' width='1'/> <field bitoffset='2' name='DMAS2' width='1'/> <field bitoffset='1' name='DMAS1' width='1'/> <field name='DMAS0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMAMCL' offset='0x3c' readfunction='readDMAMCL' width='8' writefunction='writeDMAMCL'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Mode Control Register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='7' name='DE7' width='1'/> <field bitoffset='6' name='DE6' width='1'/> <field bitoffset='5' name='DE5' width='1'/> <field bitoffset='4' name='DE4' width='1'/> <field bitoffset='3' name='DE3' width='1'/> <field bitoffset='2' name='DE2' width='1'/> <field bitoffset='1' name='DE1' width='1'/> <field name='DE0' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='DMADSCL' offset='0x40' readfunction='readDMADSCL' width='8' writefunction='writeDMADSCL' writemask='240'> <docsection name='doc' text='Description'> <doctext name='txt' text='DMA Controller Data Size Control Register'/> </docsection> <reset mask='255' name='reset'/> <field bitoffset='7' name='DMADCS7' width='1'/> <field bitoffset='6' name='DMADCS6' width='1'/> <field bitoffset='5' name='DMADCS5' width='1'/> <field bitoffset='4' name='DMADCS4' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='INTDMA0' type='output' updatefunctionargument='0'/> <netport name='INTDMA1' type='output' updatefunctionargument='0'/> <netport name='INTDMA2' type='output' updatefunctionargument='0'/> <netport name='INTDMA3' type='output' updatefunctionargument='0'/> <netport name='INTDMA4' type='output' updatefunctionargument='0'/> <netport name='INTDMA5' type='output' updatefunctionargument='0'/> <netport name='INTDMA6' type='output' updatefunctionargument='0'/> <netport name='INTDMA7' type='output' updatefunctionargument='0'/> <netport name='INTDMA8' type='output' updatefunctionargument='0'/> <netport name='INTDMA9' type='output' updatefunctionargument='0'/> <netport name='DMA0EN' type='output' updatefunctionargument='0'/> <netport name='DMA1EN' type='output' updatefunctionargument='0'/> <netport name='ADDMARQ0' type='input' updatefunction='triggerADDMARQ0' updatefunctionargument='0'/> <netport name='ADDMARQ1' type='input' updatefunction='triggerADDMARQ1' updatefunctionargument='0'/> <netport name='INTTS0CD' type='input' updatefunction='triggerINTTS0CD' updatefunctionargument='0'/> <netport name='INTTS1CD' type='input' updatefunction='triggerINTTS1CD' updatefunctionargument='0'/> <netport name='INTCE0C' type='input' updatefunction='triggerINTCE0C' updatefunctionargument='0'/> <netport name='INTCE1C' type='input' updatefunction='triggerINTCE1C' updatefunctionargument='0'/> <netport name='INTBE0R' type='input' updatefunction='triggerINTBE0R' updatefunctionargument='0'/> <netport name='INTBE1R' type='input' updatefunction='triggerINTBE1R' updatefunctionargument='0'/> <netport name='INTUC0R' type='input' updatefunction='triggerINTUC0R' updatefunctionargument='0'/> <netport name='INTUC1R' type='input' updatefunction='triggerINTUC1R' updatefunctionargument='0'/> <netport name='INTUC2R' type='input' updatefunction='triggerINTUC2R' updatefunctionargument='0'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[265] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/uartc/1.0/pse.igen.xml"
files[265] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='uartc' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas UARTC Asynchronous Serial Interface'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No Support for pin level transitions'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK0' type='uns32'/> <formalattribute name='PCLK1' type='uns32'/> <formalattribute name='PCLK2' type='uns32'/> <formalattribute name='PCLK3' type='uns32'/> <formalattribute name='PCLK4' type='uns32'/> <formalattribute name='PCLK5' type='uns32'/> <formalattribute name='PCLK7' type='uns32'/> <formalattribute name='PCLK9' type='uns32'/> <netport name='INTUCT' type='output' updatefunctionargument='0'/> <netport name='INTUCR' type='output' updatefunctionargument='0'/> <netport name='INTUCRE' type='output' updatefunctionargument='0'/> <netport name='TXDC' type='output' updatefunctionargument='0'/> <netport name='RXDC' type='input' updatefunction='P_RXDC' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='UARTP0' size='0x10'> <addressblock name='reg0' size='0x5' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTL0' width='8' writefunction='writeCTL0'> <reset mask='255' name='IRESET' value='16'/> <field name='SL' width='1'/> <field bitoffset='1' name='CL' width='1'/> <field bitoffset='2' name='PS' width='2'/> <field bitoffset='4' name='DIR' width='1'/> <field bitoffset='5' name='RXE' width='1'/> <field bitoffset='6' name='TXE' width='1'/> <field bitoffset='7' name='PWR' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL1' offset='0x1' width='8' writefunction='writeCTL1'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='CKS' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL2' offset='0x2' width='8' writefunction='writeCTL2'> <reset mask='255' name='IRESET' value='255'/> <field bitoffset='0' name='BRS' width='8'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT0' offset='0x3' width='8' writefunction='writeOPT0'> <reset mask='255' name='IRESET' value='20'/> <field name='RDL' width='1'/> <field bitoffset='1' name='TDL' width='1'/> <field bitoffset='2' name='SLS' width='3'/> <field bitoffset='5' name='STT' width='1'/> <field bitoffset='6' name='SRT' width='1'/> <field bitoffset='7' name='SRF' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='STR' offset='0x4' width='8' writefunction='writeSTR' writemask='135'> <reset mask='255' name='IRESET'/> <field name='OVE' width='1'/> <field bitoffset='1' name='FE' width='1'/> <field bitoffset='2' name='PE' width='1'/> <field bitoffset='7' name='TSF' width='1'/> <field bitoffset='3' name='__pad3' width='4'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x6' size='0x4' width='16'> <memorymappedregister access='r' isvolatile='T' name='RX' readfunction='readRX' width='16'> <reset mask='65535' name='IRESET' value='511'/> <field name='RXL' width='8'/> <field bitoffset='8' name='B9' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TX' offset='0x2' readfunction='readTX' width='16' writefunction='writeTX'> <reset mask='65535' name='IRESET' value='511'/> <field name='TXL' width='8'/> <field bitoffset='8' name='B9' width='1'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0xa' size='0x5' width='8'> <memorymappedregister access='rw' isvolatile='T' name='OPT1' width='8' writefunction='writeOPT1' writemask='1'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='EBE' width='1'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='OPT2' offset='0x1' width='8'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='RSF' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <formalmacro name='BHM_SER_OPEN_AUTO_FORMALS'/> <formalmacro name='BHM_RECORD_REPLAY_FORMALS'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[266] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/can/1.0/pse.igen.xml"
files[266] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='can' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas CAN interface. This is an interface between the CAN controller register interface and a PacketNet can interface.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No CRC generation or checking.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='V850E/PHO3 uPD70F3441, uPD70F3483: R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <netport name='INTTRX' type='output' updatefunctionargument='0'/> <netport name='INTREC' type='output' updatefunctionargument='0'/> <netport name='INTERR' type='output' updatefunctionargument='0'/> <netport name='INTWUP' type='output' updatefunctionargument='0'/> <packetnetport maxbytes='128' mustbeconnected='F' name='CAN' updatefunction='canrx' updatefunctionargument='0'/> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortGR' size='0x100'> <addressblock name='GR1' size='0x52' width='16'> <memorymappedregister access='rw' isvolatile='T' name='GMCTRL' readfunction='readGMCTRL' viewfunction='viewGMCTRL' width='16' writefunction='writeGMCTRL'/> <memorymappedregister access='rw' isvolatile='T' name='GMCS' offset='0x2' readfunction='readGMCS' viewfunction='viewGMCS' width='8' writefunction='writeGMCS'/> <memorymappedregister access='rw' isvolatile='T' name='GMABT' offset='0x6' readfunction='readGMABT' viewfunction='viewGMABT' width='16' writefunction='writeGMABT'/> <memorymappedregister access='rw' isvolatile='T' name='GMABTD' offset='0x8' readfunction='readGMABTD' viewfunction='viewGMABTD' width='8' writefunction='writeGMABTD'/> <memorymappedregister access='rw' isvolatile='T' name='MASK1L' offset='0x40' readfunction='readMASKL' userdata='0x1' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK1H' offset='0x42' readfunction='readMASKH' userdata='0x1' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='MASK2L' offset='0x44' readfunction='readMASKL' userdata='0x2' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK2H' offset='0x46' readfunction='readMASKH' userdata='0x2' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='MASK3L' offset='0x48' readfunction='readMASKL' userdata='0x3' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK3H' offset='0x4a' readfunction='readMASKH' userdata='0x3' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='MASK4L' offset='0x4c' readfunction='readMASKL' userdata='0x4' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK4H' offset='0x4e' readfunction='readMASKH' userdata='0x4' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='CTRL' offset='0x50' readfunction='readCTRL' viewfunction='viewCTRL' width='16' writefunction='writeCTRL'/> </addressblock> <addressblock name='GR2' offset='0x52' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='LEC' readfunction='readLEC' viewfunction='viewLEC' width='8' writefunction='writeLEC'/> <memorymappedregister access='r' isvolatile='T' name='INFO' offset='0x1' readfunction='readINFO' viewfunction='viewINFO' width='8'/> </addressblock> <addressblock name='GR3' offset='0x54' size='0x14' width='16'> <memorymappedregister access='r' isvolatile='T' name='ERC' readfunction='readERC' viewfunction='viewERC' width='16'/> <memorymappedregister access='rw' isvolatile='T' name='IE' offset='0x2' readfunction='readIE' viewfunction='viewIE' width='16' writefunction='writeIE'/> <memorymappedregister access='rw' isvolatile='T' name='INTS' offset='0x4' readfunction='readINTS' viewfunction='viewINTS' width='16' writefunction='writeINTS'/> <memorymappedregister access='rw' isvolatile='T' name='BRP' offset='0x6' readfunction='readBRP' viewfunction='viewBRP' width='8' writefunction='writeBRP'/> <memorymappedregister access='rw' isvolatile='T' name='BTR' offset='0x8' readfunction='readBTR' viewfunction='viewBTR' width='16' writefunction='writeBTR'/> <memorymappedregister access='r' isvolatile='T' name='LIPT' offset='0xa' readfunction='readLIPT' viewfunction='viewLIPT' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='RGPT' offset='0xc' readfunction='readRGPT' viewfunction='viewRGPT' width='16' writefunction='writeRGPT'/> <memorymappedregister access='r' isvolatile='T' name='LOPT' offset='0xe' readfunction='readLOPT' viewfunction='viewLOPT' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='TGPT' offset='0x10' readfunction='readTGPT' viewfunction='viewTGPT' width='16' writefunction='writeTGPT'/> <memorymappedregister access='rw' isvolatile='T' name='TS' offset='0x12' readfunction='readTS' viewfunction='viewTS' width='16' writefunction='writeTS'/> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[267] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/can/1.1/pse.igen.xml"
files[267] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='can' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.1' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Renesas CAN interface. This is an interface between the CAN controller register interface and a PacketNet can interface.'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='No CRC generation or checking.'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='VFOREST: R01UH0021EJ0200, Rev. 2.00, Aug 5, 2010'/> </docsection> <netport name='INTTRX' type='output' updatefunctionargument='0'/> <netport name='INTREC' type='output' updatefunctionargument='0'/> <netport name='INTERR' type='output' updatefunctionargument='0'/> <netport name='INTWUP' type='output' updatefunctionargument='0'/> <packetnetport maxbytes='128' mustbeconnected='F' name='CAN' updatefunction='canrx' updatefunctionargument='0'/> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortMR' size='0x300'> <addressblock name='MR' size='0x300' width='16'> <memorymappedregister access='rw' isvolatile='T' name='GMCS' offset='0x8' readfunction='readGMCS' viewfunction='viewGMCS' width='8' writefunction='writeGMCS'/> <memorymappedregister access='rw' isvolatile='T' name='GMABTD' offset='0x20' readfunction='readGMABTD' viewfunction='viewGMABTD' width='8' writefunction='writeGMABTD'/> <memorymappedregister access='rw' isvolatile='T' name='LEC' offset='0x248' readfunction='readLEC' viewfunction='viewLEC' width='8' writefunction='writeLEC'/> <memorymappedregister access='rw' isvolatile='T' name='INFO' offset='0x24c' readfunction='readINFO' viewfunction='viewINFO' width='8' writefunction='writeINFO'/> <memorymappedregister access='rw' isvolatile='T' name='BRP' offset='0x268' readfunction='readBRP' viewfunction='viewBRP' width='8' writefunction='writeBRP'/> <memorymappedregister access='rw' isvolatile='T' name='LIPT' offset='0x278' readfunction='readLIPT' viewfunction='viewLIPT' width='8'/> <memorymappedregister access='rw' isvolatile='T' name='LOPT' offset='0x288' readfunction='readLOPT' viewfunction='viewLOPT' width='8'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortMDB' size='0x1000'> <addressblock name='MDB' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MDATA000' readfunction='readMDATA' userdata='0x0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA100' offset='0x4' readfunction='readMDATA' userdata='0x1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA200' offset='0x8' readfunction='readMDATA' userdata='0x2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA300' offset='0xc' readfunction='readMDATA' userdata='0x3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA400' offset='0x10' readfunction='readMDATA' userdata='0x4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA500' offset='0x14' readfunction='readMDATA' userdata='0x5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA600' offset='0x18' readfunction='readMDATA' userdata='0x6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA700' offset='0x1c' readfunction='readMDATA' userdata='0x7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC00' offset='0x20' readfunction='readMDLC' userdata='0x0' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF00' offset='0x24' readfunction='readMCONF' userdata='0x0' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA001' offset='0x80' readfunction='readMDATA' userdata='0x8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA101' offset='0x84' readfunction='readMDATA' userdata='0x9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA201' offset='0x88' readfunction='readMDATA' userdata='0xa' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA301' offset='0x8c' readfunction='readMDATA' userdata='0xb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA401' offset='0x90' readfunction='readMDATA' userdata='0xc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA501' offset='0x94' readfunction='readMDATA' userdata='0xd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA601' offset='0x98' readfunction='readMDATA' userdata='0xe' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA701' offset='0x9c' readfunction='readMDATA' userdata='0xf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC01' offset='0xa0' readfunction='readMDLC' userdata='0x1' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF01' offset='0xa4' readfunction='readMCONF' userdata='0x1' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA002' offset='0x100' readfunction='readMDATA' userdata='0x10' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA102' offset='0x104' readfunction='readMDATA' userdata='0x11' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA202' offset='0x108' readfunction='readMDATA' userdata='0x12' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA302' offset='0x10c' readfunction='readMDATA' userdata='0x13' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA402' offset='0x110' readfunction='readMDATA' userdata='0x14' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA502' offset='0x114' readfunction='readMDATA' userdata='0x15' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA602' offset='0x118' readfunction='readMDATA' userdata='0x16' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA702' offset='0x11c' readfunction='readMDATA' userdata='0x17' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC02' offset='0x120' readfunction='readMDLC' userdata='0x2' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF02' offset='0x124' readfunction='readMCONF' userdata='0x2' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA003' offset='0x180' readfunction='readMDATA' userdata='0x18' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA103' offset='0x184' readfunction='readMDATA' userdata='0x19' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA203' offset='0x188' readfunction='readMDATA' userdata='0x1a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA303' offset='0x18c' readfunction='readMDATA' userdata='0x1b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA403' offset='0x190' readfunction='readMDATA' userdata='0x1c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA503' offset='0x194' readfunction='readMDATA' userdata='0x1d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA603' offset='0x198' readfunction='readMDATA' userdata='0x1e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA703' offset='0x19c' readfunction='readMDATA' userdata='0x1f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC03' offset='0x1a0' readfunction='readMDLC' userdata='0x3' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF03' offset='0x1a4' readfunction='readMCONF' userdata='0x3' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA004' offset='0x200' readfunction='readMDATA' userdata='0x20' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA104' offset='0x204' readfunction='readMDATA' userdata='0x21' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA204' offset='0x208' readfunction='readMDATA' userdata='0x22' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA304' offset='0x20c' readfunction='readMDATA' userdata='0x23' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA404' offset='0x210' readfunction='readMDATA' userdata='0x24' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA504' offset='0x214' readfunction='readMDATA' userdata='0x25' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA604' offset='0x218' readfunction='readMDATA' userdata='0x26' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA704' offset='0x21c' readfunction='readMDATA' userdata='0x27' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC04' offset='0x220' readfunction='readMDLC' userdata='0x4' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF04' offset='0x224' readfunction='readMCONF' userdata='0x4' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA005' offset='0x280' readfunction='readMDATA' userdata='0x28' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA105' offset='0x284' readfunction='readMDATA' userdata='0x29' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA205' offset='0x288' readfunction='readMDATA' userdata='0x2a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA305' offset='0x28c' readfunction='readMDATA' userdata='0x2b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA405' offset='0x290' readfunction='readMDATA' userdata='0x2c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA505' offset='0x294' readfunction='readMDATA' userdata='0x2d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA605' offset='0x298' readfunction='readMDATA' userdata='0x2e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA705' offset='0x29c' readfunction='readMDATA' userdata='0x2f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC05' offset='0x2a0' readfunction='readMDLC' userdata='0x5' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF05' offset='0x2a4' readfunction='readMCONF' userdata='0x5' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA006' offset='0x300' readfunction='readMDATA' userdata='0x30' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA106' offset='0x304' readfunction='readMDATA' userdata='0x31' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA206' offset='0x308' readfunction='readMDATA' userdata='0x32' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA306' offset='0x30c' readfunction='readMDATA' userdata='0x33' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA406' offset='0x310' readfunction='readMDATA' userdata='0x34' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA506' offset='0x314' readfunction='readMDATA' userdata='0x35' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA606' offset='0x318' readfunction='readMDATA' userdata='0x36' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA706' offset='0x31c' readfunction='readMDATA' userdata='0x37' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC06' offset='0x320' readfunction='readMDLC' userdata='0x6' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF06' offset='0x324' readfunction='readMCONF' userdata='0x6' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA007' offset='0x380' readfunction='readMDATA' userdata='0x38' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA107' offset='0x384' readfunction='readMDATA' userdata='0x39' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA207' offset='0x388' readfunction='readMDATA' userdata='0x3a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA307' offset='0x38c' readfunction='readMDATA' userdata='0x3b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA407' offset='0x390' readfunction='readMDATA' userdata='0x3c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA507' offset='0x394' readfunction='readMDATA' userdata='0x3d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA607' offset='0x398' readfunction='readMDATA' userdata='0x3e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA707' offset='0x39c' readfunction='readMDATA' userdata='0x3f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC07' offset='0x3a0' readfunction='readMDLC' userdata='0x7' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF07' offset='0x3a4' readfunction='readMCONF' userdata='0x7' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA008' offset='0x400' readfunction='readMDATA' userdata='0x40' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA108' offset='0x404' readfunction='readMDATA' userdata='0x41' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA208' offset='0x408' readfunction='readMDATA' userdata='0x42' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA308' offset='0x40c' readfunction='readMDATA' userdata='0x43' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA408' offset='0x410' readfunction='readMDATA' userdata='0x44' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA508' offset='0x414' readfunction='readMDATA' userdata='0x45' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA608' offset='0x418' readfunction='readMDATA' userdata='0x46' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA708' offset='0x41c' readfunction='readMDATA' userdata='0x47' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC08' offset='0x420' readfunction='readMDLC' userdata='0x8' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF08' offset='0x424' readfunction='readMCONF' userdata='0x8' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA009' offset='0x480' readfunction='readMDATA' userdata='0x48' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA109' offset='0x484' readfunction='readMDATA' userdata='0x49' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA209' offset='0x488' readfunction='readMDATA' userdata='0x4a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA309' offset='0x48c' readfunction='readMDATA' userdata='0x4b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA409' offset='0x490' readfunction='readMDATA' userdata='0x4c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA509' offset='0x494' readfunction='readMDATA' userdata='0x4d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA609' offset='0x498' readfunction='readMDATA' userdata='0x4e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA709' offset='0x49c' readfunction='readMDATA' userdata='0x4f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC09' offset='0x4a0' readfunction='readMDLC' userdata='0x9' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF09' offset='0x4a4' readfunction='readMCONF' userdata='0x9' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA010' offset='0x500' readfunction='readMDATA' userdata='0x50' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA110' offset='0x504' readfunction='readMDATA' userdata='0x51' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA210' offset='0x508' readfunction='readMDATA' userdata='0x52' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA310' offset='0x50c' readfunction='readMDATA' userdata='0x53' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA410' offset='0x510' readfunction='readMDATA' userdata='0x54' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA510' offset='0x514' readfunction='readMDATA' userdata='0x55' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA610' offset='0x518' readfunction='readMDATA' userdata='0x56' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA710' offset='0x51c' readfunction='readMDATA' userdata='0x57' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC10' offset='0x520' readfunction='readMDLC' userdata='0xa' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF10' offset='0x524' readfunction='readMCONF' userdata='0xa' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA011' offset='0x580' readfunction='readMDATA' userdata='0x58' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA111' offset='0x584' readfunction='readMDATA' userdata='0x59' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA211' offset='0x588' readfunction='readMDATA' userdata='0x5a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA311' offset='0x58c' readfunction='readMDATA' userdata='0x5b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA411' offset='0x590' readfunction='readMDATA' userdata='0x5c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA511' offset='0x594' readfunction='readMDATA' userdata='0x5d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA611' offset='0x598' readfunction='readMDATA' userdata='0x5e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA711' offset='0x59c' readfunction='readMDATA' userdata='0x5f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC11' offset='0x5a0' readfunction='readMDLC' userdata='0xb' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF11' offset='0x5a4' readfunction='readMCONF' userdata='0xb' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012' offset='0x600' readfunction='readMDATA' userdata='0x60' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA112' offset='0x604' readfunction='readMDATA' userdata='0x61' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA212' offset='0x608' readfunction='readMDATA' userdata='0x62' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA312' offset='0x60c' readfunction='readMDATA' userdata='0x63' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA412' offset='0x610' readfunction='readMDATA' userdata='0x64' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA512' offset='0x614' readfunction='readMDATA' userdata='0x65' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA612' offset='0x618' readfunction='readMDATA' userdata='0x66' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA712' offset='0x61c' readfunction='readMDATA' userdata='0x67' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC12' offset='0x620' readfunction='readMDLC' userdata='0xc' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF12' offset='0x624' readfunction='readMCONF' userdata='0xc' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA013' offset='0x680' readfunction='readMDATA' userdata='0x68' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA113' offset='0x684' readfunction='readMDATA' userdata='0x69' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA213' offset='0x688' readfunction='readMDATA' userdata='0x6a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA313' offset='0x68c' readfunction='readMDATA' userdata='0x6b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA413' offset='0x690' readfunction='readMDATA' userdata='0x6c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA513' offset='0x694' readfunction='readMDATA' userdata='0x6d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA613' offset='0x698' readfunction='readMDATA' userdata='0x6e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA713' offset='0x69c' readfunction='readMDATA' userdata='0x6f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC13' offset='0x6a0' readfunction='readMDLC' userdata='0xd' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF13' offset='0x6a4' readfunction='readMCONF' userdata='0xd' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA014' offset='0x700' readfunction='readMDATA' userdata='0x70' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA114' offset='0x704' readfunction='readMDATA' userdata='0x71' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA214' offset='0x708' readfunction='readMDATA' userdata='0x72' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA314' offset='0x70c' readfunction='readMDATA' userdata='0x73' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA414' offset='0x710' readfunction='readMDATA' userdata='0x74' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA514' offset='0x714' readfunction='readMDATA' userdata='0x75' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA614' offset='0x718' readfunction='readMDATA' userdata='0x76' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA714' offset='0x71c' readfunction='readMDATA' userdata='0x77' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC14' offset='0x720' readfunction='readMDLC' userdata='0xe' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF14' offset='0x724' readfunction='readMCONF' userdata='0xe' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA015' offset='0x780' readfunction='readMDATA' userdata='0x78' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA115' offset='0x784' readfunction='readMDATA' userdata='0x79' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA215' offset='0x788' readfunction='readMDATA' userdata='0x7a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA315' offset='0x78c' readfunction='readMDATA' userdata='0x7b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA415' offset='0x790' readfunction='readMDATA' userdata='0x7c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA515' offset='0x794' readfunction='readMDATA' userdata='0x7d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA615' offset='0x798' readfunction='readMDATA' userdata='0x7e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA715' offset='0x79c' readfunction='readMDATA' userdata='0x7f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC15' offset='0x7a0' readfunction='readMDLC' userdata='0xf' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF15' offset='0x7a4' readfunction='readMCONF' userdata='0xf' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA016' offset='0x800' readfunction='readMDATA' userdata='0x80' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA116' offset='0x804' readfunction='readMDATA' userdata='0x81' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA216' offset='0x808' readfunction='readMDATA' userdata='0x82' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA316' offset='0x80c' readfunction='readMDATA' userdata='0x83' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA416' offset='0x810' readfunction='readMDATA' userdata='0x84' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA516' offset='0x814' readfunction='readMDATA' userdata='0x85' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA616' offset='0x818' readfunction='readMDATA' userdata='0x86' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA716' offset='0x81c' readfunction='readMDATA' userdata='0x87' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC16' offset='0x820' readfunction='readMDLC' userdata='0x10' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF16' offset='0x824' readfunction='readMCONF' userdata='0x10' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA017' offset='0x880' readfunction='readMDATA' userdata='0x88' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA117' offset='0x884' readfunction='readMDATA' userdata='0x89' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA217' offset='0x888' readfunction='readMDATA' userdata='0x8a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA317' offset='0x88c' readfunction='readMDATA' userdata='0x8b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA417' offset='0x890' readfunction='readMDATA' userdata='0x8c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA517' offset='0x894' readfunction='readMDATA' userdata='0x8d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA617' offset='0x898' readfunction='readMDATA' userdata='0x8e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA717' offset='0x89c' readfunction='readMDATA' userdata='0x8f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC17' offset='0x8a0' readfunction='readMDLC' userdata='0x11' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF17' offset='0x8a4' readfunction='readMCONF' userdata='0x11' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA018' offset='0x900' readfunction='readMDATA' userdata='0x90' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA118' offset='0x904' readfunction='readMDATA' userdata='0x91' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA218' offset='0x908' readfunction='readMDATA' userdata='0x92' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA318' offset='0x90c' readfunction='readMDATA' userdata='0x93' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA418' offset='0x910' readfunction='readMDATA' userdata='0x94' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA518' offset='0x914' readfunction='readMDATA' userdata='0x95' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA618' offset='0x918' readfunction='readMDATA' userdata='0x96' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA718' offset='0x91c' readfunction='readMDATA' userdata='0x97' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC18' offset='0x920' readfunction='readMDLC' userdata='0x12' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF18' offset='0x924' readfunction='readMCONF' userdata='0x12' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA019' offset='0x980' readfunction='readMDATA' userdata='0x98' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA119' offset='0x984' readfunction='readMDATA' userdata='0x99' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA219' offset='0x988' readfunction='readMDATA' userdata='0x9a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA319' offset='0x98c' readfunction='readMDATA' userdata='0x9b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA419' offset='0x990' readfunction='readMDATA' userdata='0x9c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA519' offset='0x994' readfunction='readMDATA' userdata='0x9d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA619' offset='0x998' readfunction='readMDATA' userdata='0x9e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA719' offset='0x99c' readfunction='readMDATA' userdata='0x9f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC19' offset='0x9a0' readfunction='readMDLC' userdata='0x13' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF19' offset='0x9a4' readfunction='readMCONF' userdata='0x13' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA020' offset='0xa00' readfunction='readMDATA' userdata='0xa0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA120' offset='0xa04' readfunction='readMDATA' userdata='0xa1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA220' offset='0xa08' readfunction='readMDATA' userdata='0xa2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA320' offset='0xa0c' readfunction='readMDATA' userdata='0xa3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA420' offset='0xa10' readfunction='readMDATA' userdata='0xa4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA520' offset='0xa14' readfunction='readMDATA' userdata='0xa5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA620' offset='0xa18' readfunction='readMDATA' userdata='0xa6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA720' offset='0xa1c' readfunction='readMDATA' userdata='0xa7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC20' offset='0xa20' readfunction='readMDLC' userdata='0x14' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF20' offset='0xa24' readfunction='readMCONF' userdata='0x14' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA021' offset='0xa80' readfunction='readMDATA' userdata='0xa8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA121' offset='0xa84' readfunction='readMDATA' userdata='0xa9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA221' offset='0xa88' readfunction='readMDATA' userdata='0xaa' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA321' offset='0xa8c' readfunction='readMDATA' userdata='0xab' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA421' offset='0xa90' readfunction='readMDATA' userdata='0xac' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA521' offset='0xa94' readfunction='readMDATA' userdata='0xad' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA621' offset='0xa98' readfunction='readMDATA' userdata='0xae' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA721' offset='0xa9c' readfunction='readMDATA' userdata='0xaf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC21' offset='0xaa0' readfunction='readMDLC' userdata='0x15' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF21' offset='0xaa4' readfunction='readMCONF' userdata='0x15' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA022' offset='0xb00' readfunction='readMDATA' userdata='0xb0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA122' offset='0xb04' readfunction='readMDATA' userdata='0xb1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA222' offset='0xb08' readfunction='readMDATA' userdata='0xb2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA322' offset='0xb0c' readfunction='readMDATA' userdata='0xb3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA422' offset='0xb10' readfunction='readMDATA' userdata='0xb4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA522' offset='0xb14' readfunction='readMDATA' userdata='0xb5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA622' offset='0xb18' readfunction='readMDATA' userdata='0xb6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA722' offset='0xb1c' readfunction='readMDATA' userdata='0xb7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC22' offset='0xb20' readfunction='readMDLC' userdata='0x16' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF22' offset='0xb24' readfunction='readMCONF' userdata='0x16' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA023' offset='0xb80' readfunction='readMDATA' userdata='0xb8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA123' offset='0xb84' readfunction='readMDATA' userdata='0xb9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA223' offset='0xb88' readfunction='readMDATA' userdata='0xba' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA323' offset='0xb8c' readfunction='readMDATA' userdata='0xbb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA423' offset='0xb90' readfunction='readMDATA' userdata='0xbc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA523' offset='0xb94' readfunction='readMDATA' userdata='0xbd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA623' offset='0xb98' readfunction='readMDATA' userdata='0xbe' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA723' offset='0xb9c' readfunction='readMDATA' userdata='0xbf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC23' offset='0xba0' readfunction='readMDLC' userdata='0x17' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF23' offset='0xba4' readfunction='readMCONF' userdata='0x17' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA024' offset='0xc00' readfunction='readMDATA' userdata='0xc0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA124' offset='0xc04' readfunction='readMDATA' userdata='0xc1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA224' offset='0xc08' readfunction='readMDATA' userdata='0xc2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA324' offset='0xc0c' readfunction='readMDATA' userdata='0xc3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA424' offset='0xc10' readfunction='readMDATA' userdata='0xc4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA524' offset='0xc14' readfunction='readMDATA' userdata='0xc5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA624' offset='0xc18' readfunction='readMDATA' userdata='0xc6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA724' offset='0xc1c' readfunction='readMDATA' userdata='0xc7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC24' offset='0xc20' readfunction='readMDLC' userdata='0x18' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF24' offset='0xc24' readfunction='readMCONF' userdata='0x18' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA025' offset='0xc80' readfunction='readMDATA' userdata='0xc8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA125' offset='0xc84' readfunction='readMDATA' userdata='0xc9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA225' offset='0xc88' readfunction='readMDATA' userdata='0xca' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA325' offset='0xc8c' readfunction='readMDATA' userdata='0xcb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA425' offset='0xc90' readfunction='readMDATA' userdata='0xcc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA525' offset='0xc94' readfunction='readMDATA' userdata='0xcd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA625' offset='0xc98' readfunction='readMDATA' userdata='0xce' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA725' offset='0xc9c' readfunction='readMDATA' userdata='0xcf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC25' offset='0xca0' readfunction='readMDLC' userdata='0x19' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF25' offset='0xca4' readfunction='readMCONF' userdata='0x19' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA026' offset='0xd00' readfunction='readMDATA' userdata='0xd0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA126' offset='0xd04' readfunction='readMDATA' userdata='0xd1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA226' offset='0xd08' readfunction='readMDATA' userdata='0xd2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA326' offset='0xd0c' readfunction='readMDATA' userdata='0xd3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA426' offset='0xd10' readfunction='readMDATA' userdata='0xd4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA526' offset='0xd14' readfunction='readMDATA' userdata='0xd5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA626' offset='0xd18' readfunction='readMDATA' userdata='0xd6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA726' offset='0xd1c' readfunction='readMDATA' userdata='0xd7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC26' offset='0xd20' readfunction='readMDLC' userdata='0x1a' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF26' offset='0xd24' readfunction='readMCONF' userdata='0x1a' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA027' offset='0xd80' readfunction='readMDATA' userdata='0xd8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA127' offset='0xd84' readfunction='readMDATA' userdata='0xd9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA227' offset='0xd88' readfunction='readMDATA' userdata='0xda' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA327' offset='0xd8c' readfunction='readMDATA' userdata='0xdb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA427' offset='0xd90' readfunction='readMDATA' userdata='0xdc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA527' offset='0xd94' readfunction='readMDATA' userdata='0xdd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA627' offset='0xd98' readfunction='readMDATA' userdata='0xde' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA727' offset='0xd9c' readfunction='readMDATA' userdata='0xdf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC27' offset='0xda0' readfunction='readMDLC' userdata='0x1b' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF27' offset='0xda4' readfunction='readMCONF' userdata='0x1b' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA028' offset='0xe00' readfunction='readMDATA' userdata='0xe0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA128' offset='0xe04' readfunction='readMDATA' userdata='0xe1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA228' offset='0xe08' readfunction='readMDATA' userdata='0xe2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA328' offset='0xe0c' readfunction='readMDATA' userdata='0xe3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA428' offset='0xe10' readfunction='readMDATA' userdata='0xe4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA528' offset='0xe14' readfunction='readMDATA' userdata='0xe5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA628' offset='0xe18' readfunction='readMDATA' userdata='0xe6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA728' offset='0xe1c' readfunction='readMDATA' userdata='0xe7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC28' offset='0xe20' readfunction='readMDLC' userdata='0x1c' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF28' offset='0xe24' readfunction='readMCONF' userdata='0x1c' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA029' offset='0xe80' readfunction='readMDATA' userdata='0xe8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA129' offset='0xe84' readfunction='readMDATA' userdata='0xe9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA229' offset='0xe88' readfunction='readMDATA' userdata='0xea' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA329' offset='0xe8c' readfunction='readMDATA' userdata='0xeb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA429' offset='0xe90' readfunction='readMDATA' userdata='0xec' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA529' offset='0xe94' readfunction='readMDATA' userdata='0xed' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA629' offset='0xe98' readfunction='readMDATA' userdata='0xee' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA729' offset='0xe9c' readfunction='readMDATA' userdata='0xef' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC29' offset='0xea0' readfunction='readMDLC' userdata='0x1d' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF29' offset='0xea4' readfunction='readMCONF' userdata='0x1d' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA030' offset='0xf00' readfunction='readMDATA' userdata='0xf0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA130' offset='0xf04' readfunction='readMDATA' userdata='0xf1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA230' offset='0xf08' readfunction='readMDATA' userdata='0xf2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA330' offset='0xf0c' readfunction='readMDATA' userdata='0xf3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA430' offset='0xf10' readfunction='readMDATA' userdata='0xf4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA530' offset='0xf14' readfunction='readMDATA' userdata='0xf5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA630' offset='0xf18' readfunction='readMDATA' userdata='0xf6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA730' offset='0xf1c' readfunction='readMDATA' userdata='0xf7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC30' offset='0xf20' readfunction='readMDLC' userdata='0x1e' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF30' offset='0xf24' readfunction='readMCONF' userdata='0x1e' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA031' offset='0xf80' readfunction='readMDATA' userdata='0xf8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA131' offset='0xf84' readfunction='readMDATA' userdata='0xf9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA231' offset='0xf88' readfunction='readMDATA' userdata='0xfa' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA331' offset='0xf8c' readfunction='readMDATA' userdata='0xfb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA431' offset='0xf90' readfunction='readMDATA' userdata='0xfc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA531' offset='0xf94' readfunction='readMDATA' userdata='0xfd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA631' offset='0xf98' readfunction='readMDATA' userdata='0xfe' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA731' offset='0xf9c' readfunction='readMDATA' userdata='0xff' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDLC31' offset='0xfa0' readfunction='readMDLC' userdata='0x1f' viewfunction='viewMDLC' width='32' writefunction='writeMDLC'/> <memorymappedregister access='rw' isvolatile='T' name='MCONF31' offset='0xfa4' readfunction='readMCONF' userdata='0x1f' viewfunction='viewMCONF' width='32' writefunction='writeMCONF'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortMDH' size='0x1000'> <addressblock name='MDH' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MDATA0100' readfunction='readMDATA' userdata='0x0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2300' offset='0x8' readfunction='readMDATA' userdata='0x1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4500' offset='0x10' readfunction='readMDATA' userdata='0x2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6700' offset='0x18' readfunction='readMDATA' userdata='0x3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL00' offset='0x28' readfunction='readMIDL' userdata='0x0' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH00' offset='0x30' readfunction='readMIDH' userdata='0x0' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL00' offset='0x38' readfunction='readMCTRL' userdata='0x0' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0101' offset='0x80' readfunction='readMDATA' userdata='0x4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2301' offset='0x88' readfunction='readMDATA' userdata='0x5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4501' offset='0x90' readfunction='readMDATA' userdata='0x6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6701' offset='0x98' readfunction='readMDATA' userdata='0x7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL01' offset='0xa8' readfunction='readMIDL' userdata='0x1' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH01' offset='0xb0' readfunction='readMIDH' userdata='0x1' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL01' offset='0xb8' readfunction='readMCTRL' userdata='0x1' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0102' offset='0x100' readfunction='readMDATA' userdata='0x8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2302' offset='0x108' readfunction='readMDATA' userdata='0x9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4502' offset='0x110' readfunction='readMDATA' userdata='0xa' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6702' offset='0x118' readfunction='readMDATA' userdata='0xb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL02' offset='0x128' readfunction='readMIDL' userdata='0x2' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH02' offset='0x130' readfunction='readMIDH' userdata='0x2' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL02' offset='0x138' readfunction='readMCTRL' userdata='0x2' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0103' offset='0x180' readfunction='readMDATA' userdata='0xc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2303' offset='0x188' readfunction='readMDATA' userdata='0xd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4503' offset='0x190' readfunction='readMDATA' userdata='0xe' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6703' offset='0x198' readfunction='readMDATA' userdata='0xf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL03' offset='0x1a8' readfunction='readMIDL' userdata='0x3' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH03' offset='0x1b0' readfunction='readMIDH' userdata='0x3' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL03' offset='0x1b8' readfunction='readMCTRL' userdata='0x3' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0104' offset='0x200' readfunction='readMDATA' userdata='0x10' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2304' offset='0x208' readfunction='readMDATA' userdata='0x11' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4504' offset='0x210' readfunction='readMDATA' userdata='0x12' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6704' offset='0x218' readfunction='readMDATA' userdata='0x13' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL04' offset='0x228' readfunction='readMIDL' userdata='0x4' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH04' offset='0x230' readfunction='readMIDH' userdata='0x4' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL04' offset='0x238' readfunction='readMCTRL' userdata='0x4' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0105' offset='0x280' readfunction='readMDATA' userdata='0x14' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2305' offset='0x288' readfunction='readMDATA' userdata='0x15' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4505' offset='0x290' readfunction='readMDATA' userdata='0x16' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6705' offset='0x298' readfunction='readMDATA' userdata='0x17' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL05' offset='0x2a8' readfunction='readMIDL' userdata='0x5' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH05' offset='0x2b0' readfunction='readMIDH' userdata='0x5' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL05' offset='0x2b8' readfunction='readMCTRL' userdata='0x5' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0106' offset='0x300' readfunction='readMDATA' userdata='0x18' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2306' offset='0x308' readfunction='readMDATA' userdata='0x19' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4506' offset='0x310' readfunction='readMDATA' userdata='0x1a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6706' offset='0x318' readfunction='readMDATA' userdata='0x1b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL06' offset='0x328' readfunction='readMIDL' userdata='0x6' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH06' offset='0x330' readfunction='readMIDH' userdata='0x6' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL06' offset='0x338' readfunction='readMCTRL' userdata='0x6' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0107' offset='0x380' readfunction='readMDATA' userdata='0x1c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2307' offset='0x388' readfunction='readMDATA' userdata='0x1d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4507' offset='0x390' readfunction='readMDATA' userdata='0x1e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6707' offset='0x398' readfunction='readMDATA' userdata='0x1f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL07' offset='0x3a8' readfunction='readMIDL' userdata='0x7' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH07' offset='0x3b0' readfunction='readMIDH' userdata='0x7' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL07' offset='0x3b8' readfunction='readMCTRL' userdata='0x7' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0108' offset='0x400' readfunction='readMDATA' userdata='0x20' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2308' offset='0x408' readfunction='readMDATA' userdata='0x21' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4508' offset='0x410' readfunction='readMDATA' userdata='0x22' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6708' offset='0x418' readfunction='readMDATA' userdata='0x23' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL08' offset='0x428' readfunction='readMIDL' userdata='0x8' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH08' offset='0x430' readfunction='readMIDH' userdata='0x8' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL08' offset='0x438' readfunction='readMCTRL' userdata='0x8' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0109' offset='0x480' readfunction='readMDATA' userdata='0x24' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2309' offset='0x488' readfunction='readMDATA' userdata='0x25' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4509' offset='0x490' readfunction='readMDATA' userdata='0x26' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6709' offset='0x498' readfunction='readMDATA' userdata='0x27' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL09' offset='0x4a8' readfunction='readMIDL' userdata='0x9' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH09' offset='0x4b0' readfunction='readMIDH' userdata='0x9' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL09' offset='0x4b8' readfunction='readMCTRL' userdata='0x9' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0110' offset='0x500' readfunction='readMDATA' userdata='0x28' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2310' offset='0x508' readfunction='readMDATA' userdata='0x29' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4510' offset='0x510' readfunction='readMDATA' userdata='0x2a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6710' offset='0x518' readfunction='readMDATA' userdata='0x2b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL10' offset='0x528' readfunction='readMIDL' userdata='0xa' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH10' offset='0x530' readfunction='readMIDH' userdata='0xa' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL10' offset='0x538' readfunction='readMCTRL' userdata='0xa' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0111' offset='0x580' readfunction='readMDATA' userdata='0x2c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2311' offset='0x588' readfunction='readMDATA' userdata='0x2d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4511' offset='0x590' readfunction='readMDATA' userdata='0x2e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6711' offset='0x598' readfunction='readMDATA' userdata='0x2f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL11' offset='0x5a8' readfunction='readMIDL' userdata='0xb' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH11' offset='0x5b0' readfunction='readMIDH' userdata='0xb' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL11' offset='0x5b8' readfunction='readMCTRL' userdata='0xb' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0112' offset='0x600' readfunction='readMDATA' userdata='0x30' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2312' offset='0x608' readfunction='readMDATA' userdata='0x31' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4512' offset='0x610' readfunction='readMDATA' userdata='0x32' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6712' offset='0x618' readfunction='readMDATA' userdata='0x33' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL12' offset='0x628' readfunction='readMIDL' userdata='0xc' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH12' offset='0x630' readfunction='readMIDH' userdata='0xc' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL12' offset='0x638' readfunction='readMCTRL' userdata='0xc' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0113' offset='0x680' readfunction='readMDATA' userdata='0x34' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2313' offset='0x688' readfunction='readMDATA' userdata='0x35' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4513' offset='0x690' readfunction='readMDATA' userdata='0x36' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6713' offset='0x698' readfunction='readMDATA' userdata='0x37' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL13' offset='0x6a8' readfunction='readMIDL' userdata='0xd' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH13' offset='0x6b0' readfunction='readMIDH' userdata='0xd' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL13' offset='0x6b8' readfunction='readMCTRL' userdata='0xd' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0114' offset='0x700' readfunction='readMDATA' userdata='0x38' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2314' offset='0x708' readfunction='readMDATA' userdata='0x39' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4514' offset='0x710' readfunction='readMDATA' userdata='0x3a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6714' offset='0x718' readfunction='readMDATA' userdata='0x3b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL14' offset='0x728' readfunction='readMIDL' userdata='0xe' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH14' offset='0x730' readfunction='readMIDH' userdata='0xe' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL14' offset='0x738' readfunction='readMCTRL' userdata='0xe' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0115' offset='0x780' readfunction='readMDATA' userdata='0x3c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2315' offset='0x788' readfunction='readMDATA' userdata='0x3d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4515' offset='0x790' readfunction='readMDATA' userdata='0x3e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6715' offset='0x798' readfunction='readMDATA' userdata='0x3f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL15' offset='0x7a8' readfunction='readMIDL' userdata='0xf' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH15' offset='0x7b0' readfunction='readMIDH' userdata='0xf' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL15' offset='0x7b8' readfunction='readMCTRL' userdata='0xf' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0116' offset='0x800' readfunction='readMDATA' userdata='0x40' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2316' offset='0x808' readfunction='readMDATA' userdata='0x41' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4516' offset='0x810' readfunction='readMDATA' userdata='0x42' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6716' offset='0x818' readfunction='readMDATA' userdata='0x43' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL16' offset='0x828' readfunction='readMIDL' userdata='0x10' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH16' offset='0x830' readfunction='readMIDH' userdata='0x10' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL16' offset='0x838' readfunction='readMCTRL' userdata='0x10' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0117' offset='0x880' readfunction='readMDATA' userdata='0x44' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2317' offset='0x888' readfunction='readMDATA' userdata='0x45' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4517' offset='0x890' readfunction='readMDATA' userdata='0x46' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6717' offset='0x898' readfunction='readMDATA' userdata='0x47' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL17' offset='0x8a8' readfunction='readMIDL' userdata='0x11' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH17' offset='0x8b0' readfunction='readMIDH' userdata='0x11' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL17' offset='0x8b8' readfunction='readMCTRL' userdata='0x11' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0118' offset='0x900' readfunction='readMDATA' userdata='0x48' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2318' offset='0x908' readfunction='readMDATA' userdata='0x49' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4518' offset='0x910' readfunction='readMDATA' userdata='0x4a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6718' offset='0x918' readfunction='readMDATA' userdata='0x4b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL18' offset='0x928' readfunction='readMIDL' userdata='0x12' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH18' offset='0x930' readfunction='readMIDH' userdata='0x12' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL18' offset='0x938' readfunction='readMCTRL' userdata='0x12' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0119' offset='0x980' readfunction='readMDATA' userdata='0x4c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2319' offset='0x988' readfunction='readMDATA' userdata='0x4d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4519' offset='0x990' readfunction='readMDATA' userdata='0x4e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6719' offset='0x998' readfunction='readMDATA' userdata='0x4f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL19' offset='0x9a8' readfunction='readMIDL' userdata='0x13' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH19' offset='0x9b0' readfunction='readMIDH' userdata='0x13' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL19' offset='0x9b8' readfunction='readMCTRL' userdata='0x13' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0120' offset='0xa00' readfunction='readMDATA' userdata='0x50' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2320' offset='0xa08' readfunction='readMDATA' userdata='0x51' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4520' offset='0xa10' readfunction='readMDATA' userdata='0x52' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6720' offset='0xa18' readfunction='readMDATA' userdata='0x53' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL20' offset='0xa28' readfunction='readMIDL' userdata='0x14' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH20' offset='0xa30' readfunction='readMIDH' userdata='0x14' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL20' offset='0xa38' readfunction='readMCTRL' userdata='0x14' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0121' offset='0xa80' readfunction='readMDATA' userdata='0x54' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2321' offset='0xa88' readfunction='readMDATA' userdata='0x55' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4521' offset='0xa90' readfunction='readMDATA' userdata='0x56' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6721' offset='0xa98' readfunction='readMDATA' userdata='0x57' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL21' offset='0xaa8' readfunction='readMIDL' userdata='0x15' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH21' offset='0xab0' readfunction='readMIDH' userdata='0x15' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL21' offset='0xab8' readfunction='readMCTRL' userdata='0x15' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0122' offset='0xb00' readfunction='readMDATA' userdata='0x58' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2322' offset='0xb08' readfunction='readMDATA' userdata='0x59' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4522' offset='0xb10' readfunction='readMDATA' userdata='0x5a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6722' offset='0xb18' readfunction='readMDATA' userdata='0x5b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL22' offset='0xb28' readfunction='readMIDL' userdata='0x16' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH22' offset='0xb30' readfunction='readMIDH' userdata='0x16' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL22' offset='0xb38' readfunction='readMCTRL' userdata='0x16' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0123' offset='0xb80' readfunction='readMDATA' userdata='0x5c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2323' offset='0xb88' readfunction='readMDATA' userdata='0x5d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4523' offset='0xb90' readfunction='readMDATA' userdata='0x5e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6723' offset='0xb98' readfunction='readMDATA' userdata='0x5f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL23' offset='0xba8' readfunction='readMIDL' userdata='0x17' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH23' offset='0xbb0' readfunction='readMIDH' userdata='0x17' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL23' offset='0xbb8' readfunction='readMCTRL' userdata='0x17' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0124' offset='0xc00' readfunction='readMDATA' userdata='0x60' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2324' offset='0xc08' readfunction='readMDATA' userdata='0x61' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4524' offset='0xc10' readfunction='readMDATA' userdata='0x62' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6724' offset='0xc18' readfunction='readMDATA' userdata='0x63' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL24' offset='0xc28' readfunction='readMIDL' userdata='0x18' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH24' offset='0xc30' readfunction='readMIDH' userdata='0x18' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL24' offset='0xc38' readfunction='readMCTRL' userdata='0x18' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0125' offset='0xc80' readfunction='readMDATA' userdata='0x64' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2325' offset='0xc88' readfunction='readMDATA' userdata='0x65' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4525' offset='0xc90' readfunction='readMDATA' userdata='0x66' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6725' offset='0xc98' readfunction='readMDATA' userdata='0x67' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL25' offset='0xca8' readfunction='readMIDL' userdata='0x19' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH25' offset='0xcb0' readfunction='readMIDH' userdata='0x19' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL25' offset='0xcb8' readfunction='readMCTRL' userdata='0x19' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0126' offset='0xd00' readfunction='readMDATA' userdata='0x68' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2326' offset='0xd08' readfunction='readMDATA' userdata='0x69' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4526' offset='0xd10' readfunction='readMDATA' userdata='0x6a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6726' offset='0xd18' readfunction='readMDATA' userdata='0x6b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL26' offset='0xd28' readfunction='readMIDL' userdata='0x1a' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH26' offset='0xd30' readfunction='readMIDH' userdata='0x1a' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL26' offset='0xd38' readfunction='readMCTRL' userdata='0x1a' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0127' offset='0xd80' readfunction='readMDATA' userdata='0x6c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2327' offset='0xd88' readfunction='readMDATA' userdata='0x6d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4527' offset='0xd90' readfunction='readMDATA' userdata='0x6e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6727' offset='0xd98' readfunction='readMDATA' userdata='0x6f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL27' offset='0xda8' readfunction='readMIDL' userdata='0x1b' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH27' offset='0xdb0' readfunction='readMIDH' userdata='0x1b' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL27' offset='0xdb8' readfunction='readMCTRL' userdata='0x1b' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0128' offset='0xe00' readfunction='readMDATA' userdata='0x70' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2328' offset='0xe08' readfunction='readMDATA' userdata='0x71' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4528' offset='0xe10' readfunction='readMDATA' userdata='0x72' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6728' offset='0xe18' readfunction='readMDATA' userdata='0x73' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL28' offset='0xe28' readfunction='readMIDL' userdata='0x1c' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH28' offset='0xe30' readfunction='readMIDH' userdata='0x1c' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL28' offset='0xe38' readfunction='readMCTRL' userdata='0x1c' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0129' offset='0xe80' readfunction='readMDATA' userdata='0x74' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2329' offset='0xe88' readfunction='readMDATA' userdata='0x75' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4529' offset='0xe90' readfunction='readMDATA' userdata='0x76' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6729' offset='0xe98' readfunction='readMDATA' userdata='0x77' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL29' offset='0xea8' readfunction='readMIDL' userdata='0x1d' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH29' offset='0xeb0' readfunction='readMIDH' userdata='0x1d' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL29' offset='0xeb8' readfunction='readMCTRL' userdata='0x1d' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0130' offset='0xf00' readfunction='readMDATA' userdata='0x78' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2330' offset='0xf08' readfunction='readMDATA' userdata='0x79' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4530' offset='0xf10' readfunction='readMDATA' userdata='0x7a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6730' offset='0xf18' readfunction='readMDATA' userdata='0x7b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL30' offset='0xf28' readfunction='readMIDL' userdata='0x1e' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH30' offset='0xf30' readfunction='readMIDH' userdata='0x1e' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL30' offset='0xf38' readfunction='readMCTRL' userdata='0x1e' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA0131' offset='0xf80' readfunction='readMDATA' userdata='0x7c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA2331' offset='0xf88' readfunction='readMDATA' userdata='0x7d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA4531' offset='0xf90' readfunction='readMDATA' userdata='0x7e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA6731' offset='0xf98' readfunction='readMDATA' userdata='0x7f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MIDL31' offset='0xfa8' readfunction='readMIDL' userdata='0x1f' viewfunction='viewMIDL' width='16' writefunction='writeMIDL'/> <memorymappedregister access='rw' isvolatile='T' name='MIDH31' offset='0xfb0' readfunction='readMIDH' userdata='0x1f' viewfunction='viewMIDH' width='16' writefunction='writeMIDH'/> <memorymappedregister access='rw' isvolatile='T' name='MCTRL31' offset='0xfb8' readfunction='readMCTRL' userdata='0x1f' viewfunction='viewMCTRL' width='16' writefunction='writeMCTRL' writemask='2847'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortMDW' size='0x1000'> <addressblock name='MDW' size='0x1000' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MDATA012300' readfunction='readMDATA' userdata='0x0' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456700' offset='0x10' readfunction='readMDATA' userdata='0x1' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID00' offset='0x20' readfunction='readMID' userdata='0x0' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012301' offset='0x80' readfunction='readMDATA' userdata='0x2' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456701' offset='0x90' readfunction='readMDATA' userdata='0x3' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID01' offset='0xa0' readfunction='readMID' userdata='0x1' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012302' offset='0x100' readfunction='readMDATA' userdata='0x4' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456702' offset='0x110' readfunction='readMDATA' userdata='0x5' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID02' offset='0x120' readfunction='readMID' userdata='0x2' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012303' offset='0x180' readfunction='readMDATA' userdata='0x6' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456703' offset='0x190' readfunction='readMDATA' userdata='0x7' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID03' offset='0x1a0' readfunction='readMID' userdata='0x3' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012304' offset='0x200' readfunction='readMDATA' userdata='0x8' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456704' offset='0x210' readfunction='readMDATA' userdata='0x9' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID04' offset='0x220' readfunction='readMID' userdata='0x4' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012305' offset='0x280' readfunction='readMDATA' userdata='0xa' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456705' offset='0x290' readfunction='readMDATA' userdata='0xb' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID05' offset='0x2a0' readfunction='readMID' userdata='0x5' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012306' offset='0x300' readfunction='readMDATA' userdata='0xc' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456706' offset='0x310' readfunction='readMDATA' userdata='0xd' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID06' offset='0x320' readfunction='readMID' userdata='0x6' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012307' offset='0x380' readfunction='readMDATA' userdata='0xe' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456707' offset='0x390' readfunction='readMDATA' userdata='0xf' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID07' offset='0x3a0' readfunction='readMID' userdata='0x7' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012308' offset='0x400' readfunction='readMDATA' userdata='0x10' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456708' offset='0x410' readfunction='readMDATA' userdata='0x11' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID08' offset='0x420' readfunction='readMID' userdata='0x8' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012309' offset='0x480' readfunction='readMDATA' userdata='0x12' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456709' offset='0x490' readfunction='readMDATA' userdata='0x13' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID09' offset='0x4a0' readfunction='readMID' userdata='0x9' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012310' offset='0x500' readfunction='readMDATA' userdata='0x14' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456710' offset='0x510' readfunction='readMDATA' userdata='0x15' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID10' offset='0x520' readfunction='readMID' userdata='0xa' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012311' offset='0x580' readfunction='readMDATA' userdata='0x16' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456711' offset='0x590' readfunction='readMDATA' userdata='0x17' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID11' offset='0x5a0' readfunction='readMID' userdata='0xb' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012312' offset='0x600' readfunction='readMDATA' userdata='0x18' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456712' offset='0x610' readfunction='readMDATA' userdata='0x19' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID12' offset='0x620' readfunction='readMID' userdata='0xc' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012313' offset='0x680' readfunction='readMDATA' userdata='0x1a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456713' offset='0x690' readfunction='readMDATA' userdata='0x1b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID13' offset='0x6a0' readfunction='readMID' userdata='0xd' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012314' offset='0x700' readfunction='readMDATA' userdata='0x1c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456714' offset='0x710' readfunction='readMDATA' userdata='0x1d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID14' offset='0x720' readfunction='readMID' userdata='0xe' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012315' offset='0x780' readfunction='readMDATA' userdata='0x1e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456715' offset='0x790' readfunction='readMDATA' userdata='0x1f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID15' offset='0x7a0' readfunction='readMID' userdata='0xf' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012316' offset='0x800' readfunction='readMDATA' userdata='0x20' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456716' offset='0x810' readfunction='readMDATA' userdata='0x21' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID16' offset='0x820' readfunction='readMID' userdata='0x10' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012317' offset='0x880' readfunction='readMDATA' userdata='0x22' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456717' offset='0x890' readfunction='readMDATA' userdata='0x23' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID17' offset='0x8a0' readfunction='readMID' userdata='0x11' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012318' offset='0x900' readfunction='readMDATA' userdata='0x24' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456718' offset='0x910' readfunction='readMDATA' userdata='0x25' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID18' offset='0x920' readfunction='readMID' userdata='0x12' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012319' offset='0x980' readfunction='readMDATA' userdata='0x26' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456719' offset='0x990' readfunction='readMDATA' userdata='0x27' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID19' offset='0x9a0' readfunction='readMID' userdata='0x13' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012320' offset='0xa00' readfunction='readMDATA' userdata='0x28' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456720' offset='0xa10' readfunction='readMDATA' userdata='0x29' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID20' offset='0xa20' readfunction='readMID' userdata='0x14' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012321' offset='0xa80' readfunction='readMDATA' userdata='0x2a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456721' offset='0xa90' readfunction='readMDATA' userdata='0x2b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID21' offset='0xaa0' readfunction='readMID' userdata='0x15' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012322' offset='0xb00' readfunction='readMDATA' userdata='0x2c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456722' offset='0xb10' readfunction='readMDATA' userdata='0x2d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID22' offset='0xb20' readfunction='readMID' userdata='0x16' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012323' offset='0xb80' readfunction='readMDATA' userdata='0x2e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456723' offset='0xb90' readfunction='readMDATA' userdata='0x2f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID23' offset='0xba0' readfunction='readMID' userdata='0x17' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012324' offset='0xc00' readfunction='readMDATA' userdata='0x30' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456724' offset='0xc10' readfunction='readMDATA' userdata='0x31' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID24' offset='0xc20' readfunction='readMID' userdata='0x18' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012325' offset='0xc80' readfunction='readMDATA' userdata='0x32' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456725' offset='0xc90' readfunction='readMDATA' userdata='0x33' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID25' offset='0xca0' readfunction='readMID' userdata='0x19' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012326' offset='0xd00' readfunction='readMDATA' userdata='0x34' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456726' offset='0xd10' readfunction='readMDATA' userdata='0x35' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID26' offset='0xd20' readfunction='readMID' userdata='0x1a' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012327' offset='0xd80' readfunction='readMDATA' userdata='0x36' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456727' offset='0xd90' readfunction='readMDATA' userdata='0x37' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID27' offset='0xda0' readfunction='readMID' userdata='0x1b' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012328' offset='0xe00' readfunction='readMDATA' userdata='0x38' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456728' offset='0xe10' readfunction='readMDATA' userdata='0x39' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID28' offset='0xe20' readfunction='readMID' userdata='0x1c' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012329' offset='0xe80' readfunction='readMDATA' userdata='0x3a' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456729' offset='0xe90' readfunction='readMDATA' userdata='0x3b' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID29' offset='0xea0' readfunction='readMID' userdata='0x1d' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012330' offset='0xf00' readfunction='readMDATA' userdata='0x3c' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456730' offset='0xf10' readfunction='readMDATA' userdata='0x3d' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID30' offset='0xf20' readfunction='readMID' userdata='0x1e' viewfunction='viewMID' width='32' writefunction='writeMID'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA012331' offset='0xf80' readfunction='readMDATA' userdata='0x3e' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MDATA456731' offset='0xf90' readfunction='readMDATA' userdata='0x3f' width='32' writefunction='writeMDATA'/> <memorymappedregister access='rw' isvolatile='T' name='MID31' offset='0xfa0' readfunction='readMID' userdata='0x1f' viewfunction='viewMID' width='32' writefunction='writeMID'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortECC' size='0x4'> <addressblock name='ECC' size='0x4' width='16'> <memorymappedregister access='rw' isvolatile='T' name='E6A0CTL' offset='0x0' readfunction='readE6A0CTL' viewfunction='viewE6A0CTL' width='16' writefunction='writeE6A0CTL'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortGR' size='0x200'> <addressblock name='GR' size='0x200' width='16'> <memorymappedregister access='rw' isvolatile='T' name='GMCTRL' readfunction='readGMCTRL' viewfunction='viewGMCTRL' width='16' writefunction='writeGMCTRL'/> <memorymappedregister access='rw' isvolatile='T' name='GMABT' offset='0x18' readfunction='readGMABT' viewfunction='viewGMABT' width='16' writefunction='writeGMABT'/> <memorymappedregister access='rw' isvolatile='T' name='GMCONF' offset='0x10' readfunction='readGMCONF' viewfunction='viewGMCONF' width='16'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortCR' size='0x200'> <addressblock name='CR' size='0x200' width='16'> <memorymappedregister access='rw' isvolatile='T' name='MASK1L' readfunction='readMASKL' userdata='0x1' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK1H' offset='0x8' readfunction='readMASKH' userdata='0x1' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='MASK2L' offset='0x10' readfunction='readMASKL' userdata='0x2' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK2H' offset='0x18' readfunction='readMASKH' userdata='0x2' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='MASK3L' offset='0x20' readfunction='readMASKL' userdata='0x3' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK3H' offset='0x28' readfunction='readMASKH' userdata='0x3' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='MASK4L' offset='0x30' readfunction='readMASKL' userdata='0x4' viewfunction='viewMASKL' width='16' writefunction='writeMASKL'/> <memorymappedregister access='rw' isvolatile='T' name='MASK4H' offset='0x38' readfunction='readMASKH' userdata='0x4' viewfunction='viewMASKH' width='16' writefunction='writeMASKH'/> <memorymappedregister access='rw' isvolatile='T' name='CTRL' offset='0x40' readfunction='readCTRL' viewfunction='viewCTRL' width='16' writefunction='writeCTRL'/> <memorymappedregister access='rw' isvolatile='T' name='ERC' offset='0x50' readfunction='readERC' viewfunction='viewERC' width='16' writefunction='writeERC'/> <memorymappedregister access='rw' isvolatile='T' name='IE' offset='0x58' readfunction='readIE' viewfunction='viewIE' width='16' writefunction='writeIE'/> <memorymappedregister access='rw' isvolatile='T' name='INTS' offset='0x60' readfunction='readINTS' viewfunction='viewINTS' width='16' writefunction='writeINTS'/> <memorymappedregister access='rw' isvolatile='T' name='BTR' offset='0x70' readfunction='readBTR' viewfunction='viewBTR' width='16' writefunction='writeBTR'/> <memorymappedregister access='rw' isvolatile='T' name='RGPT' offset='0x80' readfunction='readRGPT' viewfunction='viewRGPT' width='16' writefunction='writeRGPT'/> <memorymappedregister access='rw' isvolatile='T' name='TGPT' offset='0x90' readfunction='readTGPT' viewfunction='viewTGPT' width='16' writefunction='writeTGPT'/> <memorymappedregister access='rw' isvolatile='T' name='TS' offset='0x98' readfunction='readTS' viewfunction='viewTS' width='16' writefunction='writeTS'/> </addressblock> </busslaveport> <busslaveport addresswidth='32' mustbeconnected='T' name='busPortCRW' size='0x100'> <addressblock name='CRW' size='0x100' width='32'> <memorymappedregister access='rw' isvolatile='T' name='MASK1' readfunction='readMASK' userdata='0x1' viewfunction='viewMASK' width='16' writefunction='writeMASK'/> <memorymappedregister access='rw' isvolatile='T' name='MASK2' offset='0x10' readfunction='readMASK' userdata='0x2' viewfunction='viewMASK' width='16' writefunction='writeMASK'/> <memorymappedregister access='rw' isvolatile='T' name='MASK3' offset='0x20' readfunction='readMASK' userdata='0x3' viewfunction='viewMASK' width='16' writefunction='writeMASK'/> <memorymappedregister access='rw' isvolatile='T' name='MASK4' offset='0x30' readfunction='readMASK' userdata='0x4' viewfunction='viewMASK' width='16' writefunction='writeMASK'/> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[268] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/rng/1.0/pse.igen.xml"
files[268] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='rng' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Random Number Generator (RNG)'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <busslaveport addresswidth='32' name='RNGP0' size='0x2'> <addressblock name='reg0' size='0x2' width='16'> <memorymappedregister access='r' isvolatile='T' name='RNG' offset='0x0' readfunction='readRNG' width='16'> <reset mask='65535' name='IRESET' value='1'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[269] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/adc/1.0/pse.igen.xml"
files[269] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' destructor='destructor' imagefile='pse.pse' library='peripheral' name='adc' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas ADC A/D Converter'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Model supports Modes Select, Scan, 1xBuffer, 4xBuffer - no support for external trigger'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='stimfile0' type='string'/> <formalattribute name='stimfile1' type='string'/> <formalattribute name='stimfile2' type='string'/> <formalattribute name='stimfile3' type='string'/> <formalattribute name='stimfile4' type='string'/> <formalattribute name='stimfile5' type='string'/> <formalattribute name='stimfile6' type='string'/> <formalattribute name='stimfile7' type='string'/> <formalattribute name='stimfile8' type='string'/> <formalattribute name='stimfile9' type='string'/> <formalattribute name='PCLK1' type='uns32'/> <formalattribute name='sample' type='uns32'/> <netport name='INTAD' type='output' updatefunctionargument='0'/> <netport name='ADDMARQ' type='output' updatefunctionargument='0'/> <netport name='INTADEN' type='input' updatefunction='P_INTADEN' updatefunctionargument='0'/> <netport name='ADTRG' type='input' updatefunction='P_ADTRG' updatefunctionargument='0'/> <netport name='TS0ADT0' type='input' updatefunction='P_TS0ADT0' updatefunctionargument='0'/> <netport name='TS0ADT1' type='input' updatefunction='P_TS0ADT1' updatefunctionargument='0'/> <netport name='INTTS0OD' type='input' updatefunction='P_INTTS0OD' updatefunctionargument='0'/> <netport name='INTTS0CD' type='input' updatefunction='P_INTTS0CD' updatefunctionargument='0'/> <netport name='TS1ADT0' type='input' updatefunction='P_TS1ADT0' updatefunctionargument='0'/> <netport name='TS1ADT1' type='input' updatefunction='P_TS1ADT1' updatefunctionargument='0'/> <netport name='INTTS1OD' type='input' updatefunction='P_INTTS1OD' updatefunctionargument='0'/> <netport name='INTTS1CD' type='input' updatefunction='P_INTTS1CD' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='ADCP0' size='0x30'> <addressblock name='reg0' size='0x3' width='8'> <memorymappedregister access='rw' isvolatile='T' name='ADM0' width='8' writefunction='writeADM0' writemask='240'> <reset mask='255' name='IRESET'/> <field bitoffset='4' name='MS' width='1'/> <field bitoffset='5' name='BS' width='1'/> <field bitoffset='6' name='ADCS' width='1'/> <field bitoffset='7' name='ADCE' width='1'/> <field bitoffset='0' name='__pad0' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADM1' offset='0x1' width='8' writefunction='writeADM1' writemask='243'> <reset mask='255' name='IRESET'/> <field name='FR' width='2'/> <field bitoffset='4' name='TRG' width='2'/> <field bitoffset='6' name='EGA' width='2'/> <field bitoffset='2' name='__pad2' width='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='ADM2' offset='0x2' width='8' writefunction='writeADM2' writemask='15'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='ANI' width='4'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x10' size='0x20' width='16'> <memorymappedregister access='r' isvolatile='T' name='ADCR0' readfunction='readADCR' userdata='0x0' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR1' offset='0x2' readfunction='readADCR' userdata='0x1' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR2' offset='0x4' readfunction='readADCR' userdata='0x2' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR3' offset='0x6' readfunction='readADCR' userdata='0x3' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR4' offset='0x8' readfunction='readADCR' userdata='0x4' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR5' offset='0xa' readfunction='readADCR' userdata='0x5' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR6' offset='0xc' readfunction='readADCR' userdata='0x6' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR7' offset='0xe' readfunction='readADCR' userdata='0x7' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR8' offset='0x10' readfunction='readADCR' userdata='0x8' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ADCR9' offset='0x12' readfunction='readADCR' userdata='0x9' width='16'> <reset mask='65535' name='IRESET'/> <field bitoffset='6' name='AD' width='10'/> <field bitoffset='0' name='__pad0' width='6'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0x2e' size='0x2' width='16'> <memorymappedregister access='r' isvolatile='T' name='ADDMA' offset='0x0' readfunction='readADDMA' width='16'> <reset mask='65535' name='IRESET'/> <field name='ODF' width='1'/> <field bitoffset='6' name='ADDMA' width='10'/> <field bitoffset='1' name='__pad1' width='5'/> </memorymappedregister> </addressblock> </busslaveport> <busslaveport addresswidth='32' name='ADCP1' size='0x1'> <addressblock name='reg0' size='0x1' width='8'> <memorymappedregister access='rw' isvolatile='T' name='ADTRSEL' offset='0x0' width='8' writefunction='writeADTRSEL' writemask='15'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='TSEL' width='4'/> </memorymappedregister> </addressblock> </busslaveport> <formalattribute name='plantmode0' type='string'/> <formalattribute name='plantmode1' type='string'/> <formalattribute name='plantmode2' type='string'/> <formalattribute name='plantmode3' type='string'/> <formalattribute name='plantmode4' type='string'/> <formalattribute name='plantmode5' type='string'/> <formalattribute name='plantmode6' type='string'/> <formalattribute name='plantmode7' type='string'/> <formalattribute name='plantmode8' type='string'/> <formalattribute name='plantmode9' type='string'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[270] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/csie/1.0/pse.igen.xml"
files[270] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='csie' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas CSIE Enhanced Queued Clocked Serial Interface'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <formalattribute name='PCLK0' type='uns32'/> <netport name='INTCEOF' type='output' updatefunctionargument='0'/> <netport name='INTCEC' type='output' updatefunctionargument='0'/> <netport name='SOE' type='output' updatefunctionargument='0'/> <netport name='SCSE0' type='output' updatefunctionargument='0'/> <netport name='SCSE1' type='output' updatefunctionargument='0'/> <netport name='SCSE2' type='output' updatefunctionargument='0'/> <netport name='SCSE3' type='output' updatefunctionargument='0'/> <netport name='SCSE4' type='output' updatefunctionargument='0'/> <netport name='SCSE5' type='output' updatefunctionargument='0'/> <netport name='SCSE6' type='output' updatefunctionargument='0'/> <netport name='SCSE7' type='output' updatefunctionargument='0'/> <netport name='SIE' type='input' updatefunction='P_SIE' updatefunctionargument='0'/> <netport name='SCKE' type='inout' updatefunction='P_SCKE' updatefunctionargument='0'/> <busslaveport addresswidth='32' name='CSIEP0' size='0x20'> <addressblock name='reg0' size='0x2' width='8'> <memorymappedregister access='rw' isvolatile='T' name='CTL0' offset='0x0' width='8' writefunction='writeCTL0'> <reset mask='255' name='IRESET'/> <field name='CSM' width='1'/> <field bitoffset='1' name='WE' width='1'/> <field bitoffset='2' name='SIT' width='1'/> <field bitoffset='3' name='DIR' width='1'/> <field bitoffset='4' name='TMS' width='1'/> <field bitoffset='5' name='RXE' width='1'/> <field bitoffset='6' name='TXE' width='1'/> <field bitoffset='7' name='PWR' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL1' offset='0x1' width='8' writefunction='writeCTL1'> <reset mask='255' name='IRESET' value='7'/> <field name='CKS' width='3'/> <field bitoffset='3' name='DAP' width='1'/> <field bitoffset='4' name='CKP' width='1'/> <field bitoffset='5' name='MDL' width='3'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x2' size='0x6' width='16'> <memorymappedregister access='r' isvolatile='T' name='RX' readfunction='readRX' width='16'> <reset mask='65535' name='IRESET'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CS' offset='0x2' width='16' writefunction='writeCS' writemask='15'> <reset mask='65535' name='IRESET' value='65535'/> <field bitoffset='0' name='CS' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='TX' offset='0x4' readfunction='readTX' width='16' writefunction='writeTX'> <reset mask='65535' name='IRESET'/> </memorymappedregister> </addressblock> <addressblock name='reg2' offset='0x8' size='0x6' width='8'> <memorymappedregister access='rw' isvolatile='T' name='STR' width='8' writefunction='writeSTR'> <reset mask='255' name='IRESET' value='32'/> <field name='SFP' width='4'/> <field bitoffset='4' name='TSF' width='1'/> <field bitoffset='5' name='EMF' width='1'/> <field bitoffset='6' name='FLF' width='1'/> <field bitoffset='7' name='PCT' width='1'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL2' offset='0x1' width='8' writefunction='writeCTL2'> <reset mask='255' name='IRESET'/> <field name='DL' width='4'/> <field bitoffset='4' name='CSL' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL3' offset='0x4' width='8' writefunction='writeCTL3' writemask='15'> <reset mask='255' name='IRESET'/> <field bitoffset='0' name='SFN' width='4'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='CTL4' offset='0x5' width='8' writefunction='writeCTL4'> <reset mask='255' name='IRESET'/> <field name='MD' width='1'/> <field bitoffset='1' name='OPE' width='1'/> <field bitoffset='2' name='DPA' width='1'/> <field bitoffset='3' name='CPA' width='1'/> <field bitoffset='4' name='CSL' width='4'/> </memorymappedregister> </addressblock> <addressblock name='reg3' offset='0x10' size='0x10' width='16'> <memorymappedregister access='rw' isvolatile='T' name='OPT0' width='16' writefunction='writeOPT0'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT1' offset='0x2' width='16' writefunction='writeOPT1'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT2' offset='0x4' width='16' writefunction='writeOPT2'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT3' offset='0x6' width='16' writefunction='writeOPT3'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT4' offset='0x8' width='16' writefunction='writeOPT4'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT5' offset='0xa' width='16' writefunction='writeOPT5'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT6' offset='0xc' width='16' writefunction='writeOPT6'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='OPT7' offset='0xe' width='16' writefunction='writeOPT7'> <reset mask='65535' name='IRESET' value='2'/> </memorymappedregister> </addressblock> </busslaveport> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[271] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/renesas.ovpworld.org/peripheral/intc/1.0/pse.igen.xml"
files[271] = "<?xml version='1.0' encoding='UTF-8'?> <peripheral constructor='constructor' imagefile='pse.pse' library='peripheral' name='intc' releasestatus='0' saveRestore='F' vendor='renesas.ovpworld.org' version='1.0' visibility='0'> <docsection name='doc' text='Licensing'> <doctext name='txt' text='Open Source Apache 2.0'/> </docsection> <docsection name='doc_1' text='Description'> <doctext name='txt' text='Renesas INTC Interrupt Controller'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Register View Model Only'/> </docsection> <docsection name='doc_3' text='Reference'> <doctext name='txt' text='R01UH0128ED0700, Rev. 7.00, Oct 06, 2010'/> </docsection> <netport name='RESET' type='output' updatefunctionargument='0'/> <netport name='NMI0' type='output' updatefunctionargument='0'/> <netport name='NMI1' type='output' updatefunctionargument='0'/> <netport name='NMI2' type='output' updatefunctionargument='0'/> <netport name='INTP' type='output' updatefunctionargument='0'/> <netport name='INTACK' type='input' updatefunction='P_INTACK' updatefunctionargument='0'/> <netport name='MIRETI' type='input' updatefunction='P_MIRETI' updatefunctionargument='0'/> <netport name='IRESET' type='input' updatefunction='P_IRESET' updatefunctionargument='0'/> <netport name='NMI_00' type='input' updatefunction='P_NMI' updatefunctionargument='0'/> <netport name='NMI_01' type='input' updatefunction='P_NMI' updatefunctionargument='1'/> <netport name='NMI_02' type='input' updatefunction='P_NMI' updatefunctionargument='2'/> <netport name='NMI_03' type='input' updatefunction='P_NMI' updatefunctionargument='3'/> <netport name='NMI_04' type='input' updatefunction='P_NMI' updatefunctionargument='4'/> <netport name='NMI_05' type='input' updatefunction='P_NMI' updatefunctionargument='5'/> <netport name='NMI_06' type='input' updatefunction='P_NMI' updatefunctionargument='6'/> <netport name='NMI_07' type='input' updatefunction='P_NMI' updatefunctionargument='7'/> <netport name='NMI_08' type='input' updatefunction='P_NMI' updatefunctionargument='8'/> <netport name='NMI_09' type='input' updatefunction='P_NMI' updatefunctionargument='9'/> <netport name='NMI_10' type='input' updatefunction='P_NMI' updatefunctionargument='10'/> <netport name='NMI_11' type='input' updatefunction='P_NMI' updatefunctionargument='11'/> <netport name='NMI_12' type='input' updatefunction='P_NMI' updatefunctionargument='12'/> <netport name='NMI_13' type='input' updatefunction='P_NMI' updatefunctionargument='13'/> <netport name='NMI_14' type='input' updatefunction='P_NMI' updatefunctionargument='14'/> <netport name='NMI_15' type='input' updatefunction='P_NMI' updatefunctionargument='15'/> <netport name='NMI_16' type='input' updatefunction='P_NMI' updatefunctionargument='16'/> <netport name='NMI_17' type='input' updatefunction='P_NMI' updatefunctionargument='17'/> <netport name='NMI_18' type='input' updatefunction='P_NMI' updatefunctionargument='18'/> <netport name='NMI_19' type='input' updatefunction='P_NMI' updatefunctionargument='19'/> <netport name='NMI_20' type='input' updatefunction='P_NMI' updatefunctionargument='20'/> <netport name='NMI_21' type='input' updatefunction='P_NMI' updatefunctionargument='21'/> <netport name='NMI_22' type='input' updatefunction='P_NMI' updatefunctionargument='22'/> <netport name='NMI_23' type='input' updatefunction='P_NMI' updatefunctionargument='23'/> <netport name='NMI_24' type='input' updatefunction='P_NMI' updatefunctionargument='24'/> <netport name='NMI_25' type='input' updatefunction='P_NMI' updatefunctionargument='25'/> <netport name='NMI_26' type='input' updatefunction='P_NMI' updatefunctionargument='26'/> <netport name='NMI_27' type='input' updatefunction='P_NMI' updatefunctionargument='27'/> <netport name='NMI_28' type='input' updatefunction='P_NMI' updatefunctionargument='28'/> <netport name='NMI_29' type='input' updatefunction='P_NMI' updatefunctionargument='29'/> <netport name='NMI_30' type='input' updatefunction='P_NMI' updatefunctionargument='30'/> <netport name='NMI_31' type='input' updatefunction='P_NMI' updatefunctionargument='31'/> <netport name='NMI_32' type='input' updatefunction='P_NMI' updatefunctionargument='32'/> <netport name='NMI_33' type='input' updatefunction='P_NMI' updatefunctionargument='33'/> <netport name='NMI_34' type='input' updatefunction='P_NMI' updatefunctionargument='34'/> <netport name='NMI_35' type='input' updatefunction='P_NMI' updatefunctionargument='35'/> <netport name='NMI_36' type='input' updatefunction='P_NMI' updatefunctionargument='36'/> <netport name='NMI_37' type='input' updatefunction='P_NMI' updatefunctionargument='37'/> <netport name='NMI_38' type='input' updatefunction='P_NMI' updatefunctionargument='38'/> <netport name='NMI_39' type='input' updatefunction='P_NMI' updatefunctionargument='39'/> <netport name='NMI_40' type='input' updatefunction='P_NMI' updatefunctionargument='40'/> <netport name='NMI_41' type='input' updatefunction='P_NMI' updatefunctionargument='41'/> <netport name='NMI_42' type='input' updatefunction='P_NMI' updatefunctionargument='42'/> <netport name='NMI_43' type='input' updatefunction='P_NMI' updatefunctionargument='43'/> <netport name='NMI_44' type='input' updatefunction='P_NMI' updatefunctionargument='44'/> <netport name='NMI_45' type='input' updatefunction='P_NMI' updatefunctionargument='45'/> <netport name='NMI_46' type='input' updatefunction='P_NMI' updatefunctionargument='46'/> <netport name='NMI_47' type='input' updatefunction='P_NMI' updatefunctionargument='47'/> <netport name='NMI_48' type='input' updatefunction='P_NMI' updatefunctionargument='48'/> <netport name='NMI_49' type='input' updatefunction='P_NMI' updatefunctionargument='49'/> <netport name='NMI_50' type='input' updatefunction='P_NMI' updatefunctionargument='50'/> <netport name='NMI_51' type='input' updatefunction='P_NMI' updatefunctionargument='51'/> <netport name='NMI_52' type='input' updatefunction='P_NMI' updatefunctionargument='52'/> <netport name='NMI_53' type='input' updatefunction='P_NMI' updatefunctionargument='53'/> <netport name='NMI_54' type='input' updatefunction='P_NMI' updatefunctionargument='54'/> <netport name='NMI_55' type='input' updatefunction='P_NMI' updatefunctionargument='55'/> <netport name='NMI_56' type='input' updatefunction='P_NMI' updatefunctionargument='56'/> <netport name='NMI_57' type='input' updatefunction='P_NMI' updatefunctionargument='57'/> <netport name='NMI_58' type='input' updatefunction='P_NMI' updatefunctionargument='58'/> <netport name='NMI_59' type='input' updatefunction='P_NMI' updatefunctionargument='59'/> <netport name='NMI_60' type='input' updatefunction='P_NMI' updatefunctionargument='60'/> <netport name='NMI_61' type='input' updatefunction='P_NMI' updatefunctionargument='61'/> <netport name='NMI_62' type='input' updatefunction='P_NMI' updatefunctionargument='62'/> <netport name='NMI_63' type='input' updatefunction='P_NMI' updatefunctionargument='63'/> <busslaveport addresswidth='32' name='INTCP0' size='0xfc'> <addressblock name='reg0' size='0x10' width='16'> <memorymappedregister access='rw' isvolatile='T' name='IMR0' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR1' offset='0x2' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR2' offset='0x4' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR3' offset='0x6' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR4' offset='0x8' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR5' offset='0xa' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR6' offset='0xc' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='65535'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IMR7' offset='0xe' readfunction='readIMR' width='16' writefunction='writeIMR'> <reset mask='65535' name='IRESET' value='31'/> </memorymappedregister> </addressblock> <addressblock name='reg1' offset='0x10' size='0xec' width='8'> <memorymappedregister access='rw' isvolatile='T' name='IC000' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC001' offset='0x2' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC002' offset='0x4' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC003' offset='0x6' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC004' offset='0x8' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC005' offset='0xa' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC006' offset='0xc' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC007' offset='0xe' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC008' offset='0x10' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC009' offset='0x12' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC010' offset='0x14' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC011' offset='0x16' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC012' offset='0x18' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC013' offset='0x1a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC014' offset='0x1c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC015' offset='0x1e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC016' offset='0x20' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC017' offset='0x22' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC018' offset='0x24' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC019' offset='0x26' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC020' offset='0x28' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC021' offset='0x2a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC022' offset='0x2c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC023' offset='0x2e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC024' offset='0x30' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC025' offset='0x32' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC026' offset='0x34' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC027' offset='0x36' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC028' offset='0x38' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC029' offset='0x3a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC030' offset='0x3c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC031' offset='0x3e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC032' offset='0x40' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC033' offset='0x42' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC034' offset='0x44' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC035' offset='0x46' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC036' offset='0x48' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC037' offset='0x4a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC038' offset='0x4c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC039' offset='0x4e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC040' offset='0x50' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC041' offset='0x52' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC042' offset='0x54' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC043' offset='0x56' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC044' offset='0x58' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC045' offset='0x5a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC046' offset='0x5c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC047' offset='0x5e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC048' offset='0x60' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC049' offset='0x62' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC050' offset='0x64' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC051' offset='0x66' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC052' offset='0x68' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC053' offset='0x6a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC054' offset='0x6c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC055' offset='0x6e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC056' offset='0x70' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC057' offset='0x72' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC058' offset='0x74' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC059' offset='0x76' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC060' offset='0x78' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC061' offset='0x7a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC062' offset='0x7c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC063' offset='0x7e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC064' offset='0x80' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC065' offset='0x82' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC066' offset='0x84' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC067' offset='0x86' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC068' offset='0x88' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC069' offset='0x8a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC070' offset='0x8c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC071' offset='0x8e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC072' offset='0x90' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC073' offset='0x92' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC074' offset='0x94' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC075' offset='0x96' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC076' offset='0x98' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC077' offset='0x9a' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC078' offset='0x9c' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC079' offset='0x9e' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC080' offset='0xa0' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC081' offset='0xa2' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC082' offset='0xa4' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC083' offset='0xa6' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC084' offset='0xa8' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC085' offset='0xaa' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC086' offset='0xac' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC087' offset='0xae' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC088' offset='0xb0' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC089' offset='0xb2' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC090' offset='0xb4' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC091' offset='0xb6' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC092' offset='0xb8' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC093' offset='0xba' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC094' offset='0xbc' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC095' offset='0xbe' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC096' offset='0xc0' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC097' offset='0xc2' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC098' offset='0xc4' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC099' offset='0xc6' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC100' offset='0xc8' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC101' offset='0xca' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC102' offset='0xcc' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC103' offset='0xce' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC104' offset='0xd0' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC105' offset='0xd2' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC106' offset='0xd4' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC107' offset='0xd6' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC108' offset='0xd8' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC109' offset='0xda' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC110' offset='0xdc' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC111' offset='0xde' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC112' offset='0xe0' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC113' offset='0xe2' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC114' offset='0xe4' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC115' offset='0xe6' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='rw' isvolatile='T' name='IC116' offset='0xe8' readfunction='readIC' width='8' writefunction='writeIC'> <reset mask='255' name='IRESET' value='71'/> <field bitoffset='7' name='IF' width='1'/> <field bitoffset='6' name='MK' width='1'/> <field name='PR' width='3'/> <field bitoffset='3' name='__pad3' width='3'/> </memorymappedregister> <memorymappedregister access='r' isvolatile='T' name='ISPR' offset='0xea' width='8'> <field name='ISPR0' width='1'/> <field bitoffset='1' name='ISPR1' width='1'/> <field bitoffset='2' name='ISPR2' width='1'/> <field bitoffset='3' name='ISPR3' width='1'/> <field bitoffset='4' name='ISPR4' width='1'/> <field bitoffset='5' name='ISPR5' width='1'/> <field bitoffset='6' name='ISPR6' width='1'/> <field bitoffset='7' name='ISPR7' width='1'/> </memorymappedregister> </addressblock> </busslaveport> <netport name='INT_00' type='input' updatefunction='P_INT' updatefunctionargument='0'/> <netport name='INT_01' type='input' updatefunction='P_INT' updatefunctionargument='1'/> <netport name='INT_02' type='input' updatefunction='P_INT' updatefunctionargument='2'/> <netport name='INT_03' type='input' updatefunction='P_INT' updatefunctionargument='3'/> <netport name='INT_04' type='input' updatefunction='P_INT' updatefunctionargument='4'/> <netport name='INT_05' type='input' updatefunction='P_INT' updatefunctionargument='5'/> <netport name='INT_06' type='input' updatefunction='P_INT' updatefunctionargument='6'/> <netport name='INT_07' type='input' updatefunction='P_INT' updatefunctionargument='7'/> <netport name='INT_08' type='input' updatefunction='P_INT' updatefunctionargument='8'/> <netport name='INT_09' type='input' updatefunction='P_INT' updatefunctionargument='9'/> <netport name='INT_10' type='input' updatefunction='P_INT' updatefunctionargument='10'/> <netport name='INT_11' type='input' updatefunction='P_INT' updatefunctionargument='11'/> <netport name='INT_12' type='input' updatefunction='P_INT' updatefunctionargument='12'/> <netport name='INT_13' type='input' updatefunction='P_INT' updatefunctionargument='13'/> <netport name='INT_14' type='input' updatefunction='P_INT' updatefunctionargument='14'/> <netport name='INT_15' type='input' updatefunction='P_INT' updatefunctionargument='15'/> <netport name='INT_16' type='input' updatefunction='P_INT' updatefunctionargument='16'/> <netport name='INT_17' type='input' updatefunction='P_INT' updatefunctionargument='17'/> <netport name='INT_18' type='input' updatefunction='P_INT' updatefunctionargument='18'/> <netport name='INT_19' type='input' updatefunction='P_INT' updatefunctionargument='19'/> <netport name='INT_20' type='input' updatefunction='P_INT' updatefunctionargument='20'/> <netport name='INT_21' type='input' updatefunction='P_INT' updatefunctionargument='21'/> <netport name='INT_22' type='input' updatefunction='P_INT' updatefunctionargument='22'/> <netport name='INT_23' type='input' updatefunction='P_INT' updatefunctionargument='23'/> <netport name='INT_24' type='input' updatefunction='P_INT' updatefunctionargument='24'/> <netport name='INT_25' type='input' updatefunction='P_INT' updatefunctionargument='25'/> <netport name='INT_26' type='input' updatefunction='P_INT' updatefunctionargument='26'/> <netport name='INT_27' type='input' updatefunction='P_INT' updatefunctionargument='27'/> <netport name='INT_28' type='input' updatefunction='P_INT' updatefunctionargument='28'/> <netport name='INT_29' type='input' updatefunction='P_INT' updatefunctionargument='29'/> <netport name='INT_30' type='input' updatefunction='P_INT' updatefunctionargument='30'/> <netport name='INT_31' type='input' updatefunction='P_INT' updatefunctionargument='31'/> <netport name='INT_32' type='input' updatefunction='P_INT' updatefunctionargument='32'/> <netport name='INT_33' type='input' updatefunction='P_INT' updatefunctionargument='33'/> <netport name='INT_34' type='input' updatefunction='P_INT' updatefunctionargument='34'/> <netport name='INT_35' type='input' updatefunction='P_INT' updatefunctionargument='35'/> <netport name='INT_36' type='input' updatefunction='P_INT' updatefunctionargument='36'/> <netport name='INT_37' type='input' updatefunction='P_INT' updatefunctionargument='37'/> <netport name='INT_38' type='input' updatefunction='P_INT' updatefunctionargument='38'/> <netport name='INT_39' type='input' updatefunction='P_INT' updatefunctionargument='39'/> <netport name='INT_40' type='input' updatefunction='P_INT' updatefunctionargument='40'/> <netport name='INT_41' type='input' updatefunction='P_INT' updatefunctionargument='41'/> <netport name='INT_42' type='input' updatefunction='P_INT' updatefunctionargument='42'/> <netport name='INT_43' type='input' updatefunction='P_INT' updatefunctionargument='43'/> <netport name='INT_44' type='input' updatefunction='P_INT' updatefunctionargument='44'/> <netport name='INT_45' type='input' updatefunction='P_INT' updatefunctionargument='45'/> <netport name='INT_46' type='input' updatefunction='P_INT' updatefunctionargument='46'/> <netport name='INT_47' type='input' updatefunction='P_INT' updatefunctionargument='47'/> <netport name='INT_48' type='input' updatefunction='P_INT' updatefunctionargument='48'/> <netport name='INT_49' type='input' updatefunction='P_INT' updatefunctionargument='49'/> <netport name='INT_50' type='input' updatefunction='P_INT' updatefunctionargument='50'/> <netport name='INT_51' type='input' updatefunction='P_INT' updatefunctionargument='51'/> <netport name='INT_52' type='input' updatefunction='P_INT' updatefunctionargument='52'/> <netport name='INT_53' type='input' updatefunction='P_INT' updatefunctionargument='53'/> <netport name='INT_54' type='input' updatefunction='P_INT' updatefunctionargument='54'/> <netport name='INT_55' type='input' updatefunction='P_INT' updatefunctionargument='55'/> <netport name='INT_56' type='input' updatefunction='P_INT' updatefunctionargument='56'/> <netport name='INT_57' type='input' updatefunction='P_INT' updatefunctionargument='57'/> <netport name='INT_58' type='input' updatefunction='P_INT' updatefunctionargument='58'/> <netport name='INT_59' type='input' updatefunction='P_INT' updatefunctionargument='59'/> <netport name='INT_60' type='input' updatefunction='P_INT' updatefunctionargument='60'/> <netport name='INT_61' type='input' updatefunction='P_INT' updatefunctionargument='61'/> <netport name='INT_62' type='input' updatefunction='P_INT' updatefunctionargument='62'/> <netport name='INT_63' type='input' updatefunction='P_INT' updatefunctionargument='63'/> <netport name='INT_64' type='input' updatefunction='P_INT' updatefunctionargument='64'/> <netport name='INT_65' type='input' updatefunction='P_INT' updatefunctionargument='65'/> <netport name='INT_66' type='input' updatefunction='P_INT' updatefunctionargument='66'/> <netport name='INT_67' type='input' updatefunction='P_INT' updatefunctionargument='67'/> <netport name='INT_68' type='input' updatefunction='P_INT' updatefunctionargument='68'/> <netport name='INT_69' type='input' updatefunction='P_INT' updatefunctionargument='69'/> <netport name='INT_70' type='input' updatefunction='P_INT' updatefunctionargument='70'/> <netport name='INT_71' type='input' updatefunction='P_INT' updatefunctionargument='71'/> <netport name='INT_72' type='input' updatefunction='P_INT' updatefunctionargument='72'/> <netport name='INT_73' type='input' updatefunction='P_INT' updatefunctionargument='73'/> <netport name='INT_74' type='input' updatefunction='P_INT' updatefunctionargument='74'/> <netport name='INT_75' type='input' updatefunction='P_INT' updatefunctionargument='75'/> <netport name='INT_76' type='input' updatefunction='P_INT' updatefunctionargument='76'/> <netport name='INT_77' type='input' updatefunction='P_INT' updatefunctionargument='77'/> <netport name='INT_78' type='input' updatefunction='P_INT' updatefunctionargument='78'/> <netport name='INT_79' type='input' updatefunction='P_INT' updatefunctionargument='79'/> <netport name='INT_80' type='input' updatefunction='P_INT' updatefunctionargument='80'/> <netport name='INT_81' type='input' updatefunction='P_INT' updatefunctionargument='81'/> <netport name='INT_82' type='input' updatefunction='P_INT' updatefunctionargument='82'/> <netport name='INT_83' type='input' updatefunction='P_INT' updatefunctionargument='83'/> <netport name='INT_84' type='input' updatefunction='P_INT' updatefunctionargument='84'/> <netport name='INT_85' type='input' updatefunction='P_INT' updatefunctionargument='85'/> <netport name='INT_86' type='input' updatefunction='P_INT' updatefunctionargument='86'/> <netport name='INT_87' type='input' updatefunction='P_INT' updatefunctionargument='87'/> <netport name='INT_88' type='input' updatefunction='P_INT' updatefunctionargument='88'/> <netport name='INT_89' type='input' updatefunction='P_INT' updatefunctionargument='89'/> <netport name='INT_90' type='input' updatefunction='P_INT' updatefunctionargument='90'/> <netport name='INT_91' type='input' updatefunction='P_INT' updatefunctionargument='91'/> <netport name='INT_92' type='input' updatefunction='P_INT' updatefunctionargument='92'/> <netport name='INT_93' type='input' updatefunction='P_INT' updatefunctionargument='93'/> <netport name='INT_94' type='input' updatefunction='P_INT' updatefunctionargument='94'/> <netport name='INT_95' type='input' updatefunction='P_INT' updatefunctionargument='95'/> <netport name='INT_96' type='input' updatefunction='P_INT' updatefunctionargument='96'/> <netport name='INT_97' type='input' updatefunction='P_INT' updatefunctionargument='97'/> <netport name='INT_98' type='input' updatefunction='P_INT' updatefunctionargument='98'/> <netport name='INT_99' type='input' updatefunction='P_INT' updatefunctionargument='99'/> <netport name='INT_100' type='input' updatefunction='P_INT' updatefunctionargument='100'/> <netport name='INT_101' type='input' updatefunction='P_INT' updatefunctionargument='101'/> <netport name='INT_102' type='input' updatefunction='P_INT' updatefunctionargument='102'/> <netport name='INT_103' type='input' updatefunction='P_INT' updatefunctionargument='103'/> <netport name='INT_104' type='input' updatefunction='P_INT' updatefunctionargument='104'/> <netport name='INT_105' type='input' updatefunction='P_INT' updatefunctionargument='105'/> <netport name='INT_106' type='input' updatefunction='P_INT' updatefunctionargument='106'/> <netport name='INT_107' type='input' updatefunction='P_INT' updatefunctionargument='107'/> <netport name='INT_108' type='input' updatefunction='P_INT' updatefunctionargument='108'/> <netport name='INT_109' type='input' updatefunction='P_INT' updatefunctionargument='109'/> <netport name='INT_110' type='input' updatefunction='P_INT' updatefunctionargument='110'/> <netport name='INT_111' type='input' updatefunction='P_INT' updatefunctionargument='111'/> <netport name='INT_112' type='input' updatefunction='P_INT' updatefunctionargument='112'/> <netport name='INT_113' type='input' updatefunction='P_INT' updatefunctionargument='113'/> <netport name='INT_114' type='input' updatefunction='P_INT' updatefunctionargument='114'/> <netport name='INT_115' type='input' updatefunction='P_INT' updatefunctionargument='115'/> <netport name='INT_116' type='input' updatefunction='P_INT' updatefunctionargument='116'/> <fileversion major='1' minor='0' name='_version_0'/> </peripheral> ";
fileNames[272] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/or1kCpuHelper/1.0/or1kCpuHelper.igen.xml"
files[272] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='or1kCpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Or1k CPU Helper Intercept Library. Implements helper interface and commands for Or1k CPU'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='or1k'> <vlnvreference library='processor' name='or1k' vendor='ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[273] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/mips32CpuHelper/1.0/mips32CpuHelper.igen.xml"
files[273] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='mips32CpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Mips32 CPU Helper Intercept Library. Implements helper interface and commands for Mips32 CPU'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='mips32'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='cop0' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of mips coprocessor 0 instructions'/> </docsection> </formalarg> <formalarg class='menu' name='mt' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of mips multi-threading (MT) ASE'/> </docsection> </formalarg> <formalarg class='menu' name='cache' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of mips cache instructions'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of exceptions'/> </docsection> </formalarg> <formalarg class='menu' name='modeswitch' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of switches between user and privileged modes'/> </docsection> </formalarg> <formalarg class='menu' name='timer' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of timer interrupts (note: -all does not enable this)'/> </docsection> </formalarg> <formalarg class='menu' name='tlb' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of tlb instructions'/> </docsection> </formalarg> <formalarg class='menu' name='syscall' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of syscall instructions'/> </docsection> </formalarg> <formalarg class='menu' name='msa' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of MSA instructions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All mips32 traceable events'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_CACHE|VMI_CA_CONTROL' name='cacheenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable a cache model for this processor'/> </docsection> <formalarg class='menu' mustbespecified='T' name='cache' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies name of cache: ICache or DCache (required)'/> </docsection> </formalarg> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enables modeling of this cache (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disables modeling of this cache (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='debug' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Sets debug level for the cache (will produce lots of messages)'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[274] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/uCOSIIOsHelper/1.0/uCOSIIOsHelper.igen.xml"
files[274] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='uCOSIIOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='uCOS-II OS Helper Intercept Library. Implements helper interface and commands for uCOS-II OS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_STATUS|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the list of currently defined tasks'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All uCOSII traceable events (default)'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[275] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/linux64OsHelper/1.0/linux64OsHelper.igen.xml"
files[275] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='linux64OsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Linux 64-bit OS Helper Intercept Library. Implements helper interface and commands for Linux 64-bit OS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the current task status (equivalent to Linux ps command)'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_LKM|VMI_CA_TRACE' name='lkmbreakonload'> <docsection name='doc' text='Description'> <doctext name='txt' text='Break when a Linux Kernel Module (LKM) is loaded. This allows debugging of the init call for the new module.'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on lkmbreakonload (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off lkmbreakonload (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='module' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns break on/off for just the module with this name'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns break on/off for all lkm modules (default if -name not specified)'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='lkmloadsymbols'> <docsection name='doc' text='Description'> <doctext name='txt' text='Load debugging symbols when a Linux Kernel Module (LKM) is loaded.'/> </docsection> <formalarg class='menu' mustbespecified='T' name='module' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the LKM (required)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the file (on the host system) containing the symbols for the LKM (defaults to module.ko)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='execve' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace execve calls, printing out filename, argv and env parameters'/> </docsection> </formalarg> <formalarg class='menu' name='printk' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace output of printk calls'/> </docsection> </formalarg> <formalarg class='menu' name='console' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace output written to the simulated Linux console'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> <formalarg class='menu' name='modules' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace LKM module loads'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All Linux traceable events (default)'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[276] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/vapTools/1.0/vapTools.igen.xml"
files[276] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='vapTools' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='VAP Tools Intercept Library. Implements VAP tools'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='any'/> <package name='tools'/> <command class='VMI_CT_DEFAULT|VMI_CO_FUNCTION|VMI_CA_TRACE' name='functiontrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Traces calls to a function.'/> </docsection> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on/off tracing for all functions in the symbol table'/> </docsection> </formalarg> <formalarg class='menu' name='function' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies name of function (may be a pattern with &apos;*&apos; and &apos;?&apos;)'/> </docsection> </formalarg> <formalarg class='menu' name='address' type='address'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies address of function. If not specified, name will be looked up in symbol table'/> </docsection> </formalarg> <formalarg class='menu' name='noentry' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Don&apos;t trace the entry to the function'/> </docsection> </formalarg> <formalarg class='menu' name='noreturn' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Don&apos;t trace the return from the function'/> </docsection> </formalarg> <formalarg name='saturate' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Stop tracing functions after they have been called this many times'/> </docsection> </formalarg> <formalarg name='quiet' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Don&apos;t print message when function entered - just count and report at end'/> </docsection> </formalarg> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on tracing for this function (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off tracing for this function (initial)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_CACHE|VMI_CA_PROFILE' name='cacheprofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable profiling on a cache (enables cache if not already enabled)'/> </docsection> <formalarg class='menu' mustbespecified='T' name='cache' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies name of cache: ICache or DCache (required)'/> </docsection> </formalarg> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on cache profiling for this cache (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off cache profiling for this cache (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify name for data file when first enabling profiling (if not specified a default name will be used)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_LINE|VMI_CA_COVER' name='linecoverage'> <docsection name='doc' text='Description'> <doctext name='txt' text='Produces data indicating how many times each line of the source code has been executed. Requires line information be provided (e.g. by specifying -gdwarf-2 on gcc command). Use of compiler optimization will affect linecoverage results.'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on line coverage data collection (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off line coverage data collection (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify file name for line coverage data (if not specified a default name will be used)'/> </docsection> </formalarg> <formalarg class='menu' name='saturate' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify maximum number of executions to record for each line (default 100,000)'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_LINE|VMI_CA_COVER' name='linecoverageflush'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flush the line coverage data produced so far'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_LINE|VMI_CA_TRACE' name='linetrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Report the file and line number as each line is executed'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on line tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off line tracing (initial)'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print trace info even when no source file is available'/> </docsection> </formalarg> <formalarg class='menu' name='sourceonly' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Only print trace info for lines where source file is available (default)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='schedulertrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Produce a vcd file showing the switching of tasks (Requires an OS Helper to indicate task changes)'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on scheduler tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off scheduler tracing (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify file name for schedulertrace data (if not specified a default name will be used)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_FUNCTION|VMI_CA_PROFILE' name='functionprofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Profiles function calls. Samples the PC every &apos;sampleinterval&apos; instructions and records the number of times a function was active and the function call stack at each sample time.'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on function profile data collection (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off function profile data collection (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify file name for function profile data (if not specified a default name will be used) (this file may be post-processed with ipost.exe)'/> </docsection> </formalarg> <formalarg class='menu' name='dotfile' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Output the data in the standard dot format to this file (if not specified no dotfile will be produced) (this file may be post-processed with a 3rd party file reader)'/> </docsection> </formalarg> <formalarg class='menu' name='sampleinterval' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the sample interval in number of instructions (default 1000)'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_FUNCTION|VMI_CA_PROFILE' name='functionprofileflush'> <docsection name='doc' text='Description'> <doctext name='txt' text='Flush the function profile data produced so far'/> </docsection> </command> <command class='VMI_CT_QUERY|VMI_CO_SYMBOL|VMI_CA_QUERY' name='getaddress'> <docsection name='doc' text='Description'> <doctext name='txt' text='returns address of a symbol.'/> </docsection> <formalarg class='menu' mustbespecified='T' name='symbol' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='symbol name.'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_MEMORY|VMI_CA_QUERY' name='memorymap'> <docsection name='doc' text='Description'> <doctext name='txt' text='Output a report showing a map of memory used by the application'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on memory mapping'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off memory mapping (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='reads' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Map memory reads'/> </docsection> </formalarg> <formalarg class='menu' name='writes' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Map memory writes (default if neither read nor wrtie specified)'/> </docsection> </formalarg> <formalarg class='menu' name='anyproc' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Map accesses by any processor/peripheral, not just this one'/> </docsection> </formalarg> <formalarg class='menu' name='report' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Report the currently collected information'/> </docsection> </formalarg> <formalarg class='menu' name='reset' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Clear the currently collected information and turn off memory mapping'/> </docsection> </formalarg> <formalarg class='menu' name='mingap' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify minimum gap between regions (May only be specified on initial enable or after reset)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='vcdtrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Add to the list of static variables to be traced to VCD file. One of -expr, -symbol or -address must be specified. May not be called after simulation begins.'/> </docsection> <formalarg name='expr' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Expression for variable to trace (&apos;&amp;(&lt;expr&gt;)&apos; and &apos;sizeof(&lt;expr&gt;)&apos; must be valid in GDB)'/> </docsection> </formalarg> <formalarg name='symbol' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of a symbol to trace. The address will be looked for in the symbols of type OBJECT defined for the processor.'/> </docsection> </formalarg> <formalarg name='address' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Address of a memory location to trace'/> </docsection> </formalarg> <formalarg name='size' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Size in bytes for a variable specified with -symbol or -address (default 4)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='vcdtracefn'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify filename for the vcdtrace file. May not be called after simulation begins.'/> </docsection> <formalarg mustbespecified='T' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for this processor&apos;s vcdtrace file (defualt is &apos;&lt;processorname&gt;.trace.ivcd&apos;)'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[277] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/mqxOsHelper/1.0/intercept.igen.xml"
files[277] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='mqxOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='MQX OS Helper Intercept Library. Implements helper interface and commands for the Freescale MQX RTOS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the list of currently defined tasks'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All MQX traceable events (default)'/> </docsection> </formalarg> <formalarg class='enable' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Global enable (initial=True)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_CONTROL' name='errorcheck'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control error function call checking'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified flags (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified flags'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Perform on or off for all errorcheck flags (default)'/> </docsection> </formalarg> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable error function call checking when True (Initial = True)'/> </docsection> </formalarg> <formalarg class='menu' name='break' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detection of a non-zero value passed to error function will cause a break when this flag is True (Initial = False)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_CONTROL' name='stackcheck'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control stack checking'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified flags (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified flags'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Perform on or off for all stackcheck flags (default)'/> </docsection> </formalarg> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable stack checks for newly created tasks when True (Initial = True)'/> </docsection> </formalarg> <formalarg class='menu' name='break' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detection of a stack overflow will cause a break when this flag is True (Initial = True)'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[278] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/nucleusOsHelper/1.0/nucleusOsHelper.igen.xml"
files[278] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='nucleusOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Nucleus OS Helper Intercept Library. Implements helper interface and commands for Nucleus OS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='mips32'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_STATUS|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the list of currently defined tasks'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All Nucleus traceable events (default)'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[279] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/arcCpuHelper/1.0/arcCpuHelper.igen.xml"
files[279] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='arcCpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Arc CPU Helper Intercept Library. Implements helper interface and commands for Arc CPU'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='arc'> <vlnvreference library='processor' name='arc' vendor='arc.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of exceptions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All Arc traceable events'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[280] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/microblazeCpuHelper/1.0/microblazeCpuHelper.igen.xml"
files[280] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='microblazeCpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='microblaze CPU Helper Intercept Library'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='microblaze'> <vlnvreference library='processor' name='microblaze' vendor='xilinx.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace exceptions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All cpu traceable events'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[281] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/v850CpuHelper/1.0/v850CpuHelper.igen.xml"
files[281] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='v850CpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='v850 CPU Helper Intercept Library'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='v850'> <vlnvreference library='processor' name='v850' vendor='renesas.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace exceptions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All cpu traceable events'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[282] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/vapHelper/1.0/vapHelper.igen.xml"
files[282] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='vapHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='VAP Helper Intercept Library. Implements helper interface for VAP tools'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='any'/> <formalattribute name='removeUnusedIntercepts' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Remove unused intercepts'/> </docsection> </formalattribute> <command class='VMI_CT_MODE|VMI_CO_CONTEXT|VMI_CA_TRACE' name='contexttrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Activate tracking of the processors context and turn on/off tracing messages'/> </docsection> <formalarg class='menu' name='activate' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Activates tracking of the processor&apos;s context without enabling any messages'/> </docsection> </formalarg> <formalarg class='menu' name='functions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on/off context tracing messages while not in exceptions'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on/off context tracing messages while in exceptions'/> </docsection> </formalarg> <formalarg class='menu' name='showicount' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on/off showing icounts on returns from functions/exceptions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on/off all context tracing messages (default)'/> </docsection> </formalarg> <formalarg class='menu' name='ignore' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Add specified function name to list of ignored functions when tracing'/> </docsection> </formalarg> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on the selected context tracing messages (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn off the selected context tracing messages (initial)'/> </docsection> </formalarg> </command> <command class='VMI_CT_STATUS|VMI_CO_CONTEXT|VMI_CA_QUERY' name='contextwhere'> <docsection name='doc' text='Description'> <doctext name='txt' text='Report the current context'/> </docsection> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print contexts for all modes of all tasks on the processor'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[283] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/linuxOsHelper/1.0/linuxOsHelper.igen.xml"
files[283] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='linuxOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Linux OS Helper Intercept Library. Implements helper interface and commands for Linux OS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='mips32'> <vlnvreference library='processor' name='mips32' vendor='mips.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the current task status (equivalent to Linux ps command)'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_LKM|VMI_CA_TRACE' name='lkmbreakonload'> <docsection name='doc' text='Description'> <doctext name='txt' text='Break when a Linux Kernel Module (LKM) is loaded. This allows debugging of the init call for the new module.'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on lkmbreakonload (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off lkmbreakonload (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='module' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns break on/off for just the module with this name'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns break on/off for all lkm modules (default if -name not specified)'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='lkmloadsymbols'> <docsection name='doc' text='Description'> <doctext name='txt' text='Load debugging symbols when a Linux Kernel Module (LKM) is loaded.'/> </docsection> <formalarg class='menu' mustbespecified='T' name='module' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the LKM (required)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Name of the file (on the host system) containing the symbols for the LKM (defaults to module.ko)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='execve' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace execve calls, printing out filename, argv and env parameters'/> </docsection> </formalarg> <formalarg class='menu' name='printk' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace output of printk calls'/> </docsection> </formalarg> <formalarg class='menu' name='console' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace output written to the simulated Linux console'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> <formalarg class='menu' name='modules' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace LKM module loads'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All Linux traceable events (default)'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[284] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/powerpc32CpuHelper/1.0/powerpc32CpuHelper.igen.xml"
files[284] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='powerpc32CpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='powerpc32 CPU Helper Intercept Library'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='powerpc32'> <vlnvreference library='processor' name='powerpc32' vendor='power.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace exceptions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All cpu traceable events'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[285] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/eCosOsHelper/1.0/eCosOsHelper.igen.xml"
files[285] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='eCosOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='eCos OS Helper Intercept Library. Implements helper interface and commands for eCos OS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <docsection name='doc_2' text='Limitations'> <doctext name='txt' text='Under development. Contact Imperas if this library is required.'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[286] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/armmCpuHelper/1.0/armmCpuHelper.igen.xml"
files[286] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='armmCpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Arm Cortex-M CPU Helper Intercept Library. Implements helper interface and commands for Arm Cortex-M CPU'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of exceptions'/> </docsection> </formalarg> <formalarg class='menu' name='modeswitch' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of user/priviledged mode switches'/> </docsection> </formalarg> <formalarg class='menu' name='sysreg' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of read/write of system registers'/> </docsection> </formalarg> <formalarg class='menu' name='svc' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of SVC instructions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All Arm traceable events'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[287] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/freeRTOSOsHelper/1.0/intercept.igen.xml"
files[287] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='freeRTOSOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='FreeRTOS OS Helper Intercept Library. Implements helper interface and commands for FreeRTOS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the list of currently defined tasks'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All freeRTOS traceable events (default)'/> </docsection> </formalarg> <formalarg class='enable' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Global enable (initial=True)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> <formalarg class='menu' name='priority' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to change priority of tasks'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_CONTROL' name='stackcheck'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control stack checking'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified flags (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified flags'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Perform on or off for all stackcheck flags (default)'/> </docsection> </formalarg> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable stack checks for newly created tasks when True (Initial = True)'/> </docsection> </formalarg> <formalarg class='menu' name='break' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detection of a stack overflow will cause a break when this flag is True (Initial = True)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_CONTROL' name='malloccheck'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control malloc checking'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on specified flags (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn off specified flags'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Perform on or off for all malloccheck flags (default)'/> </docsection> </formalarg> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable malloc checks when True (Initial = True). Once disabled may not be re-enabled.'/> </docsection> </formalarg> <formalarg class='menu' name='break' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detection of a malloc error will cause a break when this flag is True (Initial = True)'/> </docsection> </formalarg> <formalarg class='menu' name='trace' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable tracing of malloc/free calls when True (Initial = False)'/> </docsection> </formalarg> <formalarg class='menu' name='reportleaks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable reporting of memory leaks at end of simulation (Initial = False)'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[288] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/openRTOSOsHelper/1.0/intercept.igen.xml"
files[288] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='F' imagefile='model' library='intercept' name='openRTOSOsHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='OpenRTOS OS Helper Intercept Library. Implements helper interface and commands for OpenRTOS'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='armm'> <vlnvreference library='processor' name='armm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='osHelper'/> <command class='VMI_CT_QUERY|VMI_CO_TASK|VMI_CA_QUERY' name='taskstatus'> <docsection name='doc' text='Description'> <doctext name='txt' text='Print out the list of currently defined tasks'/> </docsection> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_TRACE' name='ostrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing (initial)'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All openRTOS traceable events (default)'/> </docsection> </formalarg> <formalarg class='enable' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Global enable (initial=True)'/> </docsection> </formalarg> <formalarg class='menu' name='scheduler' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace scheduler events (can be a lot when idling)'/> </docsection> </formalarg> <formalarg class='menu' name='tasks' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to routines that create, load and free tasks'/> </docsection> </formalarg> <formalarg class='menu' name='priority' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace calls to change priority of tasks'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_CONTROL' name='stackcheck'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control stack checking'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified flags (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified flags'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Perform on or off for all stackcheck flags (default)'/> </docsection> </formalarg> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable stack checks for newly created tasks when True (Initial = True)'/> </docsection> </formalarg> <formalarg class='menu' name='break' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detection of a stack overflow will cause a break when this flag is True (Initial = True)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_OS|VMI_CA_CONTROL' name='malloccheck'> <docsection name='doc' text='Description'> <doctext name='txt' text='Control malloc checking'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn on specified flags (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turn off specified flags'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Perform on or off for all malloccheck flags (default)'/> </docsection> </formalarg> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable malloc checks when True (Initial = True)'/> </docsection> </formalarg> <formalarg class='menu' name='break' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Detection of a malloc error will cause a break when this flag is True (Initial = True)'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' mustbespecified='T' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[289] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/nios_iiCpuHelper/1.0/nios_iiCpuHelper.igen.xml"
files[289] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='nios_iiCpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='nios_ii CPU Helper Intercept Library'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='nios_ii'> <vlnvreference library='processor' name='nios_ii' vendor='altera.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Trace exceptions'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All cpu traceable events'/> </docsection> </formalarg> </command> <command class='mode' name='tracebp'> <docsection name='doc' text='Description'> <doctext name='txt' text='Manage trace message break points'/> </docsection> <formalarg name='pattern' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Create a new tracebp with the specified pattern Pattern may include &apos;*&apos; and &apos;?&apos;'/> </docsection> </formalarg> <formalarg name='enable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the indicated tracedbp (-1 to enable all)'/> </docsection> </formalarg> <formalarg name='disable' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the indicated tracedbp (-1 to disable all)'/> </docsection> </formalarg> <formalarg name='delete' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the indicated tracedbp (-1 to delete all)'/> </docsection> </formalarg> <formalarg name='info' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (default)'/> </docsection> </formalarg> </command> <command class='status' name='tracebpinfo'> <docsection name='doc' text='Description'> <doctext name='txt' text='Display the current tracebp settings (deprecated: use tracebp -info)'/> </docsection> </command> <command class='deprecated' name='tracebpenable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable the specified trace breakpoint(s) (deprecated: use tracebp -enable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be enabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdisable'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable the specified trace breakpoint(s) (deprecated: use tracebp -disable)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be disabled'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Disable all trace breakpoints'/> </docsection> </formalarg> </command> <command class='deprecated' name='tracebpdelete'> <docsection name='doc' text='Description'> <doctext name='txt' text='Delete the specified trace breakpoint(s) (deprecated: use tracebp -delete)'/> </docsection> <formalarg name='number' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specifies the number of the trace breakpoint to be deleted'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deletes all trace breakpoints'/> </docsection> </formalarg> </command> <command class='mode' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the simulator&apos;s stdout and log file (default, initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the simulator&apos;s stdout and log file'/> </docsection> </formalarg> </command> <command class='mode' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off output to the log file (initial)'/> </docsection> </formalarg> <formalarg name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_DEFAULT|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <formalattribute name='linuxThreadSize' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Specify the Linux THREAD_SIZE value as nK (default is 8K)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
fileNames[290] = "/home/release/build/20150901.0/Imperas/lib/Linux32/ImperasLib/imperas.com/intercept/armCpuHelper/1.0/intercept.igen.xml"
files[290] = "<?xml version='1.0' encoding='UTF-8'?> <semihostlibrary autoload='T' imagefile='model' library='intercept' name='armCpuHelper' releasestatus='0' vendor='imperas.com' version='1.0' visibility='0'> <docsection name='doc' text='Description'> <doctext name='txt' text='Arm CPU Helper Intercept Library. Implements helper interface and commands for Arm CPU'/> </docsection> <docsection name='doc_1' text='Licensing'> <doctext name='txt' text='Copyright (c) 2005-2015 Imperas Software Ltd. All Rights Reserved. Commercial License Required.'/> </docsection> <supportedprocessor name='arm'> <vlnvreference library='processor' name='arm' vendor='arm.ovpworld.org' version='1.0'/> </supportedprocessor> <package name='cpuHelper'/> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='cputrace'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable tracing of selected events'/> </docsection> <formalarg class='menu' name='enable' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Global enable (initial=True)'/> </docsection> </formalarg> <formalarg name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on specified tracing (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off specified tracing'/> </docsection> </formalarg> <formalarg name='all' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='All Arm traceable events'/> </docsection> </formalarg> <formalarg class='menu' name='cp15' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of reads/writes of AA32 coprocessor 15 (Control) registers'/> </docsection> </formalarg> <formalarg class='menu' name='sysreg' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of reads/writes of AA64 system registers'/> </docsection> </formalarg> <formalarg class='menu' name='mpcore' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of reads/writes of MPCore private memory region registers (SCU, GIC, etc...), if present'/> </docsection> </formalarg> <formalarg class='menu' name='exceptions' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of exceptions'/> </docsection> </formalarg> <formalarg class='menu' name='modeswitch' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of processor mode switches'/> </docsection> </formalarg> <formalarg class='menu' name='tlb' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of tlb instructions'/> </docsection> </formalarg> <formalarg class='menu' name='svc' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of SVC (suprervisor call) instructions'/> </docsection> </formalarg> <formalarg name='swi' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Deprecated - use -svc instead'/> </docsection> </formalarg> <formalarg class='menu' name='smc' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of SMC (secure monitor call) instructions'/> </docsection> </formalarg> <formalarg class='menu' name='hvc' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of HVC (hypervisor call) instructions'/> </docsection> </formalarg> <formalarg class='menu' name='cps' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Tracing of CPS (Change Processor State) instructions'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_TLB|VMI_CA_QUERY' name='va2pa'> <docsection name='doc' text='Description'> <doctext name='txt' text='Report virtual to physical mapping for a virtual address'/> </docsection> <formalarg class='menu' mustbespecified='T' name='va' type='address'> <docsection name='doc' text='Description'> <doctext name='txt' text='Virtual address to be translated to physical (mandatory)'/> </docsection> </formalarg> <formalarg class='menu' name='ns' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Report the mapping for non-secure mode'/> </docsection> </formalarg> <formalarg name='quiet' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Do not print message with mapping info - just return string with PA'/> </docsection> </formalarg> </command> <command class='VMI_CT_QUERY|VMI_CO_GIC|VMI_CA_QUERY' name='gicquery'> <docsection name='doc' text='Description'> <doctext name='txt' text='Query the current GIC status of a processor'/> </docsection> <formalarg class='menu' name='current' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Query interrupt currently indicated by the Interrupt Acknowledge Register (default)'/> </docsection> </formalarg> <formalarg class='menu' name='id' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Interrupt ID to query (0-15 are SGI, 16-31 are PPI, 32-1019 are SPI)'/> </docsection> </formalarg> <formalarg class='menu' name='active' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Query all currently active interrupts'/> </docsection> </formalarg> <formalarg class='menu' name='pending' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Query all currently pending interrupts'/> </docsection> </formalarg> <formalarg class='menu' name='enabled' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Query all currently enabled interrupts'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='logtosim'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to the simulator&apos;s stdout and log file'/> </docsection> <formalarg class='menu' name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on trace output to the simulator console (default and initial)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off trace output to the simulator console '/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_CPU|VMI_CA_TRACE' name='logtofile'> <docsection name='doc' text='Description'> <doctext name='txt' text='Enable/disable writing messages from this library to its own log file'/> </docsection> <formalarg class='menu' name='on' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns on trace output to the log file (default)'/> </docsection> </formalarg> <formalarg name='off' type='flag'> <docsection name='doc' text='Description'> <doctext name='txt' text='Turns off trace output to the log file (initial)'/> </docsection> </formalarg> <formalarg class='menu' name='filename' type='string'> <docsection name='doc' text='Description'> <doctext name='txt' text='Filename for logfile for this library (default is name based on library instance name)'/> </docsection> </formalarg> </command> <command class='VMI_CT_MODE|VMI_CO_DIAG|VMI_CA_REPORT' name='diagnostic'> <docsection name='doc' text='Description'> <doctext name='txt' text='Set how much additional information is reported for the library'/> </docsection> <formalarg class='menu' name='level' type='integer'> <docsection name='doc' text='Description'> <doctext name='txt' text='Higher numbers print more diagnostic information 0 = off (initial) 1 = startup and shutdown 2 = changes of major modes, infrequent commands 3 = full noisy'/> </docsection> </formalarg> </command> <formalattribute name='diagnosticlevel' type='uns32'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the initial diagnostic level'/> </docsection> </formalattribute> <formalattribute name='linuxThreadSize' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Linux32 and 64 THREAD_SIZE value as nK (default is 8K) (deprecated - use Linux32/64ThreadSize)'/> </docsection> </formalattribute> <formalattribute name='linux32ThreadSize' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Linux32 THREAD_SIZE value as nK (default is 8K)'/> </docsection> </formalattribute> <formalattribute name='linux64ThreadSize' type='uns64'> <docsection name='doc' text='Description'> <doctext name='txt' text='Override the Linux64 THREAD_SIZE value as nK (default is 16K)'/> </docsection> </formalattribute> <fileversion major='1' minor='0' name='_version_0'/> </semihostlibrary> ";
var numFiles = 291;
