/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x8ddf5b5d */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_12318166303807365835_3151998091_0300137519_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_0300137519", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_0300137519.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_0537634482_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_0537634482", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_0537634482.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3594770011_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3594770011", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3594770011.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_2995593565_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_2995593565", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_2995593565.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3853293628_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3853293628", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3853293628.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3561259681_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3561259681", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3561259681.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_0488572414_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_0488572414", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_0488572414.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3079976859_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3079976859", "isim/counter_test_isim_par.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3079976859.didat");
}
