Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Feb  1 19:30:54 2024
| Host         : BiagioSalzillo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_on_board_control_sets_placed.rpt
| Design       : cronometro_on_board
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              36 |           10 |
| No           | Yes                   | No                     |              39 |           17 |
| Yes          | No                    | No                     |              20 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             273 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+
|            Clock Signal            |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+
|  sys/UC/CLK                        |                                                            | sys/UC/SR[0]     |                1 |              3 |
|  sys/UC/FSM_sequential_sc_reg[2]_1 |                                                            | sys/UC/SR[0]     |                1 |              3 |
|  display/clk_filter/CLK            |                                                            | rst_b_IBUF       |                1 |              3 |
| ~clk_IBUF_BUFG                     |                                                            |                  |                2 |              3 |
|  clk_IBUF_BUFG                     | sys/UO/cronometro/bdt/counter0/E[0]                        | sys/UC/SR[0]     |                1 |              5 |
|  clk_IBUF_BUFG                     | sys/UO/cronometro/bdt/counter0/FSM_sequential_sc_reg[0][0] | sys/UC/SR[0]     |                2 |              6 |
|  clk_IBUF_BUFG                     | sys/UO/cronometro/bdt/counter0/y_reg[11]_0[0]              | sys/UC/SR[0]     |                2 |              6 |
|  clk_IBUF_BUFG                     | sys/UC/E[0]                                                |                  |               15 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[0]_1[0]                       | sys/UC/SR[0]     |                4 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[1]_2[0]                       | sys/UC/SR[0]     |                5 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[0]_2[0]                       | sys/UC/SR[0]     |                4 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/E[0]                                | sys/UC/SR[0]     |                3 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[0]_3[0]                       | sys/UC/SR[0]     |                8 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[1]_0[0]                       | sys/UC/SR[0]     |                7 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[1]_3[0]                       | sys/UC/SR[0]     |                4 |             20 |
|  clk_IBUF_BUFG                     | sys/UO/contatore_salva/y_reg[0]_0[0]                       | sys/UC/SR[0]     |                6 |             20 |
|  clk_IBUF_BUFG                     |                                                            | sys/UC/SR[0]     |                7 |             27 |
|  clk_IBUF_BUFG                     | button_salva/btn_state                                     | rst_b_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG                     | button_set/btn_state                                       | rst_b_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG                     | button_visualizza/btn_state                                | rst_b_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG                     |                                                            | rst_b_IBUF       |               17 |             39 |
+------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+


