#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Jan 28 23:08:52 2022
# Process ID: 20656
# Log file: C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/RotaryEncoder/planAhead_run_4/planAhead.log
# Journal file: C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/RotaryEncoder/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/RotaryEncoder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin F9 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
startgroup
set_property package_pin V16 [get_ports rot_center]
endgroup
set_property is_loc_fixed false [get_ports [list  rot_center]]
set_property is_loc_fixed true [get_ports [list  rot_center]]
save_constraints
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
