`timescale 1 ps / 1ps
module module_0 (
    input logic id_1,
    input logic [id_1 : id_1] id_2,
    input id_3,
    input id_4,
    input [id_3[id_1[id_3]] : 1] id_5,
    input logic id_6,
    input id_7,
    output id_8
);
  assign id_1[id_6] = id_4;
  id_9 id_10 (
      .id_3(id_8),
      .id_4(id_5),
      .id_4(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_3;
endmodule
