-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    afterPad : IN STD_LOGIC_VECTOR (63 downto 0);
    afterRearrangeX : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (27 downto 0) := "0000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (27 downto 0) := "0000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (27 downto 0) := "0000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (27 downto 0) := "0000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (27 downto 0) := "0000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (27 downto 0) := "0000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (27 downto 0) := "0001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (27 downto 0) := "0010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (27 downto 0) := "0100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_230 : STD_LOGIC_VECTOR (9 downto 0) := "1000110000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv18_34 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000110100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv13_F50 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_F51 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_F52 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010010";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_F53 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010011";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv13_F54 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010100";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_F55 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv13_F56 : STD_LOGIC_VECTOR (12 downto 0) := "0111101010110";
    constant ap_const_lv14_1EA0 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100000";
    constant ap_const_lv14_2DF0 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110000";
    constant ap_const_lv14_1EA1 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100001";
    constant ap_const_lv14_2DF1 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110001";
    constant ap_const_lv14_1EA2 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100010";
    constant ap_const_lv14_2DF2 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110010";
    constant ap_const_lv14_1EA3 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100011";
    constant ap_const_lv14_2DF3 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110011";
    constant ap_const_lv14_1EA4 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100100";
    constant ap_const_lv14_2DF4 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110100";
    constant ap_const_lv14_1EA5 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100101";
    constant ap_const_lv14_2DF5 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110101";
    constant ap_const_lv14_1EA6 : STD_LOGIC_VECTOR (13 downto 0) := "01111010100110";
    constant ap_const_lv14_2DF6 : STD_LOGIC_VECTOR (13 downto 0) := "10110111110110";
    constant ap_const_lv15_C4 : STD_LOGIC_VECTOR (14 downto 0) := "000000011000100";
    constant ap_const_lv13_31 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal icmp_ln80_reg_2121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state17_io : BOOLEAN;
    signal ap_block_state45_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage16 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state28_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_state28_io : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal gmem_blk_n_W : STD_LOGIC;
    signal gmem_blk_n_B : STD_LOGIC;
    signal reg_642 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_state40_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_state41_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_state42_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_state43_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_state44_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state18_io : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state19_io : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state20_io : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_state21_io : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_state22_io : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_state26_io : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_state27_io : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state29_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state30_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state31_io : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state32_io : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state33_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state33_io : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state34_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state35_io : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state36_io : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state37_io : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state38_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state39_io : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal icmp_ln80_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_fu_716_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln80_reg_2125 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln80_1_fu_730_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln80_1_reg_2133 : STD_LOGIC_VECTOR (6 downto 0);
    signal gmem_addr_reg_2158 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2054_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_reg_2164 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln90_fu_868_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln90_reg_2182 : STD_LOGIC_VECTOR (11 downto 0);
    signal gmem_addr_1_reg_2187 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_2_reg_2193 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_3_reg_2199 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_4_reg_2205 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_5_reg_2211 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_6_reg_2217 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_7_reg_2223 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_8_reg_2229 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_9_reg_2235 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_10_reg_2241 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_11_reg_2247 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_12_reg_2253 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_13_reg_2259 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_14_reg_2265 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_28_fu_1453_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln90_28_reg_2271 : STD_LOGIC_VECTOR (13 downto 0);
    signal gmem_addr_15_reg_2288 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_16_reg_2294 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_17_reg_2300 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_18_reg_2306 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_19_reg_2312 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_20_reg_2318 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_21_reg_2324 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_22_reg_2330 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_23_reg_2336 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_24_reg_2342 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_25_reg_2348 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_26_reg_2354 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_27_reg_2360 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_28_reg_2366 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal sext_ln84_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_fu_897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_1_fu_939_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_2_fu_981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_3_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_4_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_5_fu_1107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_6_fu_1149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_7_fu_1191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_8_fu_1233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_9_fu_1275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_10_fu_1317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_11_fu_1359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_12_fu_1401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_13_fu_1443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_14_fu_1489_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_15_fu_1531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_16_fu_1573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_17_fu_1615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_18_fu_1657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_19_fu_1699_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_20_fu_1741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_21_fu_1783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_22_fu_1825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_23_fu_1867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_24_fu_1909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_25_fu_1951_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_26_fu_1993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln90_27_fu_2035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12_01001 : BOOLEAN;
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal ap_block_pp0_stage14_01001 : BOOLEAN;
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal ap_block_pp0_stage16_01001 : BOOLEAN;
    signal ap_block_pp0_stage17_01001 : BOOLEAN;
    signal ap_block_pp0_stage18_01001 : BOOLEAN;
    signal ap_block_pp0_stage19_01001 : BOOLEAN;
    signal ap_block_pp0_stage20_01001 : BOOLEAN;
    signal ap_block_pp0_stage21_01001 : BOOLEAN;
    signal ap_block_pp0_stage22_01001 : BOOLEAN;
    signal ap_block_pp0_stage23_01001 : BOOLEAN;
    signal ap_block_pp0_stage24_01001 : BOOLEAN;
    signal ap_block_pp0_stage25_01001 : BOOLEAN;
    signal ap_block_pp0_stage26_01001 : BOOLEAN;
    signal ap_block_pp0_stage27_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal k_fu_158 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln82_fu_742_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_load : STD_LOGIC_VECTOR (2 downto 0);
    signal j_fu_162 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten2252_fu_166 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln80_fu_698_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten2252_load : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln82_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln80_1_fu_724_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl1_fu_766_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_fu_777_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_cast_fu_773_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_784_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_92_fu_788_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_801_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_fu_808_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_1_cast14_fu_798_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_93_fu_812_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2045_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_822_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln84_2_fu_829_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln84_2_fu_833_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln84_3_fu_839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_1_fu_843_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln8_fu_848_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_s_fu_871_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_29_fu_878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_1_fu_882_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_1_fu_887_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_2_fu_907_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln90_2_fu_907_p2 : signal is "no";
    signal shl_ln90_1_fu_912_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_fu_920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_3_fu_924_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_2_fu_929_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_4_fu_949_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_4_fu_949_p2 : signal is "no";
    signal tmp_1_fu_954_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_30_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_5_fu_966_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_3_fu_971_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_6_fu_991_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_6_fu_991_p2 : signal is "no";
    signal shl_ln90_3_fu_996_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_1_fu_1004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_7_fu_1008_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_4_fu_1013_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_8_fu_1033_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_8_fu_1033_p2 : signal is "no";
    signal tmp_2_fu_1038_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_31_fu_1046_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_9_fu_1050_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_5_fu_1055_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_10_fu_1075_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_10_fu_1075_p2 : signal is "no";
    signal shl_ln90_5_fu_1080_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_2_fu_1088_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_11_fu_1092_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_6_fu_1097_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_12_fu_1117_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_12_fu_1117_p2 : signal is "no";
    signal tmp_3_fu_1122_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_32_fu_1130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_13_fu_1134_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_7_fu_1139_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_14_fu_1159_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_14_fu_1159_p2 : signal is "no";
    signal shl_ln90_7_fu_1164_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_3_fu_1172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_15_fu_1176_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_8_fu_1181_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_16_fu_1201_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_16_fu_1201_p2 : signal is "no";
    signal tmp_4_fu_1206_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_33_fu_1214_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_17_fu_1218_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_9_fu_1223_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_18_fu_1243_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_18_fu_1243_p2 : signal is "no";
    signal shl_ln90_9_fu_1248_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_4_fu_1256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_19_fu_1260_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_s_fu_1265_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_20_fu_1285_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_20_fu_1285_p2 : signal is "no";
    signal tmp_5_fu_1290_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln90_34_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_21_fu_1302_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_10_fu_1307_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_22_fu_1327_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_22_fu_1327_p2 : signal is "no";
    signal shl_ln90_s_fu_1332_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_5_fu_1340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_23_fu_1344_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_11_fu_1349_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_24_fu_1369_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln90_2_fu_1374_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln90_6_fu_1382_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_25_fu_1386_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_12_fu_1391_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_26_fu_1411_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln90_26_fu_1411_p2 : signal is "no";
    signal shl_ln90_4_fu_1416_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln90_7_fu_1424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_27_fu_1428_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_13_fu_1433_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_28_fu_1456_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_6_fu_1462_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_8_fu_1470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_29_fu_1474_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_14_fu_1479_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_30_fu_1499_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_8_fu_1504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_9_fu_1512_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_31_fu_1516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_15_fu_1521_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_32_fu_1541_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_10_fu_1546_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_10_fu_1554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_33_fu_1558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_16_fu_1563_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_34_fu_1583_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_11_fu_1588_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_11_fu_1596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_35_fu_1600_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_17_fu_1605_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_36_fu_1625_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_12_fu_1630_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_12_fu_1638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_37_fu_1642_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_18_fu_1647_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_38_fu_1667_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_13_fu_1672_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_13_fu_1680_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_39_fu_1684_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_19_fu_1689_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_40_fu_1709_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_14_fu_1714_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_14_fu_1722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_41_fu_1726_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_20_fu_1731_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_42_fu_1751_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_15_fu_1756_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_15_fu_1764_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_43_fu_1768_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_21_fu_1773_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_44_fu_1793_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_16_fu_1798_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_16_fu_1806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_45_fu_1810_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_22_fu_1815_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_46_fu_1835_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_17_fu_1840_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_17_fu_1848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_47_fu_1852_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_23_fu_1857_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_48_fu_1877_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_18_fu_1882_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_18_fu_1890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_49_fu_1894_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_24_fu_1899_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_50_fu_1919_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_19_fu_1924_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_19_fu_1932_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_51_fu_1936_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_25_fu_1941_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_52_fu_1961_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_20_fu_1966_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_20_fu_1974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_53_fu_1978_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_26_fu_1983_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln90_54_fu_2003_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln90_21_fu_2008_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln90_21_fu_2016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln90_55_fu_2020_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln90_27_fu_2025_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_2045_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2045_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2054_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2054_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2045_ce : STD_LOGIC;
    signal grp_fu_2054_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_2045_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2054_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component kernel_attention_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_7ns_8ns_9s_15_4_1_U25 : component kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2045_p0,
        din1 => grp_fu_2045_p1,
        din2 => empty_92_fu_788_p2,
        ce => grp_fu_2045_ce,
        dout => grp_fu_2045_p3);

    mac_muladd_7ns_6ns_7s_13_4_1_U26 : component kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 6,
        din2_WIDTH => 7,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2054_p0,
        din1 => grp_fu_2054_p1,
        din2 => empty_93_fu_812_p2,
        ce => grp_fu_2054_ce,
        dout => grp_fu_2054_p3);

    flow_control_loop_pipe_sequential_init_U : component kernel_attention_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage16,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage16)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten2252_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln80_fu_692_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten2252_fu_166 <= add_ln80_fu_698_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten2252_fu_166 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln80_fu_692_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_162 <= select_ln80_1_fu_730_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_162 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    k_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln80_fu_692_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_158 <= add_ln82_fu_742_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_158 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                add_ln90_reg_2164 <= grp_fu_2054_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_10_reg_2241 <= sext_ln90_9_fu_1275_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_11_reg_2247 <= sext_ln90_10_fu_1317_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_12_reg_2253 <= sext_ln90_11_fu_1359_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_13_reg_2259 <= sext_ln90_12_fu_1401_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_14_reg_2265 <= sext_ln90_13_fu_1443_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_15_reg_2288 <= sext_ln90_14_fu_1489_p1;
                sext_ln90_28_reg_2271 <= sext_ln90_28_fu_1453_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_16_reg_2294 <= sext_ln90_15_fu_1531_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_17_reg_2300 <= sext_ln90_16_fu_1573_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_18_reg_2306 <= sext_ln90_17_fu_1615_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_19_reg_2312 <= sext_ln90_18_fu_1657_p1;
                icmp_ln80_reg_2121 <= icmp_ln80_fu_692_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_1_reg_2187 <= sext_ln90_fu_897_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                gmem_addr_20_reg_2318 <= sext_ln90_19_fu_1699_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                gmem_addr_21_reg_2324 <= sext_ln90_20_fu_1741_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                gmem_addr_22_reg_2330 <= sext_ln90_21_fu_1783_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                gmem_addr_23_reg_2336 <= sext_ln90_22_fu_1825_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                gmem_addr_24_reg_2342 <= sext_ln90_23_fu_1867_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                gmem_addr_25_reg_2348 <= sext_ln90_24_fu_1909_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                gmem_addr_26_reg_2354 <= sext_ln90_25_fu_1951_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                gmem_addr_27_reg_2360 <= sext_ln90_26_fu_1993_p1;
                gmem_addr_28_reg_2366 <= sext_ln90_27_fu_2035_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_2_reg_2193 <= sext_ln90_1_fu_939_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_3_reg_2199 <= sext_ln90_2_fu_981_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_4_reg_2205 <= sext_ln90_3_fu_1023_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_5_reg_2211 <= sext_ln90_4_fu_1065_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_6_reg_2217 <= sext_ln90_5_fu_1107_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_7_reg_2223 <= sext_ln90_6_fu_1149_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_8_reg_2229 <= sext_ln90_7_fu_1191_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_9_reg_2235 <= sext_ln90_8_fu_1233_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                gmem_addr_reg_2158 <= sext_ln84_fu_858_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then
                reg_642 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_692_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln80_1_reg_2133 <= select_ln80_1_fu_730_p3;
                select_ln80_reg_2125 <= select_ln80_fu_716_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then
                trunc_ln90_reg_2182 <= trunc_ln90_fu_868_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage16_subdone, ap_condition_exit_pp0_iter0_stage16, ap_block_pp0_stage27_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage16)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln80_1_fu_724_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_load) + unsigned(ap_const_lv7_1));
    add_ln80_fu_698_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten2252_load) + unsigned(ap_const_lv10_1));
    add_ln82_fu_742_p2 <= std_logic_vector(unsigned(select_ln80_fu_716_p3) + unsigned(ap_const_lv3_1));
    add_ln84_1_fu_843_p2 <= std_logic_vector(signed(sext_ln84_3_fu_839_p1) + signed(afterPad));
    add_ln84_2_fu_833_p2 <= std_logic_vector(signed(sext_ln84_2_fu_829_p1) + signed(ap_const_lv18_34));
    add_ln90_10_fu_1075_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F52));
    add_ln90_11_fu_1092_p2 <= std_logic_vector(unsigned(zext_ln90_2_fu_1088_p1) + unsigned(afterRearrangeX));
    add_ln90_12_fu_1117_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_3));
    add_ln90_13_fu_1134_p2 <= std_logic_vector(signed(sext_ln90_32_fu_1130_p1) + signed(afterRearrangeX));
    add_ln90_14_fu_1159_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F53));
    add_ln90_15_fu_1176_p2 <= std_logic_vector(unsigned(zext_ln90_3_fu_1172_p1) + unsigned(afterRearrangeX));
    add_ln90_16_fu_1201_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_4));
    add_ln90_17_fu_1218_p2 <= std_logic_vector(signed(sext_ln90_33_fu_1214_p1) + signed(afterRearrangeX));
    add_ln90_18_fu_1243_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F54));
    add_ln90_19_fu_1260_p2 <= std_logic_vector(unsigned(zext_ln90_4_fu_1256_p1) + unsigned(afterRearrangeX));
    add_ln90_1_fu_882_p2 <= std_logic_vector(signed(sext_ln90_29_fu_878_p1) + signed(afterRearrangeX));
    add_ln90_20_fu_1285_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_5));
    add_ln90_21_fu_1302_p2 <= std_logic_vector(signed(sext_ln90_34_fu_1298_p1) + signed(afterRearrangeX));
    add_ln90_22_fu_1327_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F55));
    add_ln90_23_fu_1344_p2 <= std_logic_vector(unsigned(zext_ln90_5_fu_1340_p1) + unsigned(afterRearrangeX));
    add_ln90_24_fu_1369_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2182) + unsigned(ap_const_lv12_6));
    add_ln90_25_fu_1386_p2 <= std_logic_vector(unsigned(zext_ln90_6_fu_1382_p1) + unsigned(afterRearrangeX));
    add_ln90_26_fu_1411_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F56));
    add_ln90_27_fu_1428_p2 <= std_logic_vector(unsigned(zext_ln90_7_fu_1424_p1) + unsigned(afterRearrangeX));
    add_ln90_28_fu_1456_p2 <= std_logic_vector(signed(sext_ln90_28_fu_1453_p1) + signed(ap_const_lv14_1EA0));
    add_ln90_29_fu_1474_p2 <= std_logic_vector(unsigned(zext_ln90_8_fu_1470_p1) + unsigned(afterRearrangeX));
    add_ln90_2_fu_907_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F50));
    add_ln90_30_fu_1499_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF0));
    add_ln90_31_fu_1516_p2 <= std_logic_vector(unsigned(zext_ln90_9_fu_1512_p1) + unsigned(afterRearrangeX));
    add_ln90_32_fu_1541_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_1EA1));
    add_ln90_33_fu_1558_p2 <= std_logic_vector(unsigned(zext_ln90_10_fu_1554_p1) + unsigned(afterRearrangeX));
    add_ln90_34_fu_1583_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF1));
    add_ln90_35_fu_1600_p2 <= std_logic_vector(unsigned(zext_ln90_11_fu_1596_p1) + unsigned(afterRearrangeX));
    add_ln90_36_fu_1625_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_1EA2));
    add_ln90_37_fu_1642_p2 <= std_logic_vector(unsigned(zext_ln90_12_fu_1638_p1) + unsigned(afterRearrangeX));
    add_ln90_38_fu_1667_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF2));
    add_ln90_39_fu_1684_p2 <= std_logic_vector(unsigned(zext_ln90_13_fu_1680_p1) + unsigned(afterRearrangeX));
    add_ln90_3_fu_924_p2 <= std_logic_vector(unsigned(zext_ln90_fu_920_p1) + unsigned(afterRearrangeX));
    add_ln90_40_fu_1709_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_1EA3));
    add_ln90_41_fu_1726_p2 <= std_logic_vector(unsigned(zext_ln90_14_fu_1722_p1) + unsigned(afterRearrangeX));
    add_ln90_42_fu_1751_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF3));
    add_ln90_43_fu_1768_p2 <= std_logic_vector(unsigned(zext_ln90_15_fu_1764_p1) + unsigned(afterRearrangeX));
    add_ln90_44_fu_1793_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_1EA4));
    add_ln90_45_fu_1810_p2 <= std_logic_vector(unsigned(zext_ln90_16_fu_1806_p1) + unsigned(afterRearrangeX));
    add_ln90_46_fu_1835_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF4));
    add_ln90_47_fu_1852_p2 <= std_logic_vector(unsigned(zext_ln90_17_fu_1848_p1) + unsigned(afterRearrangeX));
    add_ln90_48_fu_1877_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_1EA5));
    add_ln90_49_fu_1894_p2 <= std_logic_vector(unsigned(zext_ln90_18_fu_1890_p1) + unsigned(afterRearrangeX));
    add_ln90_4_fu_949_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_1));
    add_ln90_50_fu_1919_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF5));
    add_ln90_51_fu_1936_p2 <= std_logic_vector(unsigned(zext_ln90_19_fu_1932_p1) + unsigned(afterRearrangeX));
    add_ln90_52_fu_1961_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_1EA6));
    add_ln90_53_fu_1978_p2 <= std_logic_vector(unsigned(zext_ln90_20_fu_1974_p1) + unsigned(afterRearrangeX));
    add_ln90_54_fu_2003_p2 <= std_logic_vector(signed(sext_ln90_28_reg_2271) + signed(ap_const_lv14_2DF6));
    add_ln90_55_fu_2020_p2 <= std_logic_vector(unsigned(zext_ln90_21_fu_2016_p1) + unsigned(afterRearrangeX));
    add_ln90_5_fu_966_p2 <= std_logic_vector(signed(sext_ln90_30_fu_962_p1) + signed(afterRearrangeX));
    add_ln90_6_fu_991_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_F51));
    add_ln90_7_fu_1008_p2 <= std_logic_vector(unsigned(zext_ln90_1_fu_1004_p1) + unsigned(afterRearrangeX));
    add_ln90_8_fu_1033_p2 <= std_logic_vector(signed(add_ln90_reg_2164) + signed(ap_const_lv13_2));
    add_ln90_9_fu_1050_p2 <= std_logic_vector(signed(sext_ln90_31_fu_1046_p1) + signed(afterRearrangeX));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state29_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state29_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state29_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state29_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage10_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state39_io)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state39_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state39_io)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state39_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage11_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_WREADY, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_WREADY, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state12_io)
    begin
                ap_block_pp0_stage11_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage12_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state13_io)
    begin
                ap_block_pp0_stage12_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage13_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state14_io)
    begin
                ap_block_pp0_stage13_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage14_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state15_io)
    begin
                ap_block_pp0_stage14_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state15_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage15_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state16_io)
    begin
                ap_block_pp0_stage15_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage16_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state17_io)
    begin
                ap_block_pp0_stage16_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state17_io)
    begin
                ap_block_pp0_stage16_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage17_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage17_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state18_io)
    begin
                ap_block_pp0_stage17_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state18_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state18_io)
    begin
                ap_block_pp0_stage17_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state18_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage18_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage18_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state19_io)
    begin
                ap_block_pp0_stage18_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state19_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state19_io)
    begin
                ap_block_pp0_stage18_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state19_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage19_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage19_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state20_io)
    begin
                ap_block_pp0_stage19_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state20_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state20_io)
    begin
                ap_block_pp0_stage19_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state20_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state30_io)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state30_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state30_io)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state30_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage20_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage20_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state21_io)
    begin
                ap_block_pp0_stage20_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state21_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage20_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state21_io)
    begin
                ap_block_pp0_stage20_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state21_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage21_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage21_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state22_io)
    begin
                ap_block_pp0_stage21_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state22_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage21_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state22_io)
    begin
                ap_block_pp0_stage21_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state22_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage22_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage22_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state23_io)
    begin
                ap_block_pp0_stage22_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state23_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage22_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state23_io)
    begin
                ap_block_pp0_stage22_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state23_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage23_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage23_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state24_io)
    begin
                ap_block_pp0_stage23_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state24_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage23_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state24_io)
    begin
                ap_block_pp0_stage23_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state24_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage24_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage24_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state25_io)
    begin
                ap_block_pp0_stage24_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state25_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage24_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state25_io)
    begin
                ap_block_pp0_stage24_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state25_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage25_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage25_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state26_io)
    begin
                ap_block_pp0_stage25_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state26_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage25_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state26_io)
    begin
                ap_block_pp0_stage25_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state26_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage26_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage26_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state27_io)
    begin
                ap_block_pp0_stage26_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state27_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage26_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state27_io)
    begin
                ap_block_pp0_stage26_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state27_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_01001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_pp0_stage27_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage27_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state28_io)
    begin
                ap_block_pp0_stage27_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state28_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage27_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_block_state28_io)
    begin
                ap_block_pp0_stage27_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state28_io) or ((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state31_io)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state31_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state31_io)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state31_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state32_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state32_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state32_io)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state32_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state5_io, ap_block_state33_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state33_io) or (m_axi_gmem_BVALID = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state5_io, ap_block_state33_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state33_io) or (m_axi_gmem_BVALID = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state34_io)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state34_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state34_io)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state34_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage6_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state35_io)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state35_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state35_io)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state35_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage7_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state36_io)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state36_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state36_io)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state36_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage8_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state37_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state37_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state37_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state37_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_pp0_stage9_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state38_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state38_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, m_axi_gmem_BVALID, ap_block_state38_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_gmem_RVALID = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state38_io) or (m_axi_gmem_BVALID = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_io_assign_proc : process(m_axi_gmem_AWREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state12_io <= ((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state13_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state14_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state14_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state15_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state15_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state16_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state16_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state17_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state17_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state17_pp0_stage16_iter0_assign_proc : process(m_axi_gmem_RVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state17_pp0_stage16_iter0 <= ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;


    ap_block_state18_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state18_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state18_pp0_stage17_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state18_pp0_stage17_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state19_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state19_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state19_pp0_stage18_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state19_pp0_stage18_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state20_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state20_pp0_stage19_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state20_pp0_stage19_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state21_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state21_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state21_pp0_stage20_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state21_pp0_stage20_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state22_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state22_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state22_pp0_stage21_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state22_pp0_stage21_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state23_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state23_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state23_pp0_stage22_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state23_pp0_stage22_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state24_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state24_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state24_pp0_stage23_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state24_pp0_stage23_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state25_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state25_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state25_pp0_stage24_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state25_pp0_stage24_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state26_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state26_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state26_pp0_stage25_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state26_pp0_stage25_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state27_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state27_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state27_pp0_stage26_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state27_pp0_stage26_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state28_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state28_io <= (((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((m_axi_gmem_WREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state28_pp0_stage27_iter0_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID, icmp_ln80_reg_2121)
    begin
                ap_block_state28_pp0_stage27_iter0 <= (((icmp_ln80_reg_2121 = ap_const_lv1_0) and (m_axi_gmem_BVALID = ap_const_logic_0)) or ((m_axi_gmem_RVALID = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0)));
    end process;


    ap_block_state29_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state29_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state29_pp0_stage0_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state29_pp0_stage0_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state30_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state30_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state30_pp0_stage1_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state30_pp0_stage1_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state31_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state31_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state31_pp0_stage2_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state31_pp0_stage2_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state32_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state32_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state32_pp0_stage3_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state32_pp0_stage3_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state33_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state33_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state33_pp0_stage4_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state33_pp0_stage4_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state34_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state34_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state34_pp0_stage5_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state34_pp0_stage5_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state35_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state35_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state35_pp0_stage6_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state35_pp0_stage6_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state36_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state36_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state36_pp0_stage7_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state36_pp0_stage7_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state37_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state37_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state37_pp0_stage8_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state37_pp0_stage8_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state38_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state38_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state38_pp0_stage9_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state38_pp0_stage9_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state39_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY)
    begin
                ap_block_state39_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) or (m_axi_gmem_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state39_pp0_stage10_iter1_assign_proc : process(m_axi_gmem_RVALID, m_axi_gmem_BVALID)
    begin
                ap_block_state39_pp0_stage10_iter1 <= ((m_axi_gmem_RVALID = ap_const_logic_0) or (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state40_pp0_stage11_iter1_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state40_pp0_stage11_iter1 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;


    ap_block_state41_pp0_stage12_iter1_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state41_pp0_stage12_iter1 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;


    ap_block_state42_pp0_stage13_iter1_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state42_pp0_stage13_iter1 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;


    ap_block_state43_pp0_stage14_iter1_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state43_pp0_stage14_iter1 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;


    ap_block_state44_pp0_stage15_iter1_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state44_pp0_stage15_iter1 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;


    ap_block_state45_pp0_stage16_iter1_assign_proc : process(m_axi_gmem_BVALID)
    begin
                ap_block_state45_pp0_stage16_iter1 <= (m_axi_gmem_BVALID = ap_const_logic_0);
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_gmem_ARREADY, icmp_ln80_reg_2121)
    begin
                ap_block_state5_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (icmp_ln80_reg_2121 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage16_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, icmp_ln80_reg_2121, ap_block_pp0_stage16_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (icmp_ln80_reg_2121 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage16 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage16;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten2252_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten2252_fu_166)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten2252_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten2252_load <= indvar_flatten2252_fu_166;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_162)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_162;
        end if; 
    end process;


    ap_sig_allocacmp_k_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_fu_158, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_k_load <= k_fu_158;
        end if; 
    end process;

    empty_92_fu_788_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_773_p1) - unsigned(p_shl2_cast_fu_784_p1));
    empty_93_fu_812_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_808_p1) - unsigned(k_1_cast14_fu_798_p1));

    gmem_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_ARREADY, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, m_axi_gmem_AWREADY, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, m_axi_gmem_BVALID, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, m_axi_gmem_RVALID, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, m_axi_gmem_WREADY, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2045_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_fu_2045_ce <= ap_const_logic_1;
        else 
            grp_fu_2045_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2045_p0 <= grp_fu_2045_p00(7 - 1 downto 0);
    grp_fu_2045_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln80_1_fu_730_p3),15));
    grp_fu_2045_p1 <= ap_const_lv15_C4(8 - 1 downto 0);

    grp_fu_2054_ce_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)))) then 
            grp_fu_2054_ce <= ap_const_logic_1;
        else 
            grp_fu_2054_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2054_p0 <= grp_fu_2054_p00(7 - 1 downto 0);
    grp_fu_2054_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln80_1_reg_2133),13));
    grp_fu_2054_p1 <= ap_const_lv13_31(6 - 1 downto 0);
    icmp_ln80_fu_692_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten2252_load = ap_const_lv10_230) else "0";
    icmp_ln82_fu_710_p2 <= "1" when (ap_sig_allocacmp_k_load = ap_const_lv3_7) else "0";
    k_1_cast14_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln80_reg_2125),7));
    m_axi_gmem_ARADDR <= gmem_addr_reg_2158;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_1C;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_AWADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, gmem_addr_1_reg_2187, gmem_addr_2_reg_2193, gmem_addr_3_reg_2199, gmem_addr_4_reg_2205, gmem_addr_5_reg_2211, gmem_addr_6_reg_2217, gmem_addr_7_reg_2223, gmem_addr_8_reg_2229, gmem_addr_9_reg_2235, gmem_addr_10_reg_2241, gmem_addr_11_reg_2247, gmem_addr_12_reg_2253, gmem_addr_13_reg_2259, gmem_addr_14_reg_2265, gmem_addr_15_reg_2288, gmem_addr_16_reg_2294, gmem_addr_17_reg_2300, gmem_addr_18_reg_2306, gmem_addr_19_reg_2312, gmem_addr_20_reg_2318, gmem_addr_21_reg_2324, gmem_addr_22_reg_2330, gmem_addr_23_reg_2336, gmem_addr_24_reg_2342, gmem_addr_25_reg_2348, gmem_addr_26_reg_2354, gmem_addr_27_reg_2360, gmem_addr_28_reg_2366)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_28_reg_2366;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_27_reg_2360;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_26_reg_2354;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_25_reg_2348;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_24_reg_2342;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_23_reg_2336;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_22_reg_2330;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_21_reg_2324;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_20_reg_2318;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_19_reg_2312;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_AWADDR <= gmem_addr_18_reg_2306;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_17_reg_2300;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_16_reg_2294;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_15_reg_2288;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_14_reg_2265;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_13_reg_2259;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_12_reg_2253;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_11_reg_2247;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_10_reg_2241;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_9_reg_2235;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_8_reg_2229;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_7_reg_2223;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_6_reg_2217;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_5_reg_2211;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_4_reg_2205;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_3_reg_2199;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_2_reg_2193;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0))) then 
            m_axi_gmem_AWADDR <= gmem_addr_1_reg_2187;
        else 
            m_axi_gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_1;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= reg_642;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_F;
    m_axi_gmem_WUSER <= ap_const_lv1_0;

    m_axi_gmem_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage16, icmp_ln80_reg_2121, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (icmp_ln80_reg_2121 = ap_const_lv1_0)))) then 
            m_axi_gmem_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_cast_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_766_p3),9));
    p_shl1_fu_766_p3 <= (select_ln80_reg_2125 & ap_const_lv5_0);
    p_shl2_cast_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_777_p3),9));
    p_shl2_fu_777_p3 <= (select_ln80_reg_2125 & ap_const_lv2_0);
    p_shl_cast_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_801_p3),7));
    p_shl_fu_801_p3 <= (select_ln80_reg_2125 & ap_const_lv3_0);
    select_ln80_1_fu_730_p3 <= 
        add_ln80_1_fu_724_p2 when (icmp_ln82_fu_710_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln80_fu_716_p3 <= 
        ap_const_lv3_0 when (icmp_ln82_fu_710_p2(0) = '1') else 
        ap_sig_allocacmp_k_load;
        sext_ln84_2_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_822_p3),18));

        sext_ln84_3_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln84_2_fu_833_p2),64));

        sext_ln84_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_fu_848_p4),64));

        sext_ln90_10_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_10_fu_1307_p4),64));

        sext_ln90_11_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_11_fu_1349_p4),64));

        sext_ln90_12_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_12_fu_1391_p4),64));

        sext_ln90_13_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_13_fu_1433_p4),64));

        sext_ln90_14_fu_1489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_14_fu_1479_p4),64));

        sext_ln90_15_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_15_fu_1521_p4),64));

        sext_ln90_16_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_16_fu_1563_p4),64));

        sext_ln90_17_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_17_fu_1605_p4),64));

        sext_ln90_18_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_18_fu_1647_p4),64));

        sext_ln90_19_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_19_fu_1689_p4),64));

        sext_ln90_1_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_2_fu_929_p4),64));

        sext_ln90_20_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_20_fu_1731_p4),64));

        sext_ln90_21_fu_1783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_21_fu_1773_p4),64));

        sext_ln90_22_fu_1825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_22_fu_1815_p4),64));

        sext_ln90_23_fu_1867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_23_fu_1857_p4),64));

        sext_ln90_24_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_24_fu_1899_p4),64));

        sext_ln90_25_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_25_fu_1941_p4),64));

        sext_ln90_26_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_26_fu_1983_p4),64));

        sext_ln90_27_fu_2035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_27_fu_2025_p4),64));

        sext_ln90_28_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln90_reg_2164),14));

        sext_ln90_29_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_871_p3),64));

        sext_ln90_2_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_3_fu_971_p4),64));

        sext_ln90_30_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_954_p3),64));

        sext_ln90_31_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1038_p3),64));

        sext_ln90_32_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_1122_p3),64));

        sext_ln90_33_fu_1214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_1206_p3),64));

        sext_ln90_34_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_1290_p3),64));

        sext_ln90_3_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_4_fu_1013_p4),64));

        sext_ln90_4_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_5_fu_1055_p4),64));

        sext_ln90_5_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_6_fu_1097_p4),64));

        sext_ln90_6_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_7_fu_1139_p4),64));

        sext_ln90_7_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_8_fu_1181_p4),64));

        sext_ln90_8_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_9_fu_1223_p4),64));

        sext_ln90_9_fu_1275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_s_fu_1265_p4),64));

        sext_ln90_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln90_1_fu_887_p4),64));

    shl_ln90_10_fu_1546_p3 <= (add_ln90_32_fu_1541_p2 & ap_const_lv2_0);
    shl_ln90_11_fu_1588_p3 <= (add_ln90_34_fu_1583_p2 & ap_const_lv2_0);
    shl_ln90_12_fu_1630_p3 <= (add_ln90_36_fu_1625_p2 & ap_const_lv2_0);
    shl_ln90_13_fu_1672_p3 <= (add_ln90_38_fu_1667_p2 & ap_const_lv2_0);
    shl_ln90_14_fu_1714_p3 <= (add_ln90_40_fu_1709_p2 & ap_const_lv2_0);
    shl_ln90_15_fu_1756_p3 <= (add_ln90_42_fu_1751_p2 & ap_const_lv2_0);
    shl_ln90_16_fu_1798_p3 <= (add_ln90_44_fu_1793_p2 & ap_const_lv2_0);
    shl_ln90_17_fu_1840_p3 <= (add_ln90_46_fu_1835_p2 & ap_const_lv2_0);
    shl_ln90_18_fu_1882_p3 <= (add_ln90_48_fu_1877_p2 & ap_const_lv2_0);
    shl_ln90_19_fu_1924_p3 <= (add_ln90_50_fu_1919_p2 & ap_const_lv2_0);
    shl_ln90_1_fu_912_p3 <= (add_ln90_2_fu_907_p2 & ap_const_lv2_0);
    shl_ln90_20_fu_1966_p3 <= (add_ln90_52_fu_1961_p2 & ap_const_lv2_0);
    shl_ln90_21_fu_2008_p3 <= (add_ln90_54_fu_2003_p2 & ap_const_lv2_0);
    shl_ln90_2_fu_1374_p3 <= (add_ln90_24_fu_1369_p2 & ap_const_lv2_0);
    shl_ln90_3_fu_996_p3 <= (add_ln90_6_fu_991_p2 & ap_const_lv2_0);
    shl_ln90_4_fu_1416_p3 <= (add_ln90_26_fu_1411_p2 & ap_const_lv2_0);
    shl_ln90_5_fu_1080_p3 <= (add_ln90_10_fu_1075_p2 & ap_const_lv2_0);
    shl_ln90_6_fu_1462_p3 <= (add_ln90_28_fu_1456_p2 & ap_const_lv2_0);
    shl_ln90_7_fu_1164_p3 <= (add_ln90_14_fu_1159_p2 & ap_const_lv2_0);
    shl_ln90_8_fu_1504_p3 <= (add_ln90_30_fu_1499_p2 & ap_const_lv2_0);
    shl_ln90_9_fu_1248_p3 <= (add_ln90_18_fu_1243_p2 & ap_const_lv2_0);
    shl_ln90_s_fu_1332_p3 <= (add_ln90_22_fu_1327_p2 & ap_const_lv2_0);
    tmp_1_fu_954_p3 <= (add_ln90_4_fu_949_p2 & ap_const_lv2_0);
    tmp_2_fu_1038_p3 <= (add_ln90_8_fu_1033_p2 & ap_const_lv2_0);
    tmp_3_fu_1122_p3 <= (add_ln90_12_fu_1117_p2 & ap_const_lv2_0);
    tmp_4_fu_1206_p3 <= (add_ln90_16_fu_1201_p2 & ap_const_lv2_0);
    tmp_5_fu_1290_p3 <= (add_ln90_20_fu_1285_p2 & ap_const_lv2_0);
    tmp_9_fu_822_p3 <= (grp_fu_2045_p3 & ap_const_lv2_0);
    tmp_s_fu_871_p3 <= (add_ln90_reg_2164 & ap_const_lv2_0);
    trunc_ln8_fu_848_p4 <= add_ln84_1_fu_843_p2(63 downto 2);
    trunc_ln90_10_fu_1307_p4 <= add_ln90_21_fu_1302_p2(63 downto 2);
    trunc_ln90_11_fu_1349_p4 <= add_ln90_23_fu_1344_p2(63 downto 2);
    trunc_ln90_12_fu_1391_p4 <= add_ln90_25_fu_1386_p2(63 downto 2);
    trunc_ln90_13_fu_1433_p4 <= add_ln90_27_fu_1428_p2(63 downto 2);
    trunc_ln90_14_fu_1479_p4 <= add_ln90_29_fu_1474_p2(63 downto 2);
    trunc_ln90_15_fu_1521_p4 <= add_ln90_31_fu_1516_p2(63 downto 2);
    trunc_ln90_16_fu_1563_p4 <= add_ln90_33_fu_1558_p2(63 downto 2);
    trunc_ln90_17_fu_1605_p4 <= add_ln90_35_fu_1600_p2(63 downto 2);
    trunc_ln90_18_fu_1647_p4 <= add_ln90_37_fu_1642_p2(63 downto 2);
    trunc_ln90_19_fu_1689_p4 <= add_ln90_39_fu_1684_p2(63 downto 2);
    trunc_ln90_1_fu_887_p4 <= add_ln90_1_fu_882_p2(63 downto 2);
    trunc_ln90_20_fu_1731_p4 <= add_ln90_41_fu_1726_p2(63 downto 2);
    trunc_ln90_21_fu_1773_p4 <= add_ln90_43_fu_1768_p2(63 downto 2);
    trunc_ln90_22_fu_1815_p4 <= add_ln90_45_fu_1810_p2(63 downto 2);
    trunc_ln90_23_fu_1857_p4 <= add_ln90_47_fu_1852_p2(63 downto 2);
    trunc_ln90_24_fu_1899_p4 <= add_ln90_49_fu_1894_p2(63 downto 2);
    trunc_ln90_25_fu_1941_p4 <= add_ln90_51_fu_1936_p2(63 downto 2);
    trunc_ln90_26_fu_1983_p4 <= add_ln90_53_fu_1978_p2(63 downto 2);
    trunc_ln90_27_fu_2025_p4 <= add_ln90_55_fu_2020_p2(63 downto 2);
    trunc_ln90_2_fu_929_p4 <= add_ln90_3_fu_924_p2(63 downto 2);
    trunc_ln90_3_fu_971_p4 <= add_ln90_5_fu_966_p2(63 downto 2);
    trunc_ln90_4_fu_1013_p4 <= add_ln90_7_fu_1008_p2(63 downto 2);
    trunc_ln90_5_fu_1055_p4 <= add_ln90_9_fu_1050_p2(63 downto 2);
    trunc_ln90_6_fu_1097_p4 <= add_ln90_11_fu_1092_p2(63 downto 2);
    trunc_ln90_7_fu_1139_p4 <= add_ln90_13_fu_1134_p2(63 downto 2);
    trunc_ln90_8_fu_1181_p4 <= add_ln90_15_fu_1176_p2(63 downto 2);
    trunc_ln90_9_fu_1223_p4 <= add_ln90_17_fu_1218_p2(63 downto 2);
    trunc_ln90_fu_868_p1 <= grp_fu_2054_p3(12 - 1 downto 0);
    trunc_ln90_s_fu_1265_p4 <= add_ln90_19_fu_1260_p2(63 downto 2);
    zext_ln90_10_fu_1554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_10_fu_1546_p3),64));
    zext_ln90_11_fu_1596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_11_fu_1588_p3),64));
    zext_ln90_12_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_12_fu_1630_p3),64));
    zext_ln90_13_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_13_fu_1672_p3),64));
    zext_ln90_14_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_14_fu_1714_p3),64));
    zext_ln90_15_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_15_fu_1756_p3),64));
    zext_ln90_16_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_16_fu_1798_p3),64));
    zext_ln90_17_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_17_fu_1840_p3),64));
    zext_ln90_18_fu_1890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_18_fu_1882_p3),64));
    zext_ln90_19_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_19_fu_1924_p3),64));
    zext_ln90_1_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_3_fu_996_p3),64));
    zext_ln90_20_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_20_fu_1966_p3),64));
    zext_ln90_21_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_21_fu_2008_p3),64));
    zext_ln90_2_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_5_fu_1080_p3),64));
    zext_ln90_3_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_7_fu_1164_p3),64));
    zext_ln90_4_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_9_fu_1248_p3),64));
    zext_ln90_5_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_s_fu_1332_p3),64));
    zext_ln90_6_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_2_fu_1374_p3),64));
    zext_ln90_7_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_4_fu_1416_p3),64));
    zext_ln90_8_fu_1470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_6_fu_1462_p3),64));
    zext_ln90_9_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_8_fu_1504_p3),64));
    zext_ln90_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_1_fu_912_p3),64));
end behav;
