Classic Timing Analyzer report for crossbar_switch_vector
Tue Mar 22 16:59:55 2011
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.460 ns    ; S[2] ; OUTPUT_2[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 8.460 ns        ; S[2]       ; OUTPUT_2[0] ;
; N/A   ; None              ; 8.406 ns        ; S[1]       ; OUTPUT_2[0] ;
; N/A   ; None              ; 8.395 ns        ; S[2]       ; OUTPUT_2[1] ;
; N/A   ; None              ; 8.341 ns        ; S[1]       ; OUTPUT_2[1] ;
; N/A   ; None              ; 8.177 ns        ; S[2]       ; OUTPUT_2[2] ;
; N/A   ; None              ; 8.123 ns        ; S[1]       ; OUTPUT_2[2] ;
; N/A   ; None              ; 8.117 ns        ; S[2]       ; OUTPUT_1[1] ;
; N/A   ; None              ; 8.116 ns        ; S[2]       ; OUTPUT_1[0] ;
; N/A   ; None              ; 8.063 ns        ; S[1]       ; OUTPUT_1[1] ;
; N/A   ; None              ; 8.062 ns        ; S[1]       ; OUTPUT_1[0] ;
; N/A   ; None              ; 7.836 ns        ; S[2]       ; OUTPUT_1[2] ;
; N/A   ; None              ; 7.782 ns        ; S[1]       ; OUTPUT_1[2] ;
; N/A   ; None              ; 7.472 ns        ; S[0]       ; OUTPUT_2[0] ;
; N/A   ; None              ; 7.407 ns        ; S[0]       ; OUTPUT_2[1] ;
; N/A   ; None              ; 7.189 ns        ; S[0]       ; OUTPUT_2[2] ;
; N/A   ; None              ; 7.129 ns        ; S[0]       ; OUTPUT_1[1] ;
; N/A   ; None              ; 7.128 ns        ; S[0]       ; OUTPUT_1[0] ;
; N/A   ; None              ; 6.999 ns        ; INPUT_2[2] ; OUTPUT_2[2] ;
; N/A   ; None              ; 6.936 ns        ; INPUT_2[0] ; OUTPUT_2[0] ;
; N/A   ; None              ; 6.848 ns        ; S[0]       ; OUTPUT_1[2] ;
; N/A   ; None              ; 6.817 ns        ; INPUT_2[1] ; OUTPUT_2[1] ;
; N/A   ; None              ; 6.655 ns        ; INPUT_2[2] ; OUTPUT_1[2] ;
; N/A   ; None              ; 6.593 ns        ; INPUT_2[0] ; OUTPUT_1[0] ;
; N/A   ; None              ; 6.501 ns        ; INPUT_2[1] ; OUTPUT_1[1] ;
; N/A   ; None              ; 6.235 ns        ; INPUT_1[0] ; OUTPUT_2[0] ;
; N/A   ; None              ; 6.068 ns        ; INPUT_1[1] ; OUTPUT_2[1] ;
; N/A   ; None              ; 6.058 ns        ; INPUT_1[2] ; OUTPUT_2[2] ;
; N/A   ; None              ; 5.892 ns        ; INPUT_1[0] ; OUTPUT_1[0] ;
; N/A   ; None              ; 5.749 ns        ; INPUT_1[1] ; OUTPUT_1[1] ;
; N/A   ; None              ; 5.711 ns        ; INPUT_1[2] ; OUTPUT_1[2] ;
+-------+-------------------+-----------------+------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 22 16:59:55 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off crossbar_switch_vector -c crossbar_switch_vector --timing_analysis_only
Info: Longest tpd from source pin "S[2]" to destination pin "OUTPUT_2[0]" is 8.460 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'S[2]'
    Info: 2: + IC(2.499 ns) + CELL(0.322 ns) = 3.847 ns; Loc. = LCCOMB_X49_Y7_N16; Fanout = 6; COMB Node = 'crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_1[0]~0'
    Info: 3: + IC(0.353 ns) + CELL(0.545 ns) = 4.745 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 1; COMB Node = 'crossbar_switch:\Generate_Crossbar:2:crossbar_i|OUTPUT_2[0]~0'
    Info: 4: + IC(0.875 ns) + CELL(2.840 ns) = 8.460 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'OUTPUT_2[0]'
    Info: Total cell delay = 4.733 ns ( 55.95 % )
    Info: Total interconnect delay = 3.727 ns ( 44.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Tue Mar 22 16:59:55 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


