	component NIOS_RFS2 is
		port (
			bt0_export                        : in    std_logic                     := 'X';             -- export
			clk_100_in_clk_clk                : in    std_logic                     := 'X';             -- clk
			clk_50_in_clk_clk                 : in    std_logic                     := 'X';             -- clk
			led_nios_export                   : out   std_logic_vector(9 downto 0);                     -- export
			reset_bridge_100_in_reset_reset_n : in    std_logic                     := 'X';             -- reset_n
			reset_bridge_50_in_reset_reset_n  : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                        : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                          : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                       : out   std_logic;                                        -- cas_n
			sdram_cke                         : out   std_logic;                                        -- cke
			sdram_cs_n                        : out   std_logic;                                        -- cs_n
			sdram_dq                          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                         : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                       : out   std_logic;                                        -- ras_n
			sdram_we_n                        : out   std_logic                                         -- we_n
		);
	end component NIOS_RFS2;

