INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/Uebung9_3_vhdlsync02/sevenseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenseg'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sim_1/imports/hdl/tb_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_MODULE'
INFO: [VRFC 10-163] Analyzing VHDL file "/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MODULE'
