{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596824132375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596824132383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 15:15:32 2020 " "Processing started: Fri Aug 07 15:15:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596824132383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824132383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUcounter -c CPUcounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUcounter -c CPUcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824132384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596824133327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596824133327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/synthesis/CPU.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_irq_mapper " "Found entity 1: CPU_irq_mapper" {  } { { "CPU/synthesis/submodules/CPU_irq_mapper.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0 " "Found entity 1: CPU_mm_interconnect_0" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU_mm_interconnect_0_rsp_mux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146747 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_mm_interconnect_0_rsp_mux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_mm_interconnect_0_rsp_demux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPU_mm_interconnect_0_cmd_mux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_mm_interconnect_0_cmd_mux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU_mm_interconnect_0_cmd_demux_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_mm_interconnect_0_cmd_demux" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_003_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146817 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_003 " "Found entity 2: CPU_mm_interconnect_0_router_003" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_002_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146821 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_002 " "Found entity 2: CPU_mm_interconnect_0_router_002" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_001_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146835 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_001 " "Found entity 2: CPU_mm_interconnect_0_router_001" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596824146846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_default_decode" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146846 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router " "Found entity 2: CPU_mm_interconnect_0_router" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_pio " "Found entity 1: CPU_pio" {  } { { "CPU/synthesis/submodules/CPU_pio.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_onchip_memory2 " "Found entity 1: CPU_onchip_memory2" {  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2 " "Found entity 1: CPU_nios2_gen2" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_register_bank_a_module " "Found entity 1: CPU_nios2_gen2_cpu_register_bank_a_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_nios2_gen2_cpu_register_bank_b_module " "Found entity 2: CPU_nios2_gen2_cpu_register_bank_b_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_nios2_gen2_cpu_nios2_oci_debug " "Found entity 3: CPU_nios2_gen2_cpu_nios2_oci_debug" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_nios2_gen2_cpu_nios2_oci_break " "Found entity 4: CPU_nios2_gen2_cpu_nios2_oci_break" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 5: CPU_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 6: CPU_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 7: CPU_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 8: CPU_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 9: CPU_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 13: CPU_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_nios2_gen2_cpu_nios2_oci_pib " "Found entity 14: CPU_nios2_gen2_cpu_nios2_oci_pib" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_nios2_gen2_cpu_nios2_oci_im " "Found entity 15: CPU_nios2_gen2_cpu_nios2_oci_im" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 16: CPU_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 17: CPU_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 18: CPU_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_nios2_gen2_cpu_nios2_ocimem " "Found entity 19: CPU_nios2_gen2_cpu_nios2_ocimem" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_nios2_gen2_cpu_nios2_oci " "Found entity 20: CPU_nios2_gen2_cpu_nios2_oci" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_nios2_gen2_cpu " "Found entity 21: CPU_nios2_gen2_cpu" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: CPU_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: CPU_nios2_gen2_cpu_debug_slave_tck" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: CPU_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824146995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824146995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_cpu_test_bench " "Found entity 1: CPU_nios2_gen2_cpu_test_bench" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_uart_sim_scfifo_w " "Found entity 1: CPU_jtag_uart_sim_scfifo_w" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147028 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_jtag_uart_scfifo_w " "Found entity 2: CPU_jtag_uart_scfifo_w" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147028 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_jtag_uart_sim_scfifo_r " "Found entity 3: CPU_jtag_uart_sim_scfifo_r" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147028 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_jtag_uart_scfifo_r " "Found entity 4: CPU_jtag_uart_scfifo_r" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147028 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_jtag_uart " "Found entity 5: CPU_jtag_uart" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucounter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUcounter " "Found entity 1: CPUcounter" {  } { { "CPUcounter.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPUcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUcounter " "Elaborating entity \"CPUcounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596824147223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU_inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU_inst\"" {  } { { "CPUcounter.v" "CPU_inst" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPUcounter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart CPU:CPU_inst\|CPU_jtag_uart:jtag_uart " "Elaborating entity \"CPU_jtag_uart\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\"" {  } { { "CPU/synthesis/CPU.v" "jtag_uart" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart_scfifo_w CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w " "Elaborating entity \"CPU_jtag_uart_scfifo_w\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "the_CPU_jtag_uart_scfifo_w" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "wfifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824147710 ""}  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824147710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824147941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824147941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824147942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824148050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824148050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824148051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824148150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824148150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824148151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart_scfifo_r CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r " "Elaborating entity \"CPU_jtag_uart_scfifo_r\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "the_CPU_jtag_uart_scfifo_r" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824148193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "CPU_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824148583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824148825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824148825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824148825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824148825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824148825 ""}  } { { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824148825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824149558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:CPU_inst\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824149750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2 " "Elaborating entity \"CPU_nios2_gen2\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\"" {  } { { "CPU/synthesis/CPU.v" "nios2_gen2" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824149813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu " "Elaborating entity \"CPU_nios2_gen2_cpu\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2.v" "cpu" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824149840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_test_bench CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_test_bench:the_CPU_nios2_gen2_cpu_test_bench " "Elaborating entity \"CPU_nios2_gen2_cpu_test_bench\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_test_bench:the_CPU_nios2_gen2_cpu_test_bench\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_test_bench" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_register_bank_a_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"CPU_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150494 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824150494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824150558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824150558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_a_module:CPU_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_register_bank_b_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_b_module:CPU_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"CPU_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_register_bank_b_module:CPU_nios2_gen2_cpu_register_bank_b\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_debug CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_debug:the_CPU_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824150803 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824150803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_break CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_break:the_CPU_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_break:the_CPU_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_xbrk CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_dbrk CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_itrace CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_dtrace CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_td_mode CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_cpu_nios2_oci_td_mode:CPU_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_cpu_nios2_oci_td_mode:CPU_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_fifo CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824150994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_cpu_nios2_oci_fifo\|CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_pib CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_pib:the_CPU_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_pib:the_CPU_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_oci_im CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_im:the_CPU_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_oci_im:the_CPU_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_avalon_reg CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_nios2_ocimem CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"CPU_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_ociram_sp_ram_module CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"CPU_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "CPU_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151307 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824151307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824151370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824151370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_nios2_ocimem:the_CPU_nios2_gen2_cpu_nios2_ocimem\|CPU_nios2_gen2_cpu_ociram_sp_ram_module:CPU_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_debug_slave_wrapper CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"CPU_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "the_CPU_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_debug_slave_tck CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_tck:the_CPU_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"CPU_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_tck:the_CPU_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_cpu_debug_slave_sysclk CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"CPU_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|CPU_nios2_gen2_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "CPU_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151608 ""}  } { { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824151608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:CPU_inst\|CPU_nios2_gen2:nios2_gen2\|CPU_nios2_gen2_cpu:cpu\|CPU_nios2_gen2_cpu_nios2_oci:the_CPU_nios2_gen2_cpu_nios2_oci\|CPU_nios2_gen2_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_onchip_memory2 CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2 " "Elaborating entity \"CPU_onchip_memory2\" for hierarchy \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\"" {  } { { "CPU/synthesis/CPU.v" "onchip_memory2" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_onchip_memory2.hex " "Parameter \"init_file\" = \"CPU_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6500 " "Parameter \"maximum_depth\" = \"6500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6500 " "Parameter \"numwords_a\" = \"6500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596824151756 ""}  } { { "CPU/synthesis/submodules/CPU_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596824151756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajg1 " "Found entity 1: altsyncram_ajg1" {  } { { "db/altsyncram_ajg1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/altsyncram_ajg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824151819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824151819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajg1 CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_ajg1:auto_generated " "Elaborating entity \"altsyncram_ajg1\" for hierarchy \"CPU:CPU_inst\|CPU_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_ajg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824151819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_pio CPU:CPU_inst\|CPU_pio:pio " "Elaborating entity \"CPU_pio\" for hierarchy \"CPU:CPU_inst\|CPU_pio:pio\"" {  } { { "CPU/synthesis/CPU.v" "pio" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_mm_interconnect_0\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPU/synthesis/CPU.v" "mm_interconnect_0" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router " "Elaborating entity \"CPU_mm_interconnect_0_router\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824152977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU_mm_interconnect_0_router_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_001_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU_mm_interconnect_0_router_002\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router_002" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_003 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"CPU_mm_interconnect_0_router_003\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "router_003" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_003_default_decode CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003\|CPU_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_003_default_decode\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_003:router_003\|CPU_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824153793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux_001 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU:CPU_inst\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_irq_mapper CPU:CPU_inst\|CPU_irq_mapper:irq_mapper " "Elaborating entity \"CPU_irq_mapper\" for hierarchy \"CPU:CPU_inst\|CPU_irq_mapper:irq_mapper\"" {  } { { "CPU/synthesis/CPU.v" "irq_mapper" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU:CPU_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU:CPU_inst\|altera_reset_controller:rst_controller\"" {  } { { "CPU/synthesis/CPU.v" "rst_controller" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/CPU.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU:CPU_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824154228 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596824155471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.07.15:16:01 Progress: Loading slda41778d5/alt_sld_fab_wrapper_hw.tcl " "2020.08.07.15:16:01 Progress: Loading slda41778d5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824161293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824165226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824165413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824170341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824170638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824170915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824171195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824171202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824171204 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596824171893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda41778d5/alt_sld_fab.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824172206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824172325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824172338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824172422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172542 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824172542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596824172630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824172630 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596824177426 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 2878 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3878 -1 0 } } { "CPU/synthesis/submodules/CPU_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_jtag_uart.v" 398 -1 0 } } { "CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/CPU_nios2_gen2_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/CPU/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596824177563 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596824177564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824178661 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596824180316 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596824180411 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596824180411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824180614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/output_files/CPUcounter.map.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/GitHub/FPGA/CPUcounter/output_files/CPUcounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824181729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596824184848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596824184848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1884 " "Implemented 1884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596824185229 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596824185229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1726 " "Implemented 1726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596824185229 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596824185229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596824185229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596824185350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 15:16:25 2020 " "Processing ended: Fri Aug 07 15:16:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596824185350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596824185350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596824185350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596824185350 ""}
