---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

**2022**

**2021**

**2020**

- <b>F. Restuccia<\b>, A. Biondi, M. Marinoni, G. Cicero and G. Buttazzo, "AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC," 2020 57th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 2020, pp. 1-6, doi: 10.1109/DAC18072.2020.9218652.

- <b>F. Restuccia<\b>, A. Biondi, M. Marinoni and G. Buttazzo, "Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC," 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Fayetteville, AR, USA, 2020, pp. 129-137, doi: 10.1109/FCCM48280.2020.00026.

- <b>Restuccia, F.<\b>, Pagani, M., Biondi, A., Marinoni, M., & Buttazzo, G. (2020). Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs. In 32nd Euromicro Conference on Real-Time Systems (ECRTS 2020).


**2019 and before**

- <b>F. Restuccia</b>, M. Pagani, A. Biondi, M. Marinoni, and G. Buttazzo. "Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs."" ACM Transactions on Embedded Computing Systems 18, 5s, Article 51 (October 2019), https://doi.org/10.1145/3358183

- A. Grossi, L. Zuolo, <b>F. Restuccia</b>, C. Zambelli and P. Olivo, "Quality-of-Service Implications of Enhanced Program Algorithms for Charge-Trapping NAND in Future Solid-State Drives," in IEEE Transactions on Device and Materials Reliability, vol. 15, no. 3, pp. 363-369, Sept. 2015, doi: 10.1109/TDMR.2015.2448108.






















<!-- {% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %} -->
