Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_rand_fifo_sort_behav xil_defaultlib.tb_top_rand_fifo_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v" Line 1. Module async_fifo_1(DSIZE=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v" Line 1. Module FIFO_memory(DATA_SIZE=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v" Line 1. Module async_fifo_1(DSIZE=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v" Line 1. Module FIFO_memory(DATA_SIZE=64) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr_random_gen
Compiling module xil_defaultlib.two_ff_sync
Compiling module xil_defaultlib.FIFO_memory(DATA_SIZE=64)
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.async_fifo_1(DSIZE=64)
Compiling module xil_defaultlib.top_random_fifo
Compiling module xil_defaultlib.insertion_sort
Compiling module xil_defaultlib.top_rand_fifo_sort
Compiling module xil_defaultlib.tb_top_rand_fifo_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_rand_fifo_sort_behav
