Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4381
design__instance__area,49076.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,19
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,26
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014167896006256342
power__switching__total,0.0010134688345715404
power__leakage__total,3.730535880208663E-8
power__total,0.0024302955716848373
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5055971340257942
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.9269949514826974
timing__hold__ws__corner:nom_tt_025C_1v80,0.3156487383036613
timing__setup__ws__corner:nom_tt_025C_1v80,2.557746975502595
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315649
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.553766
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,127
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,26
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.0050482952580486
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.5050483507692014
timing__hold__ws__corner:nom_ss_100C_1v60,0.8584416753754414
timing__setup__ws__corner:nom_ss_100C_1v60,-2.208874923269709
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-56.899155442219055
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.208874923269709
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.858442
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,62
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.208875
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,62
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,26
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4223349289829169
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6999677702246836
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11712009471534936
timing__setup__ws__corner:nom_ff_n40C_1v95,3.0739944793048317
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117120
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,4.402427
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,159
design__max_fanout_violation__count,26
design__max_cap_violation__count,0
clock__skew__worst_hold,1.0265650842176353
clock__skew__worst_setup,0.6920975655139849
timing__hold__ws,0.11449574945551885
timing__setup__ws,-2.6466900531452673
timing__hold__tns,0.0
timing__setup__tns,-80.45154459227558
timing__hold__wns,0
timing__setup__wns,-2.6466900531452673
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114496
timing__hold_r2r_vio__count,0
timing__setup_vio__count,188
timing__setup_r2r__ws,-2.646690
timing__setup_r2r_vio__count,188
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4380
design__instance__area__stdcell,33332
design__instance__count__macros,1
design__instance__area__macros,15744.4
design__instance__utilization,0.676312
design__instance__utilization__stdcell,0.586622
design__instance__count__class:macro,1
design__instance__count__class:buffer,13
design__instance__count__class:inverter,91
design__instance__count__class:clock_gate_cell,1
design__instance__count__class:sequential_cell,367
design__instance__count__class:multi_input_combinational_cell,2420
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3628
design__instance__count__class:tap_cell,837
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,121348
design__violations,0
design__instance__count__class:timing_repair_buffer,505
design__instance__count__class:clock_buffer,36
design__instance__count__class:clock_inverter,27
design__instance__count__setup_buffer,2
design__instance__count__hold_buffer,160
antenna__violating__nets,20
antenna__violating__pins,21
route__antenna_violation__count,20
antenna_diodes_count,83
design__instance__count__class:antenna_cell,83
route__net,3516
route__net__special,2
route__drc_errors__iter:1,3507
route__wirelength__iter:1,147673
route__drc_errors__iter:2,2199
route__wirelength__iter:2,145752
route__drc_errors__iter:3,2006
route__wirelength__iter:3,145308
route__drc_errors__iter:4,625
route__wirelength__iter:4,145289
route__drc_errors__iter:5,192
route__wirelength__iter:5,145362
route__drc_errors__iter:6,89
route__wirelength__iter:6,145334
route__drc_errors__iter:7,21
route__wirelength__iter:7,145307
route__drc_errors__iter:8,20
route__wirelength__iter:8,145309
route__drc_errors__iter:9,20
route__wirelength__iter:9,145309
route__drc_errors__iter:10,12
route__wirelength__iter:10,145310
route__drc_errors__iter:11,5
route__wirelength__iter:11,145326
route__drc_errors__iter:12,0
route__wirelength__iter:12,145323
route__drc_errors,0
route__wirelength,145323
route__vias,29000
route__vias__singlecut,29000
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,822.73
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,17
design__max_fanout_violation__count__corner:min_tt_025C_1v80,26
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.49660987838727666
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.9149860017525981
timing__hold__ws__corner:min_tt_025C_1v80,0.3109800838196203
timing__setup__ws__corner:min_tt_025C_1v80,2.5814275891983733
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310980
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.669432
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,91
design__max_fanout_violation__count__corner:min_ss_100C_1v60,26
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.9828816927437708
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.4828817482549237
timing__hold__ws__corner:min_ss_100C_1v60,0.8478132880155085
timing__setup__ws__corner:min_ss_100C_1v60,-1.7318573731967064
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-37.2581194220312
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.7318573731967064
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.847813
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,55
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.731857
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,55
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,26
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4171565433382786
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6920975655139849
timing__hold__ws__corner:min_ff_n40C_1v95,0.11449574945551885
timing__setup__ws__corner:min_ff_n40C_1v95,3.0916718948920745
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114496
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,4.479548
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,20
design__max_fanout_violation__count__corner:max_tt_025C_1v80,26
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5147358240891535
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.9397537458648354
timing__hold__ws__corner:max_tt_025C_1v80,0.3174673946917349
timing__setup__ws__corner:max_tt_025C_1v80,2.533095582766629
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317467
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.457326
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,159
design__max_fanout_violation__count__corner:max_ss_100C_1v60,26
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.0265650842176353
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.526565139728788
timing__hold__ws__corner:max_ss_100C_1v60,0.8667503626821168
timing__setup__ws__corner:max_ss_100C_1v60,-2.6466900531452673
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-80.45154459227558
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.6466900531452673
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866750
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,71
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.646690
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,71
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,26
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.42774501817934746
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.7082959974571451
timing__hold__ws__corner:max_ff_n40C_1v95,0.11972440044901861
timing__setup__ws__corner:max_ff_n40C_1v95,3.054848904748302
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119724
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,4.335397
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
